# **Base Instruction Set**

The base instruction set perform operations on the 16 general purpose registers within the ExVM machine. No memory direct operations, other than load and store are implemented.

# **OPERATION**

Summary description of the operation.

### generalised syntactical form

Detailed description of the operation.

List of types or variants supported.

Туре	Opcode	Operand	
First type	Enumerated opcode	Upper nybble	Lower nybble
Second type	Enumerated opcode		

Туре	Extension Word
Applicable type	Extension word interpretation

Additional notes, where relevant.

#### **Inline C Macros**

Macro forms for statically declaring VM code inside C source.

# **ADD**

Addition.

# add.type rS, rD

The value stored in the source register is added to the value stored in the destination register and the result stored in the destination register. Where the operation size is less than the register size, the upper bits of the register are not affected.

8, 16, 32 and 64-bit integer types are supported.32 and 64-bit floating point types are supported.

Туре	Opcode	Operand	
i8	ADD_18	S	D
i16	ADD_I16	S	D
i32	ADD_I32	S	D
i64	ADD_I64	S	D
f32	ADD_F32	S	D
f64	ADD_F64	S	D

### **Inline C Macros**

\_add\_8(src reg, dst reg)

\_add\_16(src reg, dst reg)

\_add\_32(src reg, dst reg)

\_add\_64(src reg, dst reg)

\_add\_f32(src reg, dst reg)

\_add\_f64(src reg, dst reg)

# **ADDI**

Add integer immediate.

# addi.type #N, rD

The integer immediate stored in the extension word(s) is added to the value in the destination register and the result stored in the destination register. Where the operation size is less than the register size, the upper bits of the register are not affected.

### 8, 16 and 32-bit integer immediates are supported.

Туре	Opcode	Operand	
i8	ADDI_I8	0x0	D
i16	ADDI_I16	0x0	D
i32	ADDI_I32	0x0	D

Туре	Extension Word 1	
i8	ignored N	
i16	N	
i32	N (host native half)	

Туре	Extension Word 2
i32	N (host native half)

### **Inline C Macros**

\_addi\_8(int literal, dst reg)

\_addi\_16(int literal, dst reg)

\_addi\_32(int literal, dst reg)

# AND

Bitwise AND.

# and.type rS, rD

The value stored in the source register is logically ANDed with the value stored in the destination register and the result stored in the destination register. Where the operation size is less than the register size, the upper bits of the register are not affected.

# 8, 16, 32 and 64-bit integer types are supported.

Туре	Opcode	Operand	
i8	AND_8	S	D
i16	AND_16	S	D
i32	AND_32	S	D
i64	AND_64	S	D

### **Inline C Macros**

\_and\_8(src reg, dst reg)

\_and\_16(src reg, dst reg)

\_and\_32(src reg, dst reg)

\_and\_64(src reg, dst reg)

# **ASR**

Arithmetic shift right, sign bits are preserved.

### asr.type rS, rD

The value stored in in the destination register is arithmetically right shifted by the value stored in the source register (modulo the operation size) and the result stored in the destination register. Where the operation size is less than the register size, the upper bits of the register are not affected.

### 8, 16, 32 and 64-bit signed integer types are supported.

Туре	Opcode	Operand	
s8	ASR_S8	S	D
s16	ASR_S16	S	D
s32	ASR_S32	S	D
s64	ASR_S64	S	D

#### **Inline C Macros**

\_asr\_s8(src reg, dst reg)

\_asr\_s16(src reg, dst reg)

\_asr\_s32(src reg, dst reg)

\_asr\_s64(src reg, dst reg)

# **BCALL**

Program counter relative function call.

# bcall @location bcall #displacement

The address of the next instruction is pushed onto the return stack and the program counter is offset by the signed displacement. Execution then proceeds from the new program counter. On return, execution will proceed from the following instruction.

8 and 16-bit displacements are supported. When the displacement is 8-bit, the operand byte contains the signed displacement.

Offsets are measured in instruction words from the location of the call instruction.

Displacement	Opcode	Operand
8	BCALL_8	Displacement
16	BCALL_16	ignored

Displacement	Extension Word 1
16	Displacement

If the call stack reaches the currently defined limit, execution halts and the machine status is set to CALL\_STACK\_OVERFLOW.

#### **Inline C Macros**

_bcall_8_unresolved(dummy symbol)
_bcall_8(symbol)
_bcall_unresolved(dummy symbol)
_bcall(symbol)

# **BEQ**

Branch if values compare equal.

# beq.type rS, rD, @location beq.type rS, rD, #displacement

Compare the values in rS and rD. If the values are equal, apply the 16-bit signed displacement to the program counter. Where the operation size is less than the register size, the upper bits of the register are not compared.

Offsets are measured in instruction words from the location of the call instruction.

8, 16, 32 and 64-bit integer types are supported.

32 and 64-bit floating point types are supported.

Туре	Opcode	Operand	
i8	BEQ_8	S	D
i16	BEQ_16	S	D
i32	BEQ_32	S	D
i64	BEQ_64	S	D
f32	BEQ_F32	S	D
f64	BEQ_F64	S	D

Extension Word 1	
Displacement	

#### **Inline C Macros**

- \_beq\_8(src reg, dst reg, displacement)
- \_beq\_16(src reg, dst reg, displacement)
- \_beq\_32(src reg, dst reg, displacement)
- \_beq\_64(src reg, dst reg, displacement)
- \_beq\_f32(src reg, dst reg, displacement)
- \_beq\_f64(src reg, dst reg, displacement)

# **BGREQ**

Branch if values compare greater or equal.

# bgreq.type rS, rD, @location bgreq.type rS, rD, #displacement

Compare the values in rS and rD. If the values are equal, apply the 16-bit signed displacement to the program counter. Where the operation size is less than the register size, the upper bits of the register are not compared.

Offsets are measured in instruction words from the location of the call instruction.

8, 16, 32 and 64-bit integer types are supported.

32 and 64-bit floating point types are supported.

Туре	Opcode	Operand	
i8	BGREQ_8	S	D
i16	BGREQ_16	S	D
i32	BGREQ_32	S	D
i64	BGREQ_64	S	D
f32	BGREQ_F32	S	D
f53	BGREQ_F64	S	D

Extension Word 1	
Displacement	

There is no corresponding "branch if less than or equal" opcode. These are modelled by performing BGREQ with the operands inverted.

#### **Inline C Macros**

\_bgreq\_8(src reg, dst reg, displacement)
\_bgreq\_16(src reg, dst reg, displacement)
\_bgreq\_32(src reg, dst reg, displacement)
\_bgreq\_64(src reg, dst reg, displacement)
\_bgreq\_f32(src reg, dst reg, displacement)
\_bgreq\_f64(src reg, dst reg, displacement)
\_blseq\_8(src reg, dst reg, displacement)
\_blseq\_16(src reg, dst reg, displacement)
\_blseq\_32(src reg, dst reg, displacement)
\_blseq\_64(src reg, dst reg, displacement)
\_blseq\_f32(src reg, dst reg, displacement)
\_blseq\_f32(src reg, dst reg, displacement)
\_blseq\_f32(src reg, dst reg, displacement)

### **BGR**

Branch if value compares greater than.

# bgr.type rS, rD, @location bgr.type rS, rD, #displacement

Compare the values in rS and rD. If the value in rS is greater than that in rD, apply the 16-bit signed displacement to the program counter. Where the operation size is less than the register size, the upper bits of the register are not compared.

Offsets are measured in instruction words from the location of the call instruction.

8, 16, 32 and 64-bit integer types are supported.32 and 64-bit floating point types are supported.

Туре	Opcode	Operand	
i8	BGR_8	S	D
i16	BGR_16	S	D
i32	BGR_32	S	D
i64	BGR_64	S	D
f32	BGR_F32	S	D
f53	BGR_F64	S	D

Extension Word 1	
Displacement	

There is no corresponding "branch if less than" opcode. These are modelled by performing BGR with the operands inverted.

#### **Inline C Macros**

\_bgr\_8(src reg, dst reg, displacement)
\_bgr\_16(src reg, dst reg, displacement)
\_bgr\_32(src reg, dst reg, displacement)
\_bgr\_64(src reg, dst reg, displacement)
\_bgr\_f32(src reg, dst reg, displacement)
\_bgr\_f64(src reg, dst reg, displacement)
\_bls\_8(src reg, dst reg, displacement)
\_bls\_16(src reg, dst reg, displacement)
\_bls\_32(src reg, dst reg, displacement)
\_bls\_64(src reg, dst reg, displacement)
\_bls\_f32(src reg, dst reg, displacement)
\_bls\_f64(src reg, dst reg, displacement)

# **BNZ**

Branch if value tests non-zero.

# bnz.type rS, @location bnz.type rS, #displacement

Compare the values in rS with all bits zero. If the value is not all bits zero, apply the 16-bit signed displacement to the program counter. Where the operation size is less than the register size, the upper bits of the register are not compared.

Offsets are measured in instruction words from the location of the call instruction.

### 8, 16, 32 and 64-bit integer types are supported.

Floating point values will only test as zero in the case when all bits are zero.

Туре	Opcode	Operand	
i8	BNZ_8	0x0	S
i16	BNZ_16	0x0	S
i32	BNZ_32	0x0	S
i64	BNZ_64	0x0	S

Extension Word 1	
Displacement	

#### **Inline C Macros**

\_bnz\_8(src reg, displacement)

\_bnz\_16(src reg, displacement)

\_bnz\_32(src reg, displacement)

\_bnz\_64(src reg, displacement)

# **BRA**

Jump to new program counter location.

# bra @location bra #displacement

The program counter is offset by the signed displacement. Execution then proceeds from the new program counter.

8 and 16-bit displacements are supported. When the displacement is 8-bit, the operand byte contains the signed displacement.

Offsets are measured in instruction words from the location of the call instruction.

Displacement	Opcode	Operand
8	BRA_8	Displacement
16	BRA_16	ignored

Displacement	Extension Word 1
16	Displacement

### **Inline C Macros**

\_bra\_8(displacement)

\_bra(displacement)

# **BRK**

Halt at breakpoint

### brk

Execution of the VM halts at this instruction and the status register is set to BREAKPOINT. Intended to support interactive debugging tools.

Opcode	Operand
BRK	ignored

# **Inline C Macros**

\_brk

# **BSWP**

Byte swap (endian conversion).

# bswp.type rS, rD

The value stored in in the source register is byte-swapped and the result stored in the destination register. Where the operation size is less than the register size, the upper bits of the register are not affected.

16, 32 and 64-bit integer types are supported.

Туре	Opcode	Operand	
i16	BSWP_16	S	D
i32	BSWP_32	S	D
i64	BSWP_64	S	D

#### **Inline C Macros**

\_bswap\_16(src reg, dst reg)

\_bswap\_32(src reg, dst reg)

\_bswap\_64(src reg, dst reg)

# **CALL**

Call a function.

### call @symbol

The address of the next instruction is pushed onto the return stack. The 20-bit ID to which the code symbol was resolved at link time is read by combining the lower nybble of the operand byte and 16-bit value in the extension word to give a 20 bit unsigned value.

The Symbol ID is then dereferenced by the VM to derive the new program counter address. Execution then resumes from this location. On return, execution will proceed from the following instruction.

Opcode	Operand	
CALL	0x0	Code Symbol ID [19:16]

Extension Word 1	
Code Symbol ID [15:0]	

If the Symbol ID is outside the range of those known to the VM, execution halts and the machine status is set to UNKNOWN\_CODE\_SYMBOL.

#### **Inline C Macros**

\_call\_unresolved(dummy symbol) \_call(symbol)

# **CALLN**

Call a host-native function.

#### calln @symbol

The address of the next instruction is pushed onto the return stack. The 20-bit ID to which the host-native code symbol was resolved at link time is read by combining the lower nybble of the operand byte and 16-bit value in the extension word to give a 20 bit unsigned value.

The Symbol ID is then dereferenced by the VM to derive the entry point for the host native function. Execution of virtual code stops and the host native function is invoked. The host native function is passed a pointer to the current Interpreter instance and is able to read and write the GPR.

Assuming the native call returns, on return, execution will proceed from the following instruction.

Opcode	Operand	
CALLN	0x0	Native Symbol ID [19:16]

Extension Word 1	
Native Symbol ID [15:0]	

If the Symbol ID is outside the range of those known to the VM, execution halts and the machine status is set to UNKNOWN\_NATIVE\_CODE\_SYMBOL.

#### **Inline C Macros**

\_calln\_unresolved(dummy symbol)
\_calln(symbol)

# **CASE**

Perform a register indexed jump to a new program counter position.

#### case rS

The unsigned 16-bit value in the source register is used to index a table of signed 16-bit offsets following the instruction. The corresponding offset is added to the program counter and execution resumes from that location.

Opcode	Operand	
CASE	0x0	S

Extension Word 1	
Table Size	

Extension Word 2	
First Displacement	

Extension Word X
Last Displacement (always the default case)

If the value in the register exceeds the table size in the first extension word, the offset stored in the last table entry is used as the default.

#### **Inline C Macros**

\_case(src reg, table entries)

# DIV

Division.

### div.type rS, rD

The value stored in the destination register is divided by the value stored in the source register and the result stored in the destination register. Where the operation size is less than the register size, the upper bits of the register are not affected.

8, 16, 32 and 64-bit signed and unsigned integer types are supported. 32 and 64-bit floating point types are supported.

Туре	Opcode	Operand	
u8	DIV_U8	S	D
u16	DIV_U16	S	D
u32	DIV_U32	S	D
u64	DIV_U64	S	D
s8	DIV_S8	S	D
s16	DIV_S16	S	D
s32	DIV_S32	S	D
s64	DIV_S64	S	D
f32	DIV_F32	S	D
f64	DIV_F64	S	D

For integer types, when the value in the source register is zero, execution halts and the machine status is set to ZERO\_DIVIDE.

### **Inline C Macros**

- \_div\_u8(src reg, dst reg)
- \_div\_u16(src reg, dst reg)
- \_div\_u32(src reg, dst reg)
- \_div\_u64(src reg, dst reg)
- \_div\_s8(src reg, dst reg)
- \_div\_s16(src reg, dst reg)
- \_div\_s32(src reg, dst reg)
- \_div\_s64(src reg, dst reg)
- \_div\_f32(src reg, dst reg)
- \_div\_f64(src reg, dst reg)

# **EXG**

Exchange registers.

# exg rS, rD

Exchange the contents of the source and destination registers. The full contents of the registers are exchanged.

Opcode	Operand	
EXG	S	D

# **Inline C Macros**

\_exg(src reg, dst reg)

# **ICALL**

Call a function indirectly.

### call (rX)

The address of the next instruction is pushed onto the return stack. The value in rX is interpreted as the the 20-bit ID to which the code symbol was resolved at link time.

The Symbol ID is then dereferenced by the VM to derive the new program counter address. Execution then resumes from this location. On return, execution will proceed from the following instruction.

Opcode	Operand	
ICALL	0x0	Х

If the Symbol ID is outside the range of those known to the VM, execution halts and the machine status is set to UNKNOWN\_CODE\_SYMBOL.

#### **Inline C Macros**

\_icall(dst reg)

# **ICALLN**

Call a host-native function indirectly.

### calln (rX)

The address of the next instruction is pushed onto the return stack. The value in rX is interpreted as the the 20-bit ID to which the host-native code symbol was resolved at link time.

The Symbol ID is then dereferenced by the VM to derive the entry point for the host native function. Execution of virtual code stops and the host native function is invoked. The host native function is passed a pointer to the current Interpreter instance and is able to read and write the GPR.

Assuming the native call returns, on return, execution will proceed from the following instruction.

Opcode	Operand	
ICALLN	0x0	Х

If the Symbol ID is outside the range of those known to the VM, execution halts and the machine status is set to UNKNOWN\_NATIVE\_CODE\_SYMBOL.

#### **Inline C Macros**

\_icalln(dst reg)

# INV

Bitwise inversion.

# inv.type rS, rD

The value stored in in the source register is bitwise inverted and the resulting value stored in the destination register. Where the operation size is less than the register size, the upper bits of the register are not affected.

# 8, 16, 32 and 64-bit integer types are supported.

Туре	Opcode	Operand	
i8	INV_8	S	D
i16	INV_16	S	D
i32	INV_32	S	D
i64	INV_64	S	D

### **Inline C Macros**

\_inv\_8(src reg, dst reg)

\_inv\_16(src reg, dst reg)

\_inv\_32(src reg, dst reg)

\_inv\_64(src reg, dst reg)

# LDQ

### Load immediate

# ldq #N, rD

Load the immediate small integer N (0-15) into the destination register. All upper bits of the register are cleared.

Opcode	Operand	
LDQ	N	D

# **Inline C Macros**

\_ldq(int literal, dst reg)

# LD

Load global data.

### ld.type @symbol, rD

The 20-bit ID to which the data symbol was resolved at link time is read by combining the source operand nybble and 16-bit value in the extension word to give a 20 bit unsigned value.

The Symbol ID is then dereferenced by the VM to derive the host native address of the data to be loaded. The value at the address is then loaded into the destination register. Where the operation size is less than the register size, the upper bits of the register are not affected.

#### 8, 16, 32 and 64-bit data types are supported.

Туре	Opcode	Operand	
8	LD_8	Symbol ID [19:16]	D
16	LD_16	Symbol ID [19:16]	D
32	LD_32	Symbol ID [19:16]	D
64	LD_64	Symbol ID [19:16]	D

Extension Word 1	
Symbol ID [15:0]	

If the Symbol ID is outside the range of those known to the VM, execution halts and the machine status is set to UNKNOWN\_DATA\_SYMBOL.

#### **Inline C Macros**

\_ld\_8\_unresolved(dummy symbol, dst reg)
\_ld\_16\_unresolved(dummy symbol, dst reg)
\_ld\_32\_unresolved(dummy symbol, dst reg)
\_ld\_64\_unresolved(dummy symbol, dst reg)
\_ld\_8(symbol, dst reg)
\_ld\_16(symbol, dst reg)
\_ld\_32(symbol, dst reg)
\_ld\_64(symbol, dst reg)

# LD\_ADDR

Load global data address

#### Ida @symbol, rD

The 20-bit ID to which the data symbol was resolved at link time is read by combining the source operand nybble and 16-bit value in the extension word to give a 20 bit unsigned value.

The Symbol ID is then dereferenced by the VM to derive the host native address of the data to be loaded. This address is then stored in the destination register. All bits of the register are affected.

8, 16, 32 and 64-bit data types are supported.

Opcode	Operand	
LD_8	Symbol ID [19:16]	D

Extension Word 1	
Symbol ID [15:0]	

If the Symbol ID is outside the range of those known to the VM, execution halts and the machine status is set to UNKNOWN\_DATA\_SYMBOL.

#### **Inline C Macros**

\_lda\_unresolved(dummy symbol, dst reg)

\_lda(symbol, dst reg)

# LD\_CSYM

Load callable function address.

### ldc @symbol, rD

The 20-bit ID to which the code symbol was resolved at link time is read by combining the source operand nybble and 16-bit value in the extension word to give a 20 bit unsigned value.

The Symbol ID is then dereferenced by the VM to derive the host native address of the function to be loaded. This address is then stored in the destination register. All bits of the register are affected.

The intention of this operation is to allow the address of a function to be taken so that the function can be invoked indirectly via the ICALL operation.

Opcode	Operand	
LD_CSYM	Symbol ID [19:16]	D

Extension Word 1	
Symbol ID [15:0]	

If the Symbol ID is outside the range of those known to the VM, execution halts and the machine status is set to UNKNOWN\_CODE\_SYMBOL.

#### **Inline C Macros**

\_ldc\_unresolved(dummy symbol, dst reg)
\_ldc(symbol, dst reg)

# LD\_NSYM

Load host native callable function address.

### Idn @symbol, rD

The 20-bit ID to which the host native code symbol was resolved at link time is read by combining the source operand nybble and 16-bit value in the extension word to give a 20 bit unsigned value.

The Symbol ID is then dereferenced by the VM to derive the host native address of the function to be loaded. This address is then stored in the destination register. All bits of the register are affected.

The intention of this operation is to allow the address of a function to be taken so that the function can be invoked indirectly via the ICALLN operation.

Opcode	Operand	
LD_NSYM	Symbol ID [19:16]	D

Extension Word 1	
Symbol ID [15:0]	

If the Symbol ID is outside the range of those known to the VM, execution halts and the machine status is set to UNKNOWN\_CODE\_SYMBOL.

#### **Inline C Macros**

\_ldn\_unresolved(dummy symbol, dst reg)
\_ldn(symbol, dst reg)

# LD\_I16

Load immediate 16-bit integer.

# ld.type #N, rD

The 16-bit integer value in the extension word is loaded into the destination register. Where the operation size is less than the register size, the upper bits of the register are not affected.

# 8, 16, 32 and 64-bit integer types are supported.

Туре	Opcode	Operand	
i8	LD_I16_8	0x0	D
i16	LD_l16_16	0x0	D
i32	LD_l16_32	0x0	D
i64	LD_I16_64	0x0	D

Туре	Extension Word 1	
i8	ignored	N
I16, i32, i64	N	

#### **Inline C Macros**

\_ld\_16\_i8(src reg, dst reg)

\_ld\_16\_i16(src reg, dst reg)

\_ld\_16\_i32(src reg, dst reg)

\_ld\_16\_i64(src reg, dst reg)

# LD\_I32

Load immediate 32-bit value.

# ld.type #N, rD

The 32-bit value in the extension word is loaded into the destination register. Where the operation size is less than the register size, the upper bits of the register are not affected.

8, 16, 32 and 64-bit integer types are supported.

32-bit floating point types are also supported

Туре	Opcode	Operand	
132, f32	LD_I32_32	0x0	D
i64	LD_I32_64	0x0	D

Туре	Extension Word 1
All	N (host native half)

Туре	Extension Word 2
All	N (host native half)

#### **Inline C Macros**

\_ld\_32\_i32(src reg, dst reg)

\_ld\_32\_i64(src reg, dst reg)

\_ld\_32\_f32(src reg, dst reg)

\_ld\_32\_f64(src reg, dst reg)

# LD\_RID

Load register indirect value, with displacement.

# Id.type #d(rS), rD

The address in the source register is offset by the signed 16-bit integer displacement in the extension word. The value at the resulting address is loaded into the destination register. Where the operation size is less than the register size, the upper bits of the register are not affected.

### 8, 16, 32 and 64-bit data types are supported.

Туре	Opcode	Operand	
i8	LD_RID_8	S	D
i16	LD_RID_16	S	D
132, f32	LD_RID_32	S	D
I64, f64	LD_RID_64	S	D

Туре	Extension Word 1
All	#d

# LD\_RI

Load register indirect value.

### Id.type (rS), rD

The value at the address indicated by the source register is loaded into the destination register. Where the operation size is less than the register size, the upper bits of the register are not affected.

# 8, 16, 32 and 64-bit data types are supported.

Туре	Opcode	Operand	
i8	LD_RI_8	S	D
i16	LD_RI_16	S	D
132, f32	LD_RI_32	S	D
164, f64	LD_RI_64	S	D

# **Inline C Macros**

\_ld\_ri\_8(src reg, dst reg)

\_ld\_ri\_16(src reg, dst reg)

\_ld\_ri\_32(src reg, dst reg)

\_ld\_ri\_64(src reg, dst reg)

# LD\_RIPD

Load register indirect value, pre-decremented.

The address in the source register is pre-decremented by the type's size. The value at the new address in the source register is loaded into the destination register. Where the operation size is less than the register size, the upper bits of the register are not affected.

### 8, 16, 32 and 64-bit data types are supported.

Туре	Opcode	Operand	
i8	LD_RIPD_8	S	D
i16	LD_RIPD_16	S	D
132, f32	LD_RIPD_32	S	D
164, f64	LD_RIPD_64	S	D

#### **Inline C Macros**

\_ld\_ripd\_8(src reg, dst reg)

\_ld\_ripd\_16(src reg, dst reg)

\_ld\_ripd\_32(src reg, dst reg)

\_ld\_ripd\_64(src reg, dst reg)

# LD\_RIPI

Load register indirect value, post-incremented.

# Id.type (rS)+, rD

The value at the address in the source register is loaded into the destination register. The address in the source register is then incremented by the type's size. Where the operation size is less than the register size, the upper bits of the register are not affected.

### 8, 16, 32 and 64-bit data types are supported.

Туре	Opcode	Operand	
i8	LD_RIPI_8	S	D
i16	LD_RIPI_16	S	D
132, f32	LD_RIPI_32	S	D
164, f64	LD_RIPI_64	S	D

#### **Inline C Macros**

\_ld\_ripi\_8(src reg, dst reg)

\_ld\_ripi\_16(src reg, dst reg)

\_ld\_ripi\_32(src reg, dst reg)

\_ld\_ripi\_64(src reg, dst reg)

# LSL

Logical shift left, sign is not preserved.

# Isl.type rS, rD

The value in the destination register is shifted left by the value in the source register, modulo the size of the type. Where the operation size is less than the register size, the upper bits of the register are not affected.

### 8, 16, 32 and 64-bit integer types are supported.

Туре	Opcode	Operand	
i8	LSL_8	S	D
i16	LSL_16	S	D
i32	LSL_32	S	D
i64	LSL_64	S	D

#### **Inline C Macros**

\_lsl\_8(src reg, dst reg)

\_lsl\_16(src reg, dst reg)

\_lsl\_32(src reg, dst reg)

\_lsl\_64(src reg, dst reg)

# LSR

Logical shift right, sign is not preserved.

# Isr.type rS, rD

The value in the destination register is shifted right by the value in the source register, modulo the size of the type. Where the operation size is less than the register size, the upper bits of the register are not affected.

### 8, 16, 32 and 64-bit integer types are supported.

Туре	Opcode	Operand	
i8	LSR_8	S	D
i16	LSR_16	S	D
i32	LSR_32	S	D
i64	LSR_64	S	D

#### **Inline C Macros**

\_lsr\_8(src reg, dst reg)

\_lsr\_16(src reg, dst reg)

\_lsr\_32(src reg, dst reg)

\_lsr\_64(src reg, dst reg)

# MAX

Select maximum value.

### max.type rS, rD

The value stored in in the source register is compared with the value stored in the destination register and the larger of the two stored in the destination register. Where the operation size is less than the register size, the upper bits of the register are not affected.

8, 16, 32 and 64-bit signed integer types are supported.32 and 64-bit floating point types are supported.

Туре	Opcode	Operand	
s8	MAX_S8	S	D
s16	MAX_S16	S	D
s32	MAX_S32	S	D
s64	MAX_S64	S	D
f32	MAX_F32	S	D
f64	MAX_F64	S	D

#### **Inline C Macros**

\_max\_s8(src reg, dst reg)

\_max\_s16(src reg, dst reg)

\_max\_s32(src reg, dst reg)

\_max\_s64(src reg, dst reg)

\_max\_f32(src reg, dst reg)

\_max\_f64(src reg, dst reg)

# MIN

Select minimum value.

### min.type rS, rD

The value stored in the source register is compared with the value stored in the destination register and the smaller of the two stored in the destination register. Where the operation size is less than the register size, the upper bits of the register are not affected.

8, 16, 32 and 64-bit signed integer types are supported.32 and 64-bit floating point types are supported.

Туре	Opcode	Operand	
s8	MIN_S8	S	D
s16	MIN_S16	S	D
s32	MIN_S32	S	D
s64	MIN_S64	S	D
f32	MIN_F32	S	D
f64	MIN_F64	S	D

#### **Inline C Macros**

\_min\_s8(src reg, dst reg)

\_min\_s16(src reg, dst reg)

\_min\_s32(src reg, dst reg)

\_min\_s64(src reg, dst reg)

\_min\_f32(src reg, dst reg)

\_min\_f64(src reg, dst reg)

### MOD

Modulus.

#### mod.type rS, rD

The value stored in the destination register is divided by the value stored in the source register and the remainder stored in the destination register. Where the operation size is less than the register size, the upper bits of the register are not affected.

8, 16, 32 and 64-bit signed and unsigned integer types are supported. 32 and 64-bit floating point types are supported.

Туре	Opcode	Operand	
u8	MOD_U8	S	D
u16	MOD_U16	S	D
u32	MOD_U32	S	D
u64	MOD_U64	S	D
s8	MOD_S8	S	D
s16	MOD_S16	S	D
s32	MOD_S32	S	D
s64	MOD_S64	S	D
f32	MOD_F32	S	D
f64	MOD_F64	S	D

For integer types, when the value in the source register is zero, execution halts and the machine status is set to ZERO\_DIVIDE.

For floating point types, the divisor can be any arbitrary value. The operation performed is equivalent to the fmod() standard library function.

#### **Inline C Macros**

\_mod\_u8(src reg, dst reg)
\_mod\_u16(src reg, dst reg)
\_mod\_u32(src reg, dst reg)
\_mod\_u64(src reg, dst reg)
\_mod\_s8(src reg, dst reg)
\_mod\_s16(src reg, dst reg)
\_mod\_s32(src reg, dst reg)
\_mod\_s64(src reg, dst reg)
\_mod\_f32(src reg, dst reg)
\_mod\_f64(src reg, dst reg)
\_mod\_f64(src reg, dst reg)

# **MUL**

Multiplication.

#### mul.type rS, rD

The value stored in the destination register is multiplied by the value stored in the source register and the result stored in the destination register. Where the operation size is less than the register size, the upper bits of the register are not affected.

8, 16, 32 and 64-bit signed and unsigned integer types are supported. 32 and 64-bit floating point types are supported.

Туре	Opcode	Operand	
u8	MUL_U8	S	D
u16	MUL_U16	S	D
u32	MUL_U32	S	D
u64	MUL_U64	S	D
s8	MUL_S8	S	D
s16	MUL_S16	S	D
s32	MUL_S32	S	D
s64	MUL_S64	S	D
f32	MUL_F32	S	D
f64	MUL_F64	S	D

There are no versions of the instruction that produce a widened result. Where a widened result is required, the two source operands should first be widened.

#### **Inline C Macros**

\_mul\_u8(src reg, dst reg)
\_mul\_u16(src reg, dst reg)
\_mul\_u32(src reg, dst reg)
\_mul\_u64(src reg, dst reg)
\_mul\_s8(src reg, dst reg)
\_mul\_s16(src reg, dst reg)
\_mul\_s32(src reg, dst reg)
\_mul\_s64(src reg, dst reg)
\_mul\_f32(src reg, dst reg)
\_mul\_f64(src reg, dst reg)

# MV

Move register to register.

### mv.type rS, rD

The value stored in in the source register is copied to the destination register and the result stored in the destination register. Where the operation size is less than the register size, the upper bits of the register are not affected.

### 8, 16, 32 and 64-bit integer types are supported.

Туре	Opcode	Operand	
i8	MV_8	S	D
i16	MV_16	S	D
132, f32	MV_32	S	D
I64, f64	MV_64	S	D

#### **Inline C Macros**

\_mv\_8(src reg, dst reg)

\_mv\_16(src reg, dst reg)

\_mv\_32(src reg, dst reg)

\_mv\_64(src reg, dst reg)

# **NEG**

Negate value.

### neg.type rS, rD

The value stored in in the source register is negated and the result stored in the destination register. Where the operation size is less than the register size, the upper bits of the register are not affected.

8, 16, 32 and 64-bit signed integer types are supported.

32 and 64-bit floating point types are supported.

Туре	Opcode	Operand	
s8	NEG_S8	S	D
s16	NEG_S16	S	D
s32	NEG_S32	S	D
s64	NEG_S64	S	D
f32	NEG_F32	S	D
f64	NEG_F64	S	D

#### **Inline C Macros**

\_neg\_s8(src reg, dst reg)

\_neg\_s16(src reg, dst reg)

\_neg\_s32(src reg, dst reg)

\_neg\_s64(src reg, dst reg)

\_neg\_f32(src reg, dst reg)

\_neg\_f64(src reg, dst reg)

# OR

Bitwise OR.

### or.type rS, rD

The value stored in the source register is logically ORed with the value stored in the destination register and the result stored in the destination register. Where the operation size is less than the register size, the upper bits of the register are not affected.

### 8, 16, 32 and 64-bit integer types are supported.

Туре	Opcode	Operand	
i8	OR_8	S	D
i16	OR_16	S	D
i32	OR_32	S	D
i64	OR_64	S	D

#### **Inline C Macros**

\_or\_8(src reg, dst reg)

\_or\_16(src reg, dst reg)

\_or\_32(src reg, dst reg)

\_or\_64(src reg, dst reg)

# POP

Retrieve elements from the data stack.

### pop.size reg\_mask

For each register implied by a set bit in the extension word, load the value stored at the next stack location, decrementing the data stack position accordingly,

### 8, 16, 32 and 64-bit sizes are supported.

Size	Opcode	Operand	
8	POP_8	0x0	0x0
16	POP_16	0x0	0x0
32	POP_32	0x0	0x0
64	POP_64	0x0	0x0

Size	Extension Word
all	Register mask

Registers are loaded in descending order. If the data stack is emptied, execution halts and the status register is set to DATA\_STACK\_UNDERFLOW.

### **Inline C Macros**

\_pop\_8(reg mask)

\_pop\_16(reg mask)

\_pop\_32(reg mask)

\_pop\_64(mask)

# **PUSH**

Push elements to the data stack.

### pop.size reg\_mask

For each register implied by a set bit in the extension word, save the value stored at the next stack location, incrementing the data stack position accordingly.

### 8, 16, 32 and 64-bit sizes are supported.

Size	Opcode	Operand	
8	PUSH_8	0x0	0x0
16	PUSH_16	0x0	0x0
32	PUSH_32	0x0	0x0
64	PUSH_64	0x0	0x0

Size	Extension Word
all	Register mask

Registers are loaded in ascending order. If the data stack size is reached, execution halts and the status register is set to DATA\_STACK\_OVERFLOW.

### **Inline C Macros**

```
_push_8(reg mask)
_push_16(reg mask)
_push_32(reg mask)
_push_64(mask)
```

# **RET**

Return from function.

ret

The address of the next instruction is popped from the return stack. Execution then resumes from this location.

Opcode	Operand	
RET	0x0	0x0

When the return stack is empty, return from the entry point is assumed to have completed normally and the status register is set to COMPLETED.

### **Inline C Macros**

\_ret

# RS

Load entire registers from the register stack.

### restore reg\_mask

For each register implied by a set bit in the extension word, load the full register contents at the next stack location, decrementing the register stack position accordingly,

Opcode	Operand	
RS	0x0	0x0

Extension Word	
Register mask	

Registers are saved in ascending order. If the register stack is emptied, execution halts and the status register is set to REGISTER\_STACK\_UNDERFLOW.

#### **Inline C Macros**

\_restore(reg mask)

# **ROL**

Bitwise rotate left.

### rol.type rS, rD

The value stored in the destination register is bitwise rotated to the left by the value stored in the source register and the result stored in the destination register. Where the operation size is less than the register size, the upper bits of the register are not affected.

### 8, 16, 32 and 64-bit integer types are supported.

Туре	Opcode	Operand	
i8	ROL_8	S	D
i16	ROL_16	S	D
i32	ROL_32	S	D
i64	ROL_64	S	D

### **Inline C Macros**

\_rol\_8(src reg, dst reg)

\_rol\_16(src reg, dst reg)

\_rol\_32(src reg, dst reg)

\_rol\_64(src reg, dst reg)

### **ROR**

Bitwise rotate right.

### ror.type rS, rD

The value stored in the destination register is bitwise rotated to the right by the value stored in the source register and the result stored in the destination register. Where the operation size is less than the register size, the upper bits of the register are not affected.

### 8, 16, 32 and 64-bit integer types are supported.

Туре	Opcode	Operand	
i8	ROR_8	S	D
i16	ROR_16	S	D
i32	ROR_32	S	D
i64	ROR_64	S	D

### **Inline C Macros**

\_ror\_8(src reg, dst reg)

\_ror\_16(src reg, dst reg)

\_ror\_32(src reg, dst reg)

\_ror\_64(src reg, dst reg)

# **SALLOC**

Allocate storage on the data stack.

### salloc #size, rD

The current data stack address is loaded into the destination register and space for #size bytes of storage is reserved by incrementing the data stack position accordingly. The destination register now represents the base address of the stack allocated storage and must be preserved for any later call to SFREE.

Opcode	Operand	
SALLOC	0x0	D

Extension Word	
#size	

If the allocation would result in the data stack size being exceeded, execution halts and the status register is set to DATA\_STACK\_OVERFLOW.

#### **Inline C Macros**

\_salloc(size, dst reg)

# **SFREE**

Deallocate storage on the data stack.

#### sfree rS

The previous data stack address stored in the source register is used to restore the data stack pointer to the address it had before the SALLOC call was made.

Opcode	Operand	
SFREE	0x0	S

If the address in the source register is lower than the known data stack base address, execution halts and the status register is set to DATA\_STACK\_UNDERFLOW.

If the address in the source register is higher than the known data stack ceiling address, execution halts and the status register is set to DATA\_STACK\_OVERFLOW.

#### **Inline C Macros**

\_sfree(src reg)

# SUB

Subtraction.

### sub.type rS, rD

The value stored in the source register is subtracted from the value stored in the destination register and the result stored in the destination register. Where the operation size is less than the register size, the upper bits of the register are not affected.

8, 16, 32 and 64-bit integer types are supported.32 and 64-bit floating point types are supported.

Туре	Opcode	Operand	
i8	SUB_I8	S	D
i16	SUB_I16	S	D
i32	SUB_I32	S	D
i64	SUB_I64	S	D
f32	SUB_F32	S	D
f64	SUB_F64	S	D

#### **Inline C Macros**

\_sub\_8(src reg, dst reg)

\_sub\_16(src reg, dst reg)

\_sub\_32(src reg, dst reg)

\_sub\_64(src reg, dst reg)

\_sub\_f32(src reg, dst reg)

\_sub\_f64(src reg, dst reg)

# **SUBI**

Subtract integer immediate.

### subi.type #N, rD

The integer immediate stored in the extension word(s) is subtracted from the the value stored in the destination register and the result stored in the destination register. Where the operation size is less than the register size, the upper bits of the register are not affected.

### 8, 16 and 32-bit integer immediates are supported.

Туре	Opcode	Operand	
i8	SUBI_I8	0x0	D
i16	SUBI_I16	0x0	D
i32	SUBI_I32	0x0	D

Туре	Extension Word 1	
i8	ignored	N
i16	N	
i32	N (host native half)	

Туре	Extension Word 2
i32	N (host native half)

### **Inline C Macros**

\_subi\_8(int literal, dst reg)

\_subi\_16(int literal, dst reg)

\_subi\_32(int literal, dst reg)

# SV

Push entire registers to the register stack.

### save reg\_mask

For each register implied by a set bit in the extension word, save the full register contents at the next stack location, incrementing the register stack position accordingly,

Opcode	Operand	
SV	0x0	0x0

Extension Word	
Register mask	

Registers are saved in ascending order. If the register stack size is reached, execution halts and the status register is set to REGISTER\_STACK\_OVERFLOW.

#### **Inline C Macros**

\_save(reg mask)

# XOR

Bitwise Exclusvive OR.

### xor.type rS, rD

The value stored in the source register is logically XORed with the value stored in the destination register and the result stored in the destination register. Where the operation size is less than the register size, the upper bits of the register are not affected.

### 8, 16, 32 and 64-bit integer types are supported.

Туре	Opcode	Operand	
i8	XOR_8	S	D
i16	XOR_16	S	D
i32	XOR_32	S	D
i64	XOR_64	S	D

### **Inline C Macros**

\_xor\_8(src reg, dst reg)

\_xor\_16(src reg, dst reg)

\_xor\_32(src reg, dst reg)

\_xor\_64(src reg, dst reg)

# XX\_2\_F32

Convert type to 32-bit floating point.

### tof32.type rS, rD

Convert type to 32-bit floating point.

Туре	Opcode	Operand	
u8	U8_2_F32	s	D
u16	U16_2_F32	S	D
u32	U32_2_F32	S	D
u64	U64_2_F32	S	D
s8	S8_2_F32	S	D
s16	S16_2_F32	S	D
s32	S32_2_F32	S	D
s64	S64_2_F32	s	D
f64	F64_2_F32	s	D

#### **Inline C Macros**

\_u8to\_f32(src reg, dst reg)

\_u16to\_f32(src reg, dst reg)

\_u32to\_f32(src reg, dst reg)

\_u64to\_f32(src reg, dst reg)

\_s8to\_f32(src reg, dst reg)

\_s16to\_f32(src reg, dst reg)

\_s32to\_f32(src reg, dst reg)

\_s64to\_f32(src reg, dst reg)

\_f64to\_f32(src reg, dst reg)

# XX\_2\_F64

Convert type to 64-bit floating point.

### tof64.type rS, rD

Convert type to 64-bit floating point.

Туре	Opcode	Operand	
u8	U8_2_F64	S	D
u16	U16_2_F64	S	D
u32	U32_2_F64	S	D
u64	U64_2_F64	S	D
s8	S8_2_F64	S	D
s16	S16_2_F64	S	D
s32	S32_2_F64	S	D
s64	S64_2_F64	S	D
f32	F32_2_F64	S	D

#### **Inline C Macros**

\_u8to\_f64(src reg, dst reg)

\_u16to\_f64(src reg, dst reg)

\_u32to\_f64(src reg, dst reg)

\_u64to\_f64(src reg, dst reg)

\_s8to\_f64(src reg, dst reg)

\_s16to\_f64(src reg, dst reg)

\_s32to\_f64(src reg, dst reg)

\_s64to\_f64(src reg, dst reg)

\_f32to\_f64(src reg, dst reg)

Convert type to signed 8-bit integer.

# tos8.type rS, rD

Convert type to signed 8-bit integer.

Туре	Opcode	Operand	
f32	F32_2_S8	S	D
f64	F64_2_S8	S	D

### **Inline C Macros**

\_f32to\_s8(src reg, dst reg)

\_f64to\_s8(src reg, dst reg)

Convert type to signed 16-bit integer.

# tos16.type rS, rD

Convert type to signed 16-bit integer.

Туре	Opcode	Operand	
s8	S8_2_S16	S	D
f32	F32_2_S16	S	D
f64	F64_2_S16	S	S

### **Inline C Macros**

\_s8to\_s16(src reg, dst reg)

\_f32to\_s16(src reg, dst reg)

\_f64to\_s16(src reg, dst reg)

Convert type to signed 32-bit integer.

### tos32.type rS, rD

Convert type to signed 32-bit integer.

Туре	Opcode	Operand	
s8	S8_2_S32	S	D
s16	S16_2_S32	S	D
f32	F32_2_S32	S	S
f64	F64_2_S32	S	D

### **Inline C Macros**

\_s8to\_s32(src reg, dst reg)

\_s16to\_s32(src reg, dst reg)

\_f32to\_s32(src reg, dst reg)

\_f64to\_s32(src reg, dst reg)

Convert type to signed 64-bit integer.

### tos64.type rS, rD

Convert type to signed 64-bit integer.

Туре	Opcode	Operand	
s8	S8_2_S64	S	D
s16	S16_2_S64	S	D
s32	S32_2_S64	S	S
f32	F32_2_S64	S	D
f64	F64_2_S64	S	D

### **Inline C Macros**

\_s8to\_s64(src reg, dst reg)

\_s16to\_s64(src reg, dst reg)

\_s32to\_s64(src reg, dst reg)

\_f32to\_s64(src reg, dst reg)

\_f64to\_s64(src reg, dst reg)