



Functions performed by the Microprocessor

- 1) Microprocessor initiated.
- 2) Internal operations.
- 3) External initiated (Peripheral operations).

1) Microprocessor initiated:

- a) Memory Read.
- b) Memory Write.
- c) I/O Read.
- d) I/O Write.

➤ To perform above operations microprocessor does following steps-

- 1) Identify the peripheral / memory
- 2) Provide synchronization signals
- 3) Transfer data



MPU performs Read Operation when:

- 1) Fetches Op Code of an instruction from m/m.
- 2) Fetches the operand address portion of an instruction from m/m.
- 3) Fetches data from m/m or i/o device to execute an instruction.

MPU performs Write Operation when:

- 1) Transfers data from internal MPU register to m/m.
- 2) Transfers data from internal MPU register to an i/o device.



Timing Diagram is a graphical representation. It represents the execution time taken by each instruction in a graphical format. The execution time is represented in T-states.

Instruction Cycle:

The time required to execute an instruction is called instruction cycle.

Machine Cycle:

The time required to access the memory or input/output devices is called machine cycle.

T-State (Clock Cycle):

The machine cycle and instruction cycle takes multiple clock cycles (periods). A portion of an operation carried out in one system clock period is called as T-state.




MACHINE CYCLES OF 8085:

The 8085 microprocessor has 5 (seven) basic machine cycles. They are:

- Opcode fetch cycle (4T)
- Memory read cycle (3 T)
- Memory write cycle (3 T)
- I/O read cycle (3 T)
- I/O write cycle (3 T)

Note : Time period, $T = 1/f$; where f = Internal clock frequency





Each instruction of the 8085 processor consists of one to five machine cycles, i.e., when the 8085 processor executes an instruction, it will execute some of the machine cycles in a specific order.

The processor takes a definite time to execute the machine cycles. The time taken by the processor to execute a machine cycle is expressed in T-states.

One T-state is equal to the time period of the internal clock signal of the processor.

The T-state starts at the falling edge of a clock.



Opcode Fetch Machine Cycle of 8085

- Each instruction of the processor has one byte opcode.
- The opcodes are stored in memory. So, the processor executes the opcode fetch machine cycle to fetch the opcode from memory.
- Hence, every instruction starts with opcode fetch machine cycle.
- The time taken by the processor to execute the opcode fetch cycle is $4T$.
- In this time, the first, 3 T-states are used for fetching the opcode from memory and the remaining T-states are used for internal operations by the processor.




Fig. Timing diagram of Opcode fetch cycle



Memory Read Machine Cycle of 8085

- The memory read machine cycle is executed by the processor to read a data byte from memory.
- The processor takes 3T states to execute this cycle.
- The instructions which have more than one byte word size will use this machine cycle after the opcode fetch machine cycle.




Fig. Timing diagram of memory read cycle



Memory Write Machine Cycle of 8085

- The memory write machine cycle is executed by the processor to write a data byte in a memory location.
- The processor takes, 3T states to execute this machine cycle.




Fig. Timing diagram of memory write cycle




Timing diagram for MVI B, 43H.

Fetching the Opcode 06H from the memory 2000H. (OF machine cycle)

Read (move) the data 43H from memory 2001H. (memory read)

| Address | Mnemonics | Op code |
|---------|------------|---------|
| 2000 | MVI B, 43H | 06H |
| 2001 | | 43H |





Timing diagram for INR M


Fetching the Opcode 34H from the memory 4105H. (OF cycle)

Let the memory address (M) be 4250H. (MR cycle -To read Memory address and data)

Let the content of that memory is 12H.

Increment the memory content from 12H to 13H. (MW machine cycle)

| Address | Mnemonics | Opcode |
|---------|-----------|-----------------|
| 4105 | INR M | 34 _H |





Timing diagram for STA 526AH.

STA means Store Accumulator -The contents of the accumulator is stored in the specified address (526A).

The opcode of the STA instruction is said to be 32H. It is fetched from the memory 41FFH (see fig). - *OF machine cycle*

Then the lower order memory address is read (6A). - *Memory Read Machine Cycle*


Read the higher order memory address (52).- *Memory Read Machine Cycle*



The combination of both the addresses are considered and the content from accumulator is written in 526A. - *Memory Write Machine Cycle*

Assume the memory address for the instruction and let the content of accumulator is C7H. So, C7H from accumulator is now stored in 526A.

| Address | Mnemonics | Op code |
|---------|-----------|---------|
| 41FF | STA 526AH | 32H |
| 4200 | | 6AH |
| 4201 | | 52H |





I/O Read Cycle of 8085

- The I/O Read cycle is executed by the processor to read a data byte from I/O port or from the peripheral, which is I/O, mapped in the system.
- The processor takes 3T states to execute this machine cycle.
- The IN instruction uses this machine cycle during the execution.




Fig. Timing diagram of I/O read cycle



I/O Write Cycle of 8085

- The I/O write machine cycle is executed by the processor to write a data byte in the I/O port or to a peripheral, which is I/O, mapped in the system.
- The processor takes, 3T states to execute this machine cycle.
- The OUT instruction uses this machine cycle during the execution.




Fig. Timing diagram of I/O write cycle



Timing diagram for IN C0H.


Fetching the Opcode DBH from the memory 4125H.

Read the port address C0H from 4126H.

Read the content of port C0H and send it to the accumulator.

Let the content of port is 5EH.

| Address | Mnemonics | Op code |
|---------|--------------------|-----------------|
| 4125 | IN C0 _H | DB _H |
| 4126 | | C0 _H |





TIME DELAY

Sometimes there is a need to perform tasks after some specific delay. The amount of delay can be realized by writing a delay program.

```
Loop:  MVI    C      xxH
        DCR    C
        JNZ    Loop
```

$$\begin{aligned}\text{TimeDelay for loop } (T_L) &= \{(\text{No. of T states}) * T_Time * xx\} - 3 * T_Time \\ &= \{(4+10) * P * xx\} - 3P \\ &= (14P * xx) - 3P\end{aligned}\tag{1}$$

$$\begin{aligned}T_{\text{Total}} &= T_L + 7P \\ &= (14P * xx) - 3P + 7P \\ &= (14P * xx) + 4P\end{aligned}\tag{2}$$

Example: Let CPU CLK speed: 3 MHz

$$T_Time (P) = \frac{1}{3} \times 10^{-6} \text{ Seconds}$$



Interrupts

Interrupt is signals send by an external device to the processor, to request the processor to perform a particular task or work.

Mainly, in the microprocessor based system the interrupts are used for data transfer between the peripheral and the microprocessor.

The processor will check the interrupts always at the 2nd T-state of last machine cycle.



- 1) If there is any interrupt it accept the interrupt and send the INTA (active low) signal to the peripheral.
- 2) The vectored address of particular interrupt is stored in program counter.
- 3) The processor executes an interrupt service routine (ISR) addressed in program counter.
- 4) It returned to main program by RET instruction.



Types of Interrupts:

It supports two types of interrupts.

- (i) Software
- (ii) Hardware ,

(i) Software interrupts:

The software interrupts are program instructions. These instructions are inserted at desired locations in a program.

The 8085 has eight software interrupts from RST 0 to RST 7. The vector address for these interrupts can be calculated as follows.



Interrupt number * 8 = vector address

Ex. For RST 5: $5 * 8 = 40 = 28H$

Vector address for interrupt RST 5 is 0028H

The Table shows the vector addresses of all interrupts.

| Interrupt | Vector address |
|-----------|-------------------|
| RST 0 | 0000 _H |
| RST 1 | 0008 _H |
| RST 2 | 0010 _H |
| RST 3 | 0018 _H |
| RST 4 | 0020 _H |
| RST 5 | 0028 _H |
| RST 6 | 0030 _H |
| RST 7 | 0038 _H |



(ii) Hardware interrupts:

An external device initiates the hardware interrupts and placing an appropriate signal at the interrupt pin of the processor.

If the interrupt is accepted then the processor executes an interrupt service routine.

The 8085 has five hardware interrupts

- | | | |
|-------------|-------------|-------------|
| (1) TRAP | (2) RST 7.5 | (3) RST 6.5 |
| (4) RST 5.5 | (5) INTR | |



| Interrupt | Vector address |
|-----------|-------------------|
| RST 7.5 | 003C _H |
| RST 6.5 | 0034 _H |
| RST 5.5 | 002C _H |
| TRAP | 0024 _H |



TRAP:

This interrupt is a non-maskable interrupt. It is unaffected by any mask or interrupt enable.

TRAP has the highest priority and vectored interrupt.

TRAP interrupt is edge and level triggered. This means that the TRAP must go high and remain high until it is acknowledged.

In sudden power failure, it executes an ISR and sends the data from main memory to backup memory.



The signal, which overrides the TRAP, is HOLD signal. (i.e., If the processor receives HOLD and TRAP at the same time then HOLD is recognized first and then TRAP is recognized).

There are two ways to clear TRAP interrupt.

- 1.By resetting microprocessor (External signal)
- 2.By giving a high TRAP ACKNOWLEDGE (Internal signal)



RST 7.5:

The RST 7.5 interrupt is a maskable interrupt.

It has the second highest priority.

It is edge sensitive. i.e. Input goes to high and no need to maintain high state until it recognized.

Maskable interrupt. It is disabled by,

1. DI instruction
2. System or processor reset.
3. After reorganization of interrupt.



RST 6.5 and 5.5:

The RST 6.5 and RST 5.5 both are level triggered. i.e. Input goes to high and stay high until it recognized.

Maskable interrupt. It is disabled by,

1. DI, SIM instruction
2. System or processor reset.
3. After reorganization of interrupt.

Enabled by EI instruction.

The RST 6.5 has the third priority whereas RST 5.5 has the fourth priority.



INTR:

INTR is a maskable interrupt. It is disabled by,

1. DI, SIM instruction
2. System or processor reset.
3. After reorganization of interrupt.

Enabled by EI instruction.

Non- vectored interrupt. After receiving INTA (active low) signal, it has to supply the address of ISR.

It has lowest priority.

It is a level sensitive interrupts. ie. Input goes to high and it is necessary to maintain high state until it recognized.



The following sequence of events occurs when INTR signal goes high.


1. The 8085 checks the status of INTR signal during execution of each instruction.
2. If INTR signal is high, then 8085 complete its current instruction and sends active low interrupt acknowledge INTA (active low) signal, if the interrupt is enabled.
3. In response to the acknowledge signal, external logic places an RST instruction on the data bus. In the case of multi-byte instruction, additional interrupt acknowledge machine cycles are generated by the 8085 to transfer the additional bytes into the microprocessor.
4. On receiving the RST instruction, the 8085 save the address of next instruction on stack and execute the received instruction. The program is transferred to vector location of RST instruction and execute the ISR.



5. If ISR is written in some other location---
Vectored location should have a JMP instruction to the ISR.
6. At the end of ISR, it should have EI instruction to enable the interrupt again and the RET instruction to resume program execution from the point before the interruption.



Multiple Interrupts & Priorities



| | D ₇ | D ₆ | D ₅ | D ₄ | D ₃ | D ₂ | D ₁ | D ₀ | OpCode |
|-------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|--------|
| RST 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | = C7 |
| RST 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | = CF |
| RST 2 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | = D7 |
| RST 3 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | = DF |
| RST 4 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | = E7 |
| RST 5 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | = EF |
| RST 6 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | = F7 |
| RST 7 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | = FF |



SIM and RIM for interrupts:

The 8085 provide additional masking facility for RST 7.5, RST 6.5 and RST 5.5 using SIM instruction.

The status of these interrupts can be read by executing RIM instruction.

The masking or unmasking of RST 7.5, RST 6.5 and RST 5.5 interrupts can be performed by moving an 8-bit data to accumulator and then executing SIM instruction.

The format of the 8-bit data is shown below.





Fig: Format of 8-bit data to be loaded in accumulator before executing SIM instruction



The status of pending interrupts can be read from accumulator after executing RIM instruction.

When RIM instruction is executed an 8-bit data is loaded in accumulator, which can be interpreted as shown in fig.





| Interrupt type | Trigger | Priority | Maskable | Vector address |
|----------------|----------------|-----------------|----------|----------------|
| TRAP | Edge and Level | 1 st | No | 0024H |
| RST 7.5 | Edge | 2 nd | Yes | 003CH |
| RST 6.5 | Level | 3 rd | Yes | 0034H |
| RST 5.5 | Level | 4 th | Yes | 002CH |
| INTR | Level | 5 th | Yes | - |




I/O STRUCTURE OF A TYPICAL MICROCOMPUTER

There are three major types of data transfer between the microcomputer and an I/O device. They are,

Programmed I/O : In programmed I/O the data transfer is accomplished through an I/O port and controlled by software.

Interrupt driven I/O : In interrupt driven I/O, the I/O device will interrupt the processor, and initiate data transfer.

Direct memory access (DMA) : In DMA, the data transfer between memory and I/O can be performed by bypassing the microprocessor.





Programmable Interfacing Device (PID)

I/O Devices are not directly connected to the MPU, but via PID

PID should have:

- 1) I/O registers
- 2) Tri-state buffers
- 3) Capability of bi-directional data transfer
- 4) Handshake and interrupt signals
- 5) Control logic
- 6) Chip select logic
- 7) Interrupt control logic



1. Data transfer from input device to processor:


- 1) The input device will load the data to the port.
- 2) When the port receives a data, it sends message to the processor to read the data.
- 3) The processor will read the data from the port.
- 4) After a data have been read by the processor the input device will load the next data into the port.

2. Data transfer from processor to output device:

- 1) The processor will load the data to the port.
- 2) The port will send a message to the output device to read the data.
- 3) The output device will read the data from the port.
- 4) After the data have been read by the output device the processor can load the next data to the port.




Data transfer from I/O device to Microprocessor



STB: Strobe Signal
IBF: Input Buffer Full
INTR: Interrupt Request



Data transfer from Microprocessor to I/O device



OBF: Output Buffer Full
ACK: Acknowledgement
INTR: Interrupt Request



There are two types for interfacing I/O devices:

- 1) Memory mapped I/O device.
- 2) Standard I/O mapped I/O device or isolated I/O mapping.




| Memory Mapping of I/O device | I/O Mapping of I/O device |
|---|--|
| <p>1. 16-bit addresses are provided for I/O devices.</p> <p>2. The devices are accessed by memory read or memory write cycles.</p> <p>3. The I/O ports or peripherals can be treated like memory locations and so all instructions related to memory can be used for data transfer between I/O device and the processor.</p> <p>4. In memory mapped ports the data can be moved from any register to ports and vice-versa.</p> <p>5. When memory mapping is used for I/O devices, the full memory address space cannot be used for addressing memory. Hence memory mapping is useful only for small systems, where the memory requirement is less.</p> <p>6. In memory mapped I/O devices, a large number of I/O ports can be interfaced.</p> <p>7. For accessing the memory mapped devices, the processor executes memory read or write cycle. During this cycle IO/\overline{M} is asserted low ($IO/\overline{M} = 0$).</p> | <p>1. 8-bit addresses are provided for I/O devices.</p> <p>2. The devices are accessed by I/O read or I/O write cycle. During these cycles the 8-bit address is available on both low order address lines and high order address lines.</p> <p>3. Only IN and OUT instructions can be used for data transfer between I/O device and the processor.</p> <p>4. In I/O mapped ports the data transfer can take place only between the accumulator and ports.</p> <p>5. When I/O mapping is used for I/O devices then the full memory address space can be used for addressing memory. Hence it is suitable for systems which requires large memory capacity.</p> <p>6. In I/O mapping only 256 ports ($2^8 = 256$) can be interfaced.</p> <p>7. For accessing the I/O mapped devices, the processor executes I/O read or write cycle. During this cycle IO/\overline{M} is asserted high ($IO/\overline{M} = 1$).</p> |



Device Selection

- 1) Decode the address bus to generate a unique pulse corresponding to the device address on the bus, **I/O address pulse**.
- 2) Combine (AND) the **I/O address pulse** with the **control signal** to generate a device select (**I/O select**) pulse that is generated only when both the signals are asserted.
- 3) Use the **I/O select** pulse to activate the interfacing device (**I/O port**).





Peripheral Interfacing is considered to be a main part of Microprocessor, as it is the only way to interact with the external world. The interfacing happens with the ports of the Microprocessor.

The main IC's which can be interfaced with 8085 are:


1. 8255 PPI (programmable Peripheral Interface)
2. 8259 PIC (Programmable Interrupt Controller)
3. 8251 USART (Universal Synchronous Asynchronous Receiver & Transmitter)
4. 8279 Key board display controller
5. 8253 Timer/ Counter
6. A/D and D/A converter interfacing.



PROGRAMMABLE PERIPHERAL INTERFACE - INTEL 8255

Pins, Signals and internal block diagram of 8255:

It has 40 pins and requires a single +5V supply.






PIN DESCRIPTION - INTEL 8255

| Pin | Description |
|-----------------|------------------|
| $D_0 - D_7$ | Data lines |
| RESET | Reset input |
| \overline{CS} | Chip select |
| \overline{RD} | Read control |
| \overline{WR} | Write control |
| A_0, A_1 | Internal address |
| $PA_7 - PA_0$ | Port-A pins |
| $PB_7 - PB_0$ | Port-B pins |
| $PC_7 - PC_0$ | Port-C pins |
| V_{CC} | +5V |
| V_{SS} | 0V (GND) |



The internal block diagram of 8255





The INTEL 8255 is a device used to parallel data transfer between processor and slow peripheral devices like ADC, DAC, keyboard, 7-segment display, LCD, etc. and can be used as **I/O mode** or **Bit Set/Reset (BSR) mode**.

The 8255 has three ports: **Port-A**, **Port-B** and **Port-C**.

Port-A can be programmed to work in any one of the three operating modes **mode-0**, **mode-1** and **mode-2** as input or output port.

Port-B can be programmed to work either in **mode-0** or **mode-1** as input or output port.

Port-C (8-pins) has different assignments depending on the mode of **port-A** and **port-B**.



Mode 0: Simple input or output

- Outputs are latched.
- Inputs are not latched.
- Ports do not have handshake or interrupt capability.

Mode 1: Input or Output with handshake

- Port A & B works as I/O ports.
- Each port uses 3 lines from port C as handshake signals. Remaining 2 lines can be used as simple I/O.
- Input and Output data are latched.
- Interrupt logic is supported.

Mode 2: Bidirectional Data Transfer

- Port A can be used as bidirectional port.
- Port B as either Mode 0 or Mode 1.
- Port A uses 5 lines of Port C for handshake.
- Remaining 3 lines can be used simple I/O or handshake for Port B.



If **port-A** and **B** are programmed in **mode-0**, then the **port-C** can perform any one of the following functions.

1. As 8-bit parallel port in mode-0 for input or output.
2. As two numbers of 4-bit parallel ports in mode-0 for input or output.
3. The individual pins of port-C can be set or reset for various control applications.

If **port-A** is programmed in **mode- 1/mode-2** and **port-B** is programmed in **mode-1** then some of the pins of **port-C** are used for **handshake** signals and the remaining pins can be used as **input/ output** lines or individually set/reset for control applications.



The read/write control logic requires six control signals.


1. **RD (low)**: This control signal enables the read operation. When this signal is low, the microprocessor reads data from a selected I/O port of the 8255A.
2. **WR (low)**: This control signal enables the write operation. When this signal goes low, the microprocessor writes into a selected I/O port or the control register.
3. **RESET**: This is an active high signal. It clears the control register and set all ports in the input mode.
4. **CS (low), A0 and A1**: These are device select signals. They are:

| Internal Devices | A ₁ | A ₀ |
|------------------|----------------|----------------|
| Port A | 0 | 0 |
| Port B | 0 | 1 |
| Port C | 1 | 0 |
| Control Register | 1 | 1 |



Interfacing of 8255 with 8085 processor

A simple schematic for interfacing the 8255 with 8085 processor:





The 8255 can be either memory mapped or I/O mapped in the system. In the schematic shown in above is I/O mapped in the system.

Using a 3-to-8 decoder generates the chip select signals for I/O mapped devices.

The address lines A4, A5 and A6 are decoded to generate eight chip select signals (IOCS-0 to IOCS-7) and in this, the chip select IOCS- 1 is used to select 8255.

The address line A7 and the control signal IO/M (low) are used as enable for the decoder.

The address line A0 of 8085 is connected to A0 of 8255 and A1 of 8085 is connected to A1 of 8255 to provide the internal addresses.

The data lines D0-D7 are connected to D0-D7 of the processor to achieve parallel data transfer.

The I/O addresses allotted to the internal devices of 8255 are listed in table.




| Internal Device | Binary Address | | | | | | | | Hexa Address |
|------------------|--------------------------|----------------|----------------|----------------|-------------------------------|----------------|----------------|----------------|--------------|
| | Decoder input and enable | | | | Input to address pins of 8255 | | | | |
| | A ₇ | A ₆ | A ₅ | A ₄ | A ₃ | A ₂ | A ₁ | A ₀ | |
| Port-A | 0 | 0 | 0 | 1 | x | x | 0 | 0 | 10 |
| Port-B | 0 | 0 | 0 | 1 | x | x | 0 | 1 | 11 |
| Port-C | 0 | 0 | 0 | 1 | x | x | 1 | 0 | 12 |
| Control Register | 0 | 0 | 0 | 1 | x | x | 1 | 1 | 13 |

Note : *Don't care "x" is considered as zero.*



Control Word:





Example programming

Example: (i) Read from Port B and display at Port A in Mode 0
(ii) Read from Port C_L and display at Port C_U

Control word: 1 0 0 0 0 0 1 1 = 83H

(i) MVI A, 83
OUT 13H
IN 11H
OUT 10H


(ii) IN 12H
ANI 0FH
RLC
RLC
RLC
RLC
OUT 12H
RST 1



Serial I/O data Transfer

Basic concepts:

- Transfers in the form of ASCII codes.
- Only one transmission line, so transfer one bit at a time.





Transmission format:

a) Synchronous:

- 1) Data transferred with synchronous bits.
- 2) Have common clock.
- 3) High speed.

b) Asynchronous:

- 1) Data transferred with hand shaking signals.
- 2) Do not have common clock.
- 3) Low speed.



Communication lines may be:

- 1) Simplex: Only one direction.
- 2) Duplex:
 - a) Half duplex: One way at any point of time.
 - b) Full duplex: Both ways at any point of time.

Baud: bits/sec.

Bit Time: $1/\text{Baud}$

Error checking:


- 1) Parity Check: To correct one bit position
 - a) Odd parity
 - b) Even parity
- 2) Checksum: More than one bit positions
- 3) Cyclic redundancy Check (CRC)



Asynchronous Data Transfer


Format used to transmit a single data word:

- 1) A *START* bit, which is always a logic 0.
- 2) 5-8 data bits, representing actual information.
- 3) An optional *parity* bit for error detection. Parity: *Odd* or *Even*.
- 4) 2 *STOP* bits, which are always logic 1.





Parallel/Serial Interface – The UART





Synchronizing the Receiver Section to the Serial Data

- 1) Initially, logic in receiver line is 1.
- 2) Receiver synchronizes itself on the negative-going transition by the START bit.
- 3) After this, the receiver waits for half-bit time and then samples the serial input bit.
- 4) Remaining bits are samples at bit-time intervals and store them in RSR.
- 5) Checks for errors.



MPU Transmitting

To transfer data to serial I/O device, MPU does following steps:

- 1) Before any communication, the MPU *initializes* the UART by writing a proper *control word* to UART's *control register*. This serve to set up the UART for proper *baud rate*, no. of *data bits*, *interrupts*, *parity* and no. of *STOP* bits.
- 2) The MPU reads the status register of UART and checks if Transmitter Data Register Empty (TDRE) is 1.
- 3) If TDRE = 1, the MPU writes a data word into the TxRD register to be eventually transmitted serially to the serial I/O device.
- 4) Repeats steps 2-3 until the MPU has written all its data into the output device.



MPU Receiving

To receive a data word from UART the MPU does the following steps:

The MPU should initialize the UART with interrupt capability

- 1) Whenever the UART has a data ready ($RDRF = 1$), it lowers the IRQ (L) signal to interrupt the MPU.
- 2) In response to interrupt, the MPU reads the status register of UART to check errors.
- 3) If any error occurs, the MPU branches to error subroutine. Otherwise, it reads the data word from the RxDR register into the accumulator. The MPU returns to the program it was executing prior to interrupt.
- 4) For next data, steps 1-3 are repeated.




Synchronous Serial Data Transmission

- 1) In synchronous serial data transmission, individual data words are transmitted continuously one after another without inserting any START or STOP bits.
- 2) Transmitter sends repeatedly a special character *Sync Character (SYN)* (*at least 2 SYN*) before any data block to synchronize the receiver.
- 3) The receiver uses SYN character to synchronize its internal clock with that of the transmitter.
- 4) When transmitter wants to send data block, it stops sending SYN characters and sends data block one after another.
- 5) In response, after receiving last SYN character, the receiver will treat every subsequent 8-bits as a data and place them in a shift register and convert them into parallel data that can be read by MPU.



Message Format





Parallel I/O Interface Chips

Capabilities:

- 1) Programmability:
- 2) Handshaking:
- 3) Interrupt Control:
- 4) Timers:




Peripheral Interface Adapter (PIA)

- 1) Two independent 8-bit bidirectional ports to connect peripheral devices.
- 2) Data direction registers to specify Input/Output port.
- 3) Control registers.
- 4) Output Registers to hold data.
- 5) Some other registers



8085 – Serial I/O Lines

- 1) **SOD** (Serial Output Data): Used by SIM Instruction
- 2) **SID** (serial Input Data): Used by RIM Instruction




Data bit = 1 (Enable SOD line) Used for interrupts
 = 0 (Disable SOD line)

Example:

```
MVI    A    80H
RAR
SIM
```



SID line & RIM instruction:





Data transfer using SOD & SID lines

Example: Subroutine to transfer an ASCII character stored in Register B using SOD line.

```
L1:    MVI    C      0BH    ; C = 11 bits
      XRA    A          ; clear CY & ACC = 0
      MVI    A      80H    ; D7 = 1
L2:    RAR          ; D7 = CY, D6 = 1, CY = D0
      SIM          ; output D7 (start bit)
      CALL   BIT_TIME    ; wait for bit time
      STC          ; CY = 1
      MOV    A      B    ; A = B
      RAR          ; D7 = 1, CY = D0
      MOV    B      A    ; save next bit
      DCR    C          ;
      JNZ    L2
      RET
```



Read using SID line

```
L1:    RIM
      RAL
      JC    L1
      CALL  H_BIT
      MVI   B      00H
      MVI   C      08H
L2:    CALL  BIT_TIME
      RIM
      RAL
      MOV   A      B
      RAR
      MOV   B      A
      DCR   C
      JNZ   L2
      RET
```




Overview or Features of 8086

- 1) It is a 16-bit Microprocessor (μp). It's ALU, internal registers works with 16bit binary word.
- 2) 8086 has a 20 bit address bus can access up to $2^{20} = 1$ MB memory locations.
- 3) 8086 has a 16bit data bus. It can read or write data to a memory/port either 16bits or 8 bit at a time.
- 4) It can support up to 64K I/O ports.
- 5) It provides 14, 16 -bit registers.
- 6) Frequency range of 8086 is 6-10 MHz
- 7) It has multiplexed address and data bus AD0- AD15 and A16 – A19.
- 8) It requires single phase clock with 33% duty cycle to provide internal timing.
- 9) It can prefetch upto 6 instruction bytes from memory and queues them in order to speed up instruction execution.
- 10) It requires +5V power supply.




Pin Diagram of 8086





Signal Groups of 8086





Architecture of 8086 or Functional Block diagram of 8086

8086 has two blocks (i) Bus Interfacing Unit(BIU) and (ii) Execution Unit(EU).


- 1) The BIU performs all bus operations such as instruction fetching, reading and writing operands for memory and calculating the addresses of the memory operands.
- 2) The instruction bytes are transferred to the instruction queue.
- 3) EU executes instructions from the instruction system byte queue.



- 1) Both units operate asynchronously to give the 8086 an overlapping instruction fetch and execution mechanism which is called as Pipelining. This results in efficient use of the system bus and system performance.
- 2) BIU contains Instruction queue, Segment registers, Instruction pointer, Address adder.
- 3) EU contains Control circuitry, Instruction decoder, ALU, Pointer and Index register, Flag register.



Block Diagram of 8086





BUS INTERFACE UNIT

- It provides a full 16 bit bidirectional data bus and 20 bit address bus.
- The bus interface unit is responsible for performing all external bus operations.
- Specifically it has the following functions:
- Instruction fetch, Instruction queuing, Operand fetch and storage, Address relocation and Bus control.



- The BIU uses a mechanism known as an instruction stream queue to implement a *pipeline architecture*.
- This queue permits prefetch of up to six bytes of instruction code. Whenever the queue of the BIU is not full, it has room for at least two more bytes and at the same time the EU is not requesting it to read or write operands from memory, the BIU is free to look ahead in the program by prefetching the next sequential instruction.
- These prefetching instructions are held in its FIFO queue. With its 16 bit data bus, the BIU fetches two instruction bytes in a single memory cycle.
- After a byte is loaded at the input end of the queue, it automatically shifts up through the FIFO to the empty location nearest the output.



- The EU accesses the queue from the output end. It reads one instruction byte after the other from the output of the queue. If the queue is full and the EU is not requesting access to operand in memory.
- These intervals of no bus activity, which may occur between bus cycles are known as Idle state.
- If the BIU is already in the process of fetching an instruction when the EU request it to read or write operands from memory or I/O, the BIU first completes the instruction fetch bus cycle before initiating the operand read / write cycle.



- The BIU also contains a dedicated adder which is used to generate the 20-bit physical address that is output on the address bus. This address is formed by adding an appended 16 bit segment address and a 16 bit offset address.
- For example: The physical address of the next instruction to be fetched is formed by combining the current contents of the code segment CS register and the current contents of the instruction pointer IP register.
- The BIU is also responsible for generating bus control signals such as those for memory read or write and I/O read or write.



EXECUTION UNIT

- The Execution unit is responsible for decoding and executing all instructions.
- The EU extracts instructions from the top of the queue in the BIU, decodes them, generates operands if necessary, passes them to the BIU and requests it to perform the read or write bus cycles to memory or I/O and perform the operation specified by the instruction on the operands.
- During the execution of the instruction, the EU tests the status and control flags and updates them based on the results of executing the instruction.
- If the queue is empty, the EU waits for the next instruction byte to be fetched and shifted to top of the queue.
- When the EU executes a branch or jump instruction, it transfers control to a location corresponding to another set of sequential instructions.
- Whenever this happens, the BIU automatically resets the queue and then begins to fetch instructions from this new location to refill the queue.



The 8086 microprocessor has a total of fourteen registers that are accessible to the programmer. It is divided into four groups. They are:

- 1) Four General purpose registers
- 2) Four Index/Pointer registers
- 3) Four Segment registers
- 4) Two Other registers

General purpose registers :

| General Purpose Registers | | |
|---------------------------|----|------|
| | | 15 0 |
| Accumulator | AX | |
| Base | BX | |
| Count | CX | |
| Data | DX | |

| |
|---------------------------------|
| Multiply, divide, I/O |
| Pointer to base addresss (data) |
| Count for loops, shifts |
| Multiply, divide, I/O |



Accumulator register consists of two 8-bit registers AL and AH, which can be combined together and used as a 16-bit register AX. AL in this case contains the lower-order byte of the word, and AH contains the high-order byte. Accumulator can be used for I/O operations and string manipulation.

Base register consists of two 8-bit registers BL and BH, which can be combined together and used as a 16-bit register BX. BL in this case contains the low-order byte of the word, and BH contains the high-order byte. BX register usually contains a data pointer used for based, based indexed or register indirect addressing.




Count register consists of two 8-bit registers CL and CH, which can be combined together and used as a 16-bit register CX. When combined, CL register contains the lower-order byte of the word, and CH contains the high-order byte. Count register can be used in Loop, shift/rotate instructions and as a counter in string manipulation

Data register consists of two 8-bit registers DL and DH, which can be combined together and used as a 16-bit register DX. When combined, DL register contains the low order byte of the word, and DH contains the high-order byte. Data register can be used as a port number in I/O operations. In integer 32-bit multiply and divide instruction the DX register contains high-order word of the initial or resulting number.



These registers can also be called as Special Purpose registers.



Stack Pointer (SP) is a 16-bit register pointing to program stack, ie it is used to hold the address of the top of stack. The stack is maintained as a LIFO with its bottom at the start of the stack segment (specified by the SS segment register). Unlike the SP register, the BP can be used to specify the offset of other program segments.



Base Pointer (BP) is a 16-bit register pointing to data in stack segment. It is usually used by subroutines to locate variables that were passed on the stack by a calling program. BP register is usually used for based, based indexed or register indirect addressing.

Source Index (SI) is a 16-bit register. SI is used for indexed, based indexed and register indirect addressing, as well as a source data address in string manipulation instructions. Used in conjunction with the DS register to point to data locations in the data segment.

Destination Index (DI) is a 16-bit register. Used in conjunction with the ES register in string operations. DI is used for indexed, based indexed and register indirect addressing, as well as a destination data address in string manipulation instructions. In short, Destination Index and SI Source Index registers are used to hold address.



Segment Registers

Most of the registers contain data/instruction offsets within 64 KB memory segment. There are four different 64 KB segments for **instructions**, **stack**, **data** and **extra data**. To specify where in 1 MB of processor memory these 4 segments are located the processor uses four segment registers.

Segment Registers

| | | |
|---------------|----|--|
| Code Segment | CS | |
| Data Segment | DS | |
| Stack Segment | SS | |
| Extra Segment | ES | |



Code segment (CS) is a 16-bit register containing address of 64 KB segment with processor instructions. The processor uses CS segment for all accesses to instructions referenced by instruction pointer (IP) register. CS register cannot be changed directly. The CS register is automatically updated during far jump, far call and far return instructions.

Stack segment (SS) is a 16-bit register containing address of 64KB segment with program stack. By default, the processor assumes that all data referenced by the stack pointer (SP) and base pointer (BP) registers is located in the stack segment. SS register can be changed directly using POP instruction.



Data segment (DS) is a 16-bit register containing address of 64KB segment with program data. By default, the processor assumes that all data referenced by general registers (AX, BX, CX, DX) and index register (SI, DI) is located in the data segment. DS register can be changed directly using POP and LDS instructions.

Extra segment (ES) used to hold the starting address of Extra segment. Extra segment is provided for programs that need to access a second data segment. Segment registers cannot be used in arithmetic operations.



Other registers of 8086

Other Registers

| | |
|---------------------|-------|
| Flags | Flags |
| Instruction Pointer | IP |


Instruction Pointer (IP) is a 16-bit register. This is a crucially important register which is used to control which instruction the CPU executes. The ip, or program counter, is used to store the memory location of the next instruction to be executed. The CPU checks the program counter to ascertain which instruction to carry out next. It then updates the program counter to point to the next instruction. Thus the program counter will always point to the next instruction to be executed.

Flag Register contains a group of status bits called flags that indicate the status of the CPU or the result of arithmetic operations. There are two types of flags:

1. The **status flags** which reflect the result of executing an instruction. The programmer cannot set/reset these flags directly.
2. The **control flags** enable or disable certain CPU operations. The programmer can set/reset these bits to control the CPU's operation.



Nine individual bits of the status register are used as control flags (3 of them) and status flags (6 of them). The remaining 7 are not used. A flag can only take on the values 0 and 1. We say a flag is set if it has the value 1. The status flags are used to record specific characteristics of arithmetic and of logical instructions.





Control Flags: There are three control flags

1. **The Direction Flag (D):** Affects the direction of moving data blocks by such instructions as MOVS, CMPS and SCAS. The flag values are 0 = up and 1 = down and can be set/reset by the STD (set D) and CLD (clear D) instructions.
2. **The Interrupt Flag (I):** Dictates whether or not system interrupts can occur. Interrupts are actions initiated by hardware block such as input devices that will interrupt the normal execution of programs. The flag values are 0 = disable interrupts or 1 = enable interrupts and can be manipulated by the CLI (clear I) and STI (set I) instructions.
3. **The Trap Flag (T):** Determines whether or not the CPU is halted after the execution of each instruction. When this flag is set (i.e. = 1), the programmer can single step through his program to debug any errors. When this flag = 0 this feature is off. This flag can be set by the INT 3 instruction.



Status Flags: There are six status flags

1. **The Carry Flag (C):** This flag is set when the result of an unsigned arithmetic operation is too large to fit in the destination register. This happens when there is an end carry in an addition operation or there an end borrows in a subtraction operation. A value of 1 = carry and 0 = no carry.
2. **The Overflow Flag (O):** This flag is set when the result of a signed arithmetic operation is too large to fit in the destination register (i.e. when an overflow occurs). Overflow can occur when adding two numbers with the same sign (i.e. both positive or both negative). A value of 1 = overflow and 0 = no overflow.
3. **The Sign Flag (S):** This flag is set when the result of an arithmetic or logic operation is negative. This flag is a copy of the MSB of the result (i.e. the sign bit). A value of 1 means negative and 0 = positive.



4. **The Zero Flag (Z):** This flag is set when the result of an arithmetic or logic operation is equal to zero. A value of 1 means the result is zero and a value of 0 means the result is not zero.
5. **The Auxiliary Carry Flag (A):** This flag is set when an operation causes a carry from bit 3 to bit 4 (or a borrow from bit 4 to bit 3) of an operand. A value of 1 = carry and 0 = no carry.
6. **The Parity Flag (P):** This flag reflects the number of 1s in the result of an operation. If the number of 1s is even its value = 1 and if the number of 1s is odd then its value = 0.



Microcomputer Operating System

Operating System: A collection of programs, which are responsible to make a computer system usable to the user.

Main Functions:

- 1) Effective utilization of the computer system resources.
 - a) Memory management
 - b) Process management
- 2) Provide enhance facilities to the users.
- 3) Input/Output Programming.
- 4) Error handling.



Types of Operating System

1) Multiprogramming OS

- Multiple programs reside in the main memory.
- When one program is busy with I/O activities, other program is executed by the CPU in an interleaved fashion.
 - ✓ Improves efficiency of system utilization.

1) Time-sharing OS

- OS executes several user's programs in time-sharing basis.
- Process the requests of several users in a circular fashion over and over again so as to give fair response times to all the users.
 - ✓ User's service is given higher priority.

