

#### **PREPARED BY**

Md Sahil

**BCSE-IV** 

001710501029

Jadavpur University


# Description


Designing the following multiplexers

- 1. 2x1 mux using gate level modelling
- 2. 4x1 mux using gate level modelling
- 3. 8x1 mux using 4x1 and 2x1 multiplexers
- 4. 16x1 mux using 8x1 and 2x1 multiplexers
- 5. 16x1 mux using 4x1 multiplexers

# 2x1 Multiplexer

## **Block Diagram**





### Truth Table

Inputs			Output
s	Α	В	Y
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1


## Code


```
architecture Behavioral of mux2x1 is
    signal a,b: std_logic;
begin
    a <= (X(0) nand s);
    b <= (X(1) nand (not s));

    Y <= a nand b;
end Behavioral;</pre>
```

# 4x1 Multiplexer

## **Block Diagram**





#### Truth Table

Inputs					Output	
S1	S0	13	12	I1	10	Y
0	0	Х	x	Х	1	1
0	1	х	Х	1	Х	1
1	0	х	1	Х	x	1
1	1	1	Х	х	Х	1

#### Code

## Implementation

```
architecture Behavioral of mux4x1 is
    signal t1, t2, t3, t4: std_logic;
begin
    t1 <= (X(0) and (not s(0)) and (not s(1)));
    t2 <= (X(1) and s(0) and (not s(1)));
    t3 <= (X(2) and (not s(0)) and s(1));
    t4 <= (X(3) and s(0) and s(1));

    y <= (t1 or t2 or t3 or t4);
end Behavioral;</pre>
```

#### **Test Bench**

```
ARCHITECTURE behavior OF mux4x1_test_bench IS

-- Component Declaration for the Unit Under Test (UUT)

COMPONENT mux4x1

PORT(

    X : IN std_logic_vector(3 downto 0);
    s : IN std_logic_vector(1 downto 0);
    Y : OUT std_logic
    );

END COMPONENT;

--Inputs

signal X : std_logic_vector(3 downto 0) := (others => '0');


signal s : std_logic_vector(1 downto 0) := (others => '0');

--Outputs

signal Y : std_logic;
```


```
BEGIN
  -- Instantiate the Unit Under Test (UUT)
  uut: mux4x1 PORT MAP (
         X => X
         s => s,
         Y => Y
       );
  stim proc: process
     variable s bin: std logic vector(1 downto 0);
     variable binary: std_logic_vector(3 downto 0);
  begin
     for i in 0 to 3 loop
        proc s: dec to bin proc(i, 2, s bin);
        s <= s bin;
        for k in 0 to 15 loop
           proc: dec to bin proc(k, 4, binary);
           X <= binary;</pre>
           wait for 1ps;
        end loop;
     end loop;
  end process;
END;
```


### **Timing Diagram**



# 8x1 Multiplexer

## **Block Diagram**





#### Truth Table

Inputs			Output
S2	S1	S0	Y
0	0	0	10
0	0	1	I1
0	1	0	12
0	1	1	13
1	0	0	14
1	0	1	15
1	1	0	16
1	1	1	17

#### Code

#### Implementation


```
architecture Behavioral of mux8x1 is
COMPONENT mux4x1
   PORT (
        X : IN std_logic_vector(3 downto 0);
        s : IN std_logic_vector(1 downto 0);
           Y : OUT std_logic
       );
   END COMPONENT;
COMPONENT mux2x1
   PORT (
        X : IN std_logic_vector(1 downto 0);
        s : IN std_logic;
           Y : OUT std_logic
       );
  END COMPONENT;
   signal t: std logic vector(1 downto 0);
begin
      c1: mux4x1 port map(X(7 downto 4), s(1 downto 0), t(0));
      c2: mux4x1 port map(X(3 downto 0), s(1 downto 0), t(1));
      C3: mux2x1 port map(t, s(2), Y);
end Behavioral;
```

#### Test Bench

```
ARCHITECTURE behavior OF mux8x1 test bench IS
   -- Component Declaration for the Unit Under Test (UUT)
   COMPONENT mux8x1
   PORT (
        X : IN std_logic_vector(7 downto 0);
        s : IN std_logic_vector(2 downto 0);
        Y: OUT std logic
       );
   END COMPONENT;
 --Inputs
  signal X : std_logic_vector(7 downto 0) := (others => '0');
  signal s : std logic vector(2 downto 0) := (others => '0');
  --Outputs
  signal Y : std_logic;
BEGIN
  -- Instantiate the Unit Under Test (UUT)
  uut: mux8x1 PORT MAP (
         X => X
         s => s,
         Y => Y
       );
  -- Stimulus process
  stim_proc: process
     variable s bin: std logic vector(2 downto 0);
     variable binary: std_logic_vector(7 downto 0);
  begin
     for i in 0 to 7 loop
        proc s: dec to bin proc(i, 3, s bin);
        s \ll s \sin;
        for k in 0 to 127 loop
           proc: dec to bin proc(k, 8, binary);
           X <= binary;</pre>
           wait for 1ps;
        end loop;
     end loop;
  end process;
END;
```


 Md Sahil | Roll-29
 Assignment - 6
 VLSI | 10

## **Timing Diagram**



# 16x1 Multiplexer


## **Block Diagram**



## Truth Table

	Output			
S3	S2	S1	S0	Y
0	0	0	0	10
0	0	0	1	I1
0	0	1	0	12
0	0	1	1	13
0	1	0	0	14
0	1	0	1	15
0	1	1	0	16
0	1	1	1	17
1	0	0	0	18
1	0	0	1	19
1	0	1	0	l10
1	0	1	1	<b>I11</b>
1	1	0	0	l12
1	1	0	1	I13
1	1	1	0	l14
1	1	1	1	l15

# Using 8x1 and 2x1 Multiplexers




Code

```
entity mux16x1 is
   Port ( X : in STD_LOGIC_VECTOR (15 downto 0);
          s : in STD_LOGIC_VECTOR (3 downto 0);
          Y : out STD_LOGIC);
end mux16x1;
architecture Behavioral of mux16x1 is
COMPONENT mux8x1
  PORT (
       X : IN std_logic_vector(7 downto 0);
        s : IN std_logic_vector(2 downto 0);
          Y : OUT std logic
       );
  END COMPONENT;
COMPONENT mux2x1
  PORT (
       X : IN std_logic_vector(1 downto 0);
        s : IN std_logic;
          Y : OUT std_logic
       );
  END COMPONENT;
   signal t: std logic vector(1 downto 0);
begin
c1: mux8x1 port map(X(15 downto 8), s(2 downto 0), t(0));
c2: mux8x1 port map(X(7 downto 0), s(2 downto 0), t(1));
c3: mux2x1 port map(t, s(3), Y);
end Behavioral;
```

## Using 4x1 Multiplexers

## Circuit Diagram

# Inputs



#### Code

```
architecture Behavioral of mux16x1b is
COMPONENT mux4x1
   PORT (
        X : IN std_logic_vector(3 downto 0);
        s : IN std logic vector(1 downto 0);
           Y : OUT std logic
       );
   END COMPONENT;
   signal t: std logic vector(3 downto 0);
begin
   c1: mux4x1 port map(X(15 downto 12), s(1 downto 0), t(3));
   c2: mux4x1 port map(X(11 downto 8), s(1 downto 0), t(2));
   c3: mux4x1 port map(X(7 downto 4), s(1 downto 0), t(1));
   c4: mux4x1 port map(X(3 downto 0), s(1 downto 0), t(0));
   c5: mux4x1 port map(t, s(3 downto 2), Y);
end Behavioral;
```

#### Test Bench

```
ARCHITECTURE behavior OF mux16x1 test bench IS
   -- Component Declaration for the Unit Under Test (UUT)
   COMPONENT mux16x1b
   PORT (
        X : IN std logic vector(15 downto 0);
        s : IN std logic vector(3 downto 0);
        Y : OUT std_logic
       );
  END COMPONENT;
 --Inputs
 signal X : std_logic_vector(15 downto 0) := (others => '0');
  signal s : std_logic_vector(3 downto 0) := (others => '0');
 --Outputs
 signal Y : std logic;
BEGIN
 -- Instantiate the Unit Under Test (UUT)
 uut: mux16x1b PORT MAP (
         X => X
         s \Rightarrow s
         Y => Y
       );
```

```
-- Stimulus process
  stim proc: process
  variable s bin: std logic vector(3 downto 0);
  variable binary: std_logic_vector(15 downto 0);
  begin
   for i in 0 to 15 loop
     proc_s: dec_to_bin_proc(i, 4, s_bin);
     s <= s bin;
     for k in 0 to 256 loop
       proc: dec to bin proc(k, 16, binary);
       X <= binary;</pre>
       wait for 1ps;
     end loop;
   end loop;
  end process;
END;
```

### **Timing Diagram**

