SCR1 SDK. Digilent Nexys4DDR Edition. Quick Start Guide

© Syntacore, info@syntacore.com

Version 0.14, 2019-04-08

Table of Contents

Copyright notice	1
Revision history	2
Introduction	3
1. Required Hardware	4
2. SDK Setup	5
2.1. Board's USB connections	5
2.2. JTAG Cable Adapter connection	6
3. FPGA Configuration Flash Programming	7
3.1. SW Requirements	7
3.2. MCS-file	7
3.3. Procedure	7
4. Resetting the board	9
5. Getting SCR1 Running	10
5.1. Starting Up	10
5.2. Loading Binary Images to Memory	
5.3. Example: Dhrystone run from TCM memory	12
5.4. Starting the OpenOCD	14
5.5. OpenOCD: loading and running BIN and ELF images	15
6. FPGA Image Modification	17
6.1. Prerequisites	17
6.2. FPGA Project Structure	17
6.3. FPGA Project Deployment	18
6.4. Building Bitstream File	18
6.5. Onchip Memory Update	18
6.6. Configuration FLASH Updating	19
7. Appendix A. SDK Memory Map	20
8. Appendix B. SDK IRQs	21
9. Appendix C. Software build instructions	22
9.1. SCR bootloader	22
9.1.1. Getting the sources	22
9.1.2. Building SCR bootloader	22
9.2. Zephyr OS	22
9.2.1. Getting the sources	22
9.2.2. Building Zephyr OS.	22
9.3. SCR1 OpenOCD	22
9.3.1. Getting the latest release	
9.3.2. Getting the sources	22
9.3.3. Building and using OpenOCD	

9.3.4. Windows - USB JTAG Cable drivers installation	23

Copyright notice

Copyright by Syntacore LLC © 2018. ALL RIGHTS RESERVED. STRICTLY CONFIDENTIAL. Information contained in this material is confidential and proprietary to Syntacore LLC and its affiliates and may not be modified, copied, published, disclosed, distributed, displayed or exhibited, in either electronic or printed formats without written authorization of the Syntacore LLC. Subject to License Agreement.

Revision history

Version	Date	Description
0.1	2019-01-21	Initial revision.
0.11	2019-01-23	WinUSB drivers installation description is added.
0.12	2019-03-21	OpenOCD section updated for RISC-V debug. JTAG speed requirement added.
0.13	2019-03-29	Fix figures numbers .
0.14	2019-04-08	Upated IMPID, BUILDID, updated section FPGA Image Modification

Introduction

This is a brief user guide allowing to get started with SCR1 SDK based on Nexys4DDR FPGA Development Board from Digilent.

It describes the board setup, procedure of software uploading and launching, and process of the FPGA's content building and updating.

1. Required Hardware

Minimal set of hardware needed for SCR1 SDK, NEXYS4DDR Edition, includes just the following components:

- Nexys 4 DDR
 https://reference.digilentinc.com/reference/programmable-logic/nexys-4-ddr/start
- 1x Standard USB Type A (m) Type B micro (m) cable (included in NEXYS4DDR Kit)

The minimal setup is shown in Figure 1.

If you are going to debug software running on the SCR1 with GDB/OpenOCD, the following components are also required:

- JTAG Cable Adapter: JTAG-HS2 Programming Cable https://store.digilentinc.com/jtag-hs2-programming-cable/
- Standard USB Type A (m) Type B (m) cable
- Connection between JTAG Cable Adapter and JC PMOD connector on the NEXYS4DDR board. This could be done in different ways. Suggested variant is shown below in Figure 2.

2. SDK Setup

2.1. Board's USB connections

• Connect the **USB Type A (m) - Type B micro (m)** cable between NEXYS4DDR's USB port and your host computer.

These connections performs three functions:

- +5V Power Supply for the NEXYS4DDR board
- FPGA Configuration JTAG port
- Serial Port (USB UART port for a console interface with running software)

USB connections of the NEXYS4DDR board is shown in Figure 1.




Figure 1. NEXYS4DDR Board with USB Connection

2.2. JTAG Cable Adapter connection

SCR3 JTAG connection on the NEXYS4DDR board is shown in Figure 2. JTAG port is routed to the JC PMOD connector in accordance with "Table 1".

IMPORTANT

For proper JTAG interface functioning JTAG clock (TckFreq) and system clock (SysClkFreq) frequencies must satisfy the following relation: SysClkFreq / TckFreq >= 12.

Table 1. SCR1 JTAG Pin-Out

JTAG-HS2 pin	JC PMOD connector
VDD	6 pin
GND	5 pin
тск	4 pin
TDO	3 pin
TDI	2 pin
TMS	1 pin




Figure 2. NEXYS4DDR Board with JTAG Cable Adapter

3. FPGA Configuration Flash Programming

3.1. SW Requirements

Any of the following software tools can be used for FLASH programming:

- Xilinx Vivado Design Suite 2018.1
- Xilinx Vivado Lab Edition 2018.1
- Xilinx Vivado WebPack Edition 2018.1

3.2. MCS-file

MCS and PRM files are included into SDK repository and can be obtained from here:

<SDK_REPO_PATH>/images/nexys4ddr/scr1/nexys4ddr_scr1_mcs.7z

Unpack this 7-Zip archive. After that you should get two files:

- nexys4ddr_scr1_top_new.mcs
- nexys4ddr_scr1_top_new.prm

3.3. Procedure

IMPORTANT

Check that only one USB cable is connected to the board as shown in the minimal setup Figure 1

- 1. Power-up the board and launch Vivado tool
- 2. Open Hardware Manager, then press Open target / Autoconnect

IMPORTANT

If no targets are present you need to install USB-drivers in Windows or UDEV-rules in Linux as described in AR# 66440 Vivado - Linux OS - Digilent and Xilinx USB cable installation check

- 3. In the xc7a100t_0 device's context menu (right click) select "Add Configuration Memory Device"
- 4. In the search menu enter or copy s25fl128sxxxxxx0-spi-x1_x2_x4 and press OK
- 5. On the question "Do you want to program the configuration memory device now?" click OK
- 6. Add MCS and PRM files (see above: nexys4ddr_scr1_top_new.mcs, nexys4ddr scr1 top new.prm)
- 7. Click OK to start programming

IMPORTANT

Verify that QSPI and JTAG pins connected on the JP1 connector on the Nexys4DDR board.

8.	After the programming completion, it is necessary to reload new image into press the "PROG" Button on the NEXYS4DDR Board (or do Power cycle).	FPGA.	For 1	that

4. Resetting the board

Press CPU_RESET button if you need to reset board to the bootloader.

IMPORTANT

There is some specific in using DDR2 memory, which should be factored in. If your SW needs to access DDR2 memory and you have to reset the board, rset the board using **PROG** button instead of **CPU_RESET** button.

Corresponding button is in the Figure 3 below:



Figure 3. NEXYS4DDR board reset button

5. Getting SCR1 Running

5.1. Starting Up

- 1. Connect your host PC to the NEXYS4DDR's USB port (J6).
- 2. Open any terminal program. In the example below we use **minicom** terminal. Adjust its UART parameters as follows:
 - **Bps/Par/Bits** 115200 8N1
 - **speed** 115200
 - **bits** 8
 - stop bits 1
 - parity none
 - Hardware Flow Control: No

NOTE

In some cases it is necessary to change number of stop bits to 2 for proper XMODEM protocol working (UART parameters become 115200 8N2). In particular, that should be done for terminal programs running in Windows OS.

- 3. Initiate FPGA re-configuration process (push **PROG** button) or SOC internal circuitry reset (push **CPU_RESET** button).
- 4. Terminal program should display SCR bootloader's banner and prompt:

```
SCR loader v1.2-scr1_RC
Copyright (C) 2015-2019 Syntacore. All rights reserved.
ISA: RV32IMC [40001104] IMPID: 19040301
BLDID: 19040500
Platform: nexys4ddr_scr1, cpuclk 30MHz, sysclk 30MHz
Memory map:
                                         DDR
00000000-07FFFFF
                        00000000
                                         TCM
F0000000-F000FFFF
                        00000000
F0040000-F0040FFF
                        00000000
                                         MTimer
FF000000-FF0FFFF
                        00000000
                                         MMIO
FFFF0000-FFFFFFF
                        00000000
                                         On-Chip RAM
1: xmodem load @addr
g: start @addr
d: dump mem
m: modify mem
i: platform info
```

5.2. Loading Binary Images to Memory

NOTE

SCR bootloader supports only loading of binary files using XMODEM file transferring protocol.

1. Wait for the bootloader's menu and prompt

```
1: xmodem load @addr
g: start @addr
d: dump mem
m: modify mem
i: platform info
:
```

- 2. Press button "1"
- 3. Enter required starting TCM address (in hex), and press "Enter". Terminal starts to print "C" character periodically, indicating receiver's requests to transmitter in accordance with XMODEM protocol.

```
xload @addr
addr: f0000000
CCCCCCCC
```

4. In terminal program, open XMODEM upload menu. In **minicom** terminal you need to press "Ctrl+A" and press "S". Then select "xmodem":

```
+-[Upload]--+
| zmodem |
| ymodem |
| xmodem |
| kermit |
| ascii |
```

5. In this example we use binary file with Dhrystone benchmark, which could be found in SDK repository by the following path:

```
<SDK_HOME>/images/nexys4ddr/scr1/dhry21-o3lto.bin.7z
```

Unpack it for further use.

6. Press "Enter". Then select required bin-file for loading (mark it and press "space" button for minicom).

7. Press "Enter" button. Image transfer will start.

8. When loading completes, status information will be shown:

```
Xmodem successfully received 14028 bytes
```

5.3. Example: Dhrystone run from TCM memory

- 1. Load **dhry21-o3lto.bin** to the TCM base address (0xf0000000) as described in the previous section.
- 2. Select "g" menu item, then enter the test's launching address **0xf0000200**. That will start program execution.

```
1: xmodem load @addr
g: start @addr
d: dump mem
m: modify mem
i: platform info
xload @addr
addr: f0000000
CC
Xmodem successfully received 14028 bytes
start @addr
addr: f0000200
```

3. After benchmark completion you should see its results

Time: begin= 1683783680, end= 1683788682, diff= 5002 Microseconds for one run through Dhrystone: 10.004 Dhrystones per Second: 99960

5.4. Starting the OpenOCD

- 1. For details on how to get and use the OpenOCD refer to the "SCR1 OpenOCD" appendix section.
- 2. Setting environment variables:

```
$ export OOCD_ROOT=<Path to the OpenOCD installation directory>
```

3. OpenOCD start-up is entered in one line (Ubuntu):

```
$ sudo ${00CD_R00T}/bin/openocd
-s ${00CD_R00T}/share/openocd/scripts
-f ${00CD_R00T}/share/openocd/scripts/interface/ftdi/digilent-hs2_fixed.cfg \
-f ${00CD_R00T}/share/openocd/scripts/target/syntacore_riscv.cfg

or if you build it from sources:

$ sudo ${00CD_R00T}/src/openocd \
-s ${00CD_R00T}/tcl
-f ${00CD_R00T}/tcl/interface/ftdi/digilent-hs2_fixed.cfg \
-f ${00CD_R00T}/tcl/target/syntacore_riscv.cfg
```

File **digilent-hs2_fixed.cfg** is a fixed version of the **digilent-hs2.cfg** configuration file. Its content is as follows:

```
# this supports JTAG-HS2 (and apparently Nexys4 as well)
interface ftdi
ftdi_device_desc "Digilent USB Device"
ftdi_vid_pid 0x0403 0x6014

ftdi_channel 0
ftdi_layout_init 0x00e8 0x60eb
reset_config none
```

After execution in the current terminal, you will receive a message about the connection to the RISC-V kernel:

```
Open On-Chip Debugger 0.10.0+dev-01972-g01f0c8951 (2019-03-20-20:10)
Licensed under GNU GPL v2
For bug reports, read
       http://openocd.org/doc/doxygen/bugs.html
sw reset halt
Info: Listening on port 6666 for tcl connections
Info : Listening on port 4444 for telnet connections
adapter speed: 2000 kHz
trst_and_srst separate srst_gates_jtag trst_push_pull srst_open_drain
connect_deassert_srst
Info: auto-selecting first available session transport "jtag". To override use
'transport select <transport>'.
riscv.cpu
Info : clock speed 2000 kHz
Info : JTAG tap: riscv.cpu tap/device found: 0xdeb11001 (mfg: 0x000 (<invalid>),
part: 0xeb11, ver: 0xd)
Info : riscv.cpu: datacount=2 progbufsize=6
Info: riscv.cpu: Examined RISC-V core; found 1 harts
Info : riscv.cpu: hart 0: XLEN=32, misa=0x40001104
Info: Listening on port 3333 for gdb connections
```

4. Open the second terminal (terminal 2) and enter the command:

```
$ telnet localhost 4444
```

The command terminal (terminal 1) confirm the telnet session start:

```
Info : accepting 'telnet' connection on tcp/4444
```

5. OpenOCD is up and ready to go. Terminal 2 is an interactive console of the OpenOCD.

5.5. OpenOCD: loading and running BIN and ELF images

IMPORTANT

In contrast to the bootloader, OpenOCD allows loading of program images in both .bin and .elf formats.

- 1. Start OpenOCD as described in the previous section.
- 2. Enter the following commands in the OpenOCD console (terminal 2) to halt the core and load an executable code:

```
> halt
> load_image dhry21-o3lto.bin 0xf0000000 bin
```

```
> halt
> load_image dhry21-o3lto.elf 0x0 elf
```

IMPORTANT

The boot command assumes the location of the file in the current directory. For a different location, the name of the uploaded file must include a relative path.

3. After entering the command, the progress of the loading is displayed

```
14028 bytes written at address 0xf0000000
downloaded 14028 bytes in 0.770960s (17.769 KiB/s)
0
```

4. When the loading is complete, start the program:

```
> resume 0xf0000200
```

5. An example of the benchmark's output to the uart terminal is below:

```
Dhrystone Benchmark, Version 2.1 (Language: C)

Program compiled without 'register' attribute

Compiler flags: -03 -funroll-loops -fpeel-loops -fgcse-sm -fgcse-las -flto HZ 1000000, CPU MHZ 30.000

Execution starts, 500 runs through Dhrystone Execution ends

...

Time: begin= 2008426359, end= 2008431361, diff= 5002

Microseconds for one run through Dhrystone: 10.004

Dhrystones per Second: 99960
```

6. FPGA Image Modification

6.1. Prerequisites

The following components are necessary:

• Xilinx Vivado Design Suite 2018.1

6.2. FPGA Project Structure

The SDK project is configured and ready to be built immediately from the repository. The project contains the following main modules:




Figure 4. NEXYS4DDR FPGA project structure

Modules description:

- SCR1-core (supplied as an SystemVerilog RTL, is available from the repository)
- Two data routers (imem_router/dmem_router instruction/data transfers, supplied as an SystemVerilog RTL, is available from the repository)
- Two AXI bridges (imem_axi/dmem_axi instruction/data transfers, supplied as an SystemVerilog RTL, is available from the repository)
- Timer block (external timer block, supplied as an SystemVerilog RTL, is available from the

repository)

- **scr1_tcm** (Tightly Coupled Memory (TCM), supplied as an SystemVerilog RTL, is available from the repository)
- SoC block design (Block Design component, containing the generated IP-components)

6.3. FPGA Project Deployment

- 1. Install NEXYS4DDR's board files in Vivado directory structure, as described here: https://reference.digilentinc.com/reference/software/vivado/board-files
- 2. Launch Vivado IDE, and in its Tcl Console change current directory to the <FPGA_PROJECT_HOME_DIR>, where

```
<FPGA_PROJECT_HOME_DIR> = <SDK_HOME>/fpga/nexys4ddr/scr1
```

3. In Tcl Console, execute the following command

```
source ./nexys4ddr_scr1.tcl
```

The script "nexys4ddr_scr1.tcl" creates Vivado project nexys4ddr_scr1 and prepares used IPs for further synthesis.

6.4. Building Bitstream File

In the just deployed and open project, click on

• Project Navigator / Program and Debug / Generate Bitstream button

and press OK on the following Vivado confirmation request. This will start the process of full design rebuilding, from synthesis through bitstream file generation.

6.5. Onchip Memory Update

Due to Vivado Design Suite specifics described in the Xilinx AR #63042, initialization of the onchip memories is performed after bitstream file generation, by a standalone script mem_update.tcl.

In the Tcl Console, execute the following commands:

```
cd <PROJECT_HOME_DIR>/nexys4ddr_scr1
source "../mem_update.tcl"
```

After successful completion, the folder

<PROJECT_HOME_DIR>/nexys4ddr_scr1/nexys4ddr_scr1.runs/impl_1

should contain updated bit-file nexys4ddr_scr1_top_new.bit and MCS-file nexys4ddr_scr1_top_new.mcs for configuration FLASH chip programming.

6.6. Configuration FLASH Updating

Refer to the section FPGA Configuration Flash Programming for details of that procedure.

7. Appendix A. SDK Memory Map

Table 2. SCR1 SDK Memory Map

Base Address	Length	Name	Description
0x00000000	128 MB	SDRAM	Reserved for onboard DDR2 SDRAM.
0xF0000000	64 kB	TCM	SCR1 Tightly-Coupled Memory (refer to SCR1 EAS for details).
0xF0040000	32 B	Timer	SCR1 Timer registers (refer to SCR1 EAS for details).
0xFF000000		MMIO BASE	Base address for Memory-Mapped Peripheral IO resources, resided externally to SCR1 core.
0xFF000000	4 kB	BLD_ID	32-bit Build ID register.
0xFF010000	4 kB	UART	16550 UART registers (refer to Xilinx IP description for details). Interrupt line is assigned to IRQ[0].
0xFFFF0000	64 kB	SRAM	Onchip SRAM containing pre-programmed SCR Loader firmware. SCR1_RST_VECTOR and SCR1_CSR_MTVEC_BASE are both mapped here: • SCR1_RST_VECTOR = 0xFFFFFF00 • SCR1_CSR_MTVEC_BASE = 0xFFFFFF80

8. Appendix B. SDK IRQs

Table 3. SCR1 IRQ Mapping

IRQ line	Device	Notes	
0	UART	Xilinx 16550 UART IP	
131	-	Not used (connected to GND)	

9. Appendix C. Software build instructions

This build guide describes how to build software provided as a part of the SCR1 SDK.

9.1. SCR bootloader

9.1.1. Getting the sources

\$ git clone git@github.com:syntacore/sc-bl.git

9.1.2. Building SCR bootloader

Follow the instructions in sc-bl/README.md to build bootloader for target plaforms ('scbl.hex' for Terasic DE10-Lite, 'scbl.mem' for Digilent Arty and Nexys4DDR).

9.2. Zephyr OS

9.2.1. Getting the sources

\$ git clone git@github.com:syntacore/zephyr.git

9.2.2. Building Zephyr OS

Follow the instructions in https://www.zephyrproject.org/doc/getting_started/getting_started.html and zephyr/README.md to build Zephyr OS image for target plaform.

9.3. SCR1 OpenOCD

9.3.1. Getting the latest release

The latest release (sc-riscv-0.10.0-1972) can be downloaded from the link: https://github.com/syntacore/openocd/releases or you can build it from sources.

9.3.2. Getting the sources

\$ git clone -b syntacore https://github.com/syntacore/openocd

9.3.3. Building and using OpenOCD

Please, refer to the Syntacore OpenOCD wiki page for instructions: https://github.com/syntacore/

9.3.4. Windows - USB JTAG Cable drivers installation

In order to use Olimex and Digilent JTAG cable with the OpenOCD the correct drivers should be installed at the host PC. After cable is connected to the host PC, the properly installed drivers should appear in the device manager as shown in the figure below:




Figure 5. Windows device manager with properly installed USB JTAG Cable drivers

If you system doesn't recognize devices properly (as in the figure below), you may need to install the latest available drivers.




Figure 6. Windows device manager: USB JTAG Cable drivers are not installed

In many cases, generic WinUSB driver by Microsoft, which can be enforced using Zadig application, can solve the problem:

http://zadig.akeo.ie/

IMPORTANT

Be very very careful! You should see and select the exactly proper USB device/channel before pressing 'Zadig' WinUSB replace driver button! Don't press button with no selection or without proper selection!

To apply WinUSB driver to Olimex and Digilent devices, just start application, make sure "Options → List all devices" menu item is checked:




Figure 7. Zadig program: choose to enumerate all devices

Then, choose WinUSB driver for the device, and press Install. This should be done two times, for Olimex both interfaces.




Figure 8. Zadig program: replace previously assigned driver with WinUSB

You can also check this page for the latest information on the Olimex drivers availability for your platform:

https://www.olimex.com/wiki/ARM-USB-OCD