

SCR1 SDK. Digilent Arty Edition. Quick Start Guide

Syntacore, info@syntacore.com

Version 0.2, 2018-09-25

Table of Contents

Copyright notice	1
Revision history	2
Introduction	3
1. Required Hardware	4
2. SDK Setup	5
2.1. Board's USB connection	5
2.2. JTAG Cable Adapter connection	6
3. FPGA Configuration Flash Programming	7
3.1. Prerequisites	7
3.2. MCS-file	7
3.3. Procedure	7
4. Getting SCR1 Running	8
4.1. Starting Up	8
4.2. Loading Binary Images to Memory	8
4.3. Example: Dhrystone run from TCM memory	10
5. FPGA Image Modification	11
5.1. Prerequisites	11
5.2. FPGA Project Deployment	11
5.3. Building Bitstream File	11
5.4. Onchip Memory Update	11
5.5. Configuration FLASH Updating	12
6. Appendix A. JTAG Pin-Out	13
7. Appendix B. SDK Memory Map	14
8. Appendix C. SDK IRQs	15
9. Appendix D. SDK Memory Mapped Registers	16
9.1. PIO_LED_RGB, Programmable IO LED RGB Control Register (0xFF020000)	16
9.2. PIO_LED, Programmable IO LED Control Register (0xFF020008)	16
9.3. PIO_PBUTTON, Programmable IO Push Button Status Register (0xFF021000)	16
10. Appendix E. Software build instructions	17
10.1. SCR bootloader	17
10.1.1. Getting the sources	17
10.1.2. Building SCR bootloader	17
10.2. Zephyr OS	17
10.2.1. Getting the sources	17
10.2.2. Building Zephyr OS	17
10.3. SCR1 OpenOCD	17
10.3.1. Getting the sources	17
10.3.2. Building and using OpenOCD	17

Copyright notice

Copyright by Syntacore LLC © 2017. ALL RIGHTS RESERVED. STRICTLY CONFIDENTIAL. Information contained in this material is confidential and proprietary to Syntacore LLC and its affiliates and may not be modified, copied, published, disclosed, distributed, displayed or exhibited, in either electronic or printed formats without written authorization of the Syntacore LLC. Subject to License Agreement.

Revision history

Version	Date	Description
0.1	2017-09-09	Initial revision.
0.2	2017-09-25	Updated for Vivado 2018.1 compatibility

Introduction

This is a brief user guide allowing to get started with SCR1 SDK based on Arty FPGA Development Board from Digilent.

It describes the board setup, procedure of software uploading and launching, and process of the FPGA's content building and updating.

1. Required Hardware

Minimal set of hardware needed for SCR1 SDK, Arty Edition, includes just the following components:

- **Digilent's Arty FPGA Development Board**
<https://reference.digilentinc.com/reference/programmable-logic/arty/start>
- **Standard USB Type A (m) - Type B micro (m) cable**

The minimal setup is shown in [Figure 1](#).

If you are going to debug software running on the SCR1 with GDB/OpenOCD, you need also

- **JTAG Cable Adapter:** Olimex ARM-USB-OCD-H (or ARM-USB-OCD)
<https://www.olimex.com/Products/ARM/JTAG/ARM-USB-OCD-H/>
- **Standard USB Type A (m) - Type B (m) cable**
- **Wire Connection** between JTAG Cable Adapter and JD PMod connector on the Arty board. This could be done in different ways. Possible variants are
 - **Small prototype board** with connectors for standard 20-wire ARM JTAG flat ribbon cable, and for JD PMod. Example of this approach is shown below in [Figure 2](#).
 - **Male-to-Female Jumper Wires.** The wires, e.g., might be of the following type:
<https://www.adafruit.com/product/826>

2. SDK Setup

2.1. Board's USB connection

Connect the **USB Type A (m) - Type B micro (m)** cable between Arty's J10 (Shared USB JTAG/UART port) and your host computer. This connection performs three functions:

- +5V Power Supply for Arty
- FPGA Configuration JTAG port
- Serial Port (for console interface with running software)

USB connection of the Arty board is shown in [Figure 1](#).




Figure 1. Arty Board with USB Connection

2.2. JTAG Cable Adapter connection

SCR1 JTAG connection on the Arty board is shown in [Figure 2](#). For pin-out of the JTAG port refer to [Appendix A. JTAG Pin-Out\("Table 1"\)](#).




Figure 2. Arty Board with JTAG Cable Adapter

NOTE

Please, take into account that Olimex USB JTAG cable adapters after powering up (just after their USB cable connecting) hold debug connector's SRSTn line in asserted state, actively holding entire processor subsystem in reset state. To release SRSTn line, it is necessary to initialize cable adapter's HW. That could be done, for instance, by launching of OpenOCD configured for joint work with those cable adapters.

3. FPGA Configuration Flash Programming

3.1. Prerequisites

For FLASH programming any of the following software tools is necessary:

- **Xilinx Vivado Design Suite 2018.1**
- **Xilinx Vivado Lab Edition 2018.1**
- **Xilinx Vivado WebPack Edition 2018.1**

3.2. MCS-file

MCS- and PRM-files are included into SDK repositories tree and could be obtained from here:

```
<SDK_HOME>/images/artyscr1/artyscr1_mcs.7z
```

Unpack this 7-Zip archive. After that you should get two files:

- arty_scr1_top_new.mcs
- arty_scr1_top_new.prm

3.3. Procedure

1. Launch Vivado tool
2. Open Hardware Manager, then open appropriate target
3. In the FPGA device's context menu (right click) select "Add Configuration Memory Device"
4. In the menu select
 - Part: n25q128-3.3v
 - Manufacturer: Micron
 - Family: n25q
 - Type: SPI
 - Density: 128
 - Width: x1_x2_x4
5. On the question "Do you want to program the configuration memory device now?" - click OK
6. Add MCS and PRM files (see above: arty_scr1_top_new.mcs, arty_scr1_top_new.prm)
7. Click OK to start programming
8. After the programming completion, it is necessary to reload new image into FPGA. For that press the "PROG" Button on the Arty Board.

4. Getting SCR1 Running

4.1. Starting Up

1. Connect your host PC to the Arty's USB port (J10).
2. Open any terminal program. In the example below we use **minicom** terminal. Adjust its UART parameters as follows:
 - **Bps/Par/Bits** - 115200 8N1
 - **speed** - 115200
 - **bits** - 8
 - **stop bits** - 1
 - **parity** - none
 - **Hardware Flow Control**: No
3. Initiate FPGA re-configuration process (push **PROG** button) or SOC internal circuitry reset (push **RESET** button).
4. Terminal program should display SCR bootloader's banner and prompt:

```
SCR loader v1.0-scr1_RC
Copyright (C) 2015-2017 Syntacore. All rights reserved.
ISA: RV32IMC [40001104] IMPID: 17090700
SYSID: 17090400 BLDID: 17090701
Platform: arty_scr1, cpuclock 25MHz, sysclk 25MHz
Memory map:
00000000-0FFFFFFF      00000000      DDR
F0000000-F000FFFF      00000000      TCM
F0040000-F0040FFF      00000000      MTimer
FF000000-FF00FFFF      00000000      MMIO
FFFF0000-FFFFFFFF      00000000      On-Chip RAM

1: xmodem load @addr
g: start @addr
d: dump mem
m: modify mem
i: platform info
:
```

4.2. Loading Binary Images to Memory

NOTE

SCR bootloader supports only loading of binary files using XMODEM file transferring protocol.

1. Wait for the bootloader's menu and prompt

```
1: xmodem load @addr
g: start @addr
d: dump mem
m: modify mem
i: platform info
:
```

2. Press button “1”

3. Enter required starting TCM address (in hex), and press “**Enter**”. Terminal starts to print “**C**” character periodically, indicating receiver’s requests to transmitter in accordance with XMODEM protocol.

```
xload @addr
addr: f0000000
CCCCCCCC
```

4. In terminal program, open XMODEM upload menu. In **minicom** terminal you need to press “**Ctrl+A**” and press “**S**”. Then select “xmodem”:

```
+--[Upload]--+
| zmodem      |
| ymodem      |
| xmodem      |
| kermi       |
| ascii       |
+-----+
```

5. In this example we use binary file with Dhrystone benchmark, which could be found in SDK repository by the following path:

```
<SDK_HOME>/images/arti/scr1/scr1-arti-dhry21.tar.gz
```

Unpack it for further use.

6. Press “**Enter**”. Then select required bin-file for loading (mark it and press “**space**” button for **minicom**).

```
+-----[Select a file for upload]-----+
|Directory: images/arti/scr1              |
| [..]                                    |
| dhry21-o3lto.bin                        |
|                                         |
```

7. Press “**Enter**” button. Image transfer will start.

```

+-----[xmodem upload - Press CTRL-C to quit]-----+
|Sending dhry21-o3lto.bin, 107 blocks: Give your local XMODEM receive |
|command now.                                                         |
|Bytes Sent:  13952   BPS:5468                                         |
|                                                                       |
|Transfer complete                                                      |
|                                                                       |
|  READY: press any key to continue...                                |
+-----+

```

8. When loading completes, status information will be shown:

```
Xmodem successfully received 13952 bytes
```

4.3. Example: Dhrystone run from TCM memory

1. Load **dhry21-o3lto.bin** to the TCM base address (0xf0000000) as described in the previous section.
2. Select "g" menu item, then enter the test's launching address **0xf0000200**. That will start program execution.

```

1: xmodem load @addr
g: start @addr
d: dump mem
m: modify mem
i: platform info
xload @addr
addr: f0000000
CC
Xmodem successfully received 13952 bytes
start @addr
addr: f0000200

test start...

```

3. After benchmark completion you should see its results

```

Time: begin= 513848033, end= 513854416, diff= 6383
Microseconds for one run through Dhrystone: 12.766
Dhrystones per Second:                        78333

```

5. FPGA Image Modification

5.1. Prerequisites

The following components are necessary:

- **Xilinx Vivado Design Suite 2018.1**

5.2. FPGA Project Deployment

1. Install Arty's board files in Vivado directory structure, as described here: <https://reference.digilentinc.com/reference/software/vivado/board-files>
2. Launch Vivado IDE, and in its Tcl Console change current directory to the <FPGA_PROJECT_HOME_DIR>, where

```
<FPGA_PROJECT_HOME_DIR> = <SDK_HOME>/fpga/arty/scr1
```

3. In Tcl Console, execute the following command

```
source ./arty_scr1.tcl
```

The script "arty_scr1.tcl" creates Vivado project arty_scr1 and prepares used IPs for further synthesis.

5.3. Building Bitstream File

In the just deployed and open project, click on

- Project Navigator / Program and Debug / Generate Bitstream button

and press OK on the following Vivado confirmation request. This will start the process of full design rebuilding, from synthesis through bitstream file generation.

5.4. Onchip Memory Update

Due to Vivado Design Suite specifics described in the Xilinx AR #63042, initialization of the onchip memories is performed after bitstream file generation, by a standalone script mem_update.tcl.

In the Tcl Console, execute the following commands:

```
cd <FPGA_PROJECT_HOME_DIR>/arty_scr1  
source "../../scripts/xilinx/mem_update.tcl"
```

After successful completion, the folder

```
<FPGA_PROJECT_HOME_DIR>/arty_scr1/arty.runs/impl_1
```

should contain updated bit-file `arty_scr1_top_new.bit` and MCS-file `arty_scr1_top_new.mcs` for configuration FLASH chip programming.

5.5. Configuration FLASH Updating

Refer to the section [FPGA Configuration Flash Programming](#) for details of that procedure.

6. Appendix A. JTAG Pin-Out

SCR1 JTAG port is routed to the onboard Pmod connector JD in accordance with ["Table 1"](#).

Table 1. SCR1 JTAG Pin-Out

Net	JD bit	PMod JD pin
TRSTn	2	3
TCK	3	4
TDO	4	7
TDI	5	8
SRSTn	6	9
TMS	7	10

7. Appendix B. SDK Memory Map

Table 2. SCR1 SDK Memory Map

Base Address	Length	Name	Description
0x00000000	256 MB	Reserved	Reserved for onboard DDR3L SDRAM.
0xF0000000	64 kB	TCM	SCR1 Tightly-Coupled Memory (refer to SCR1 EAS for details).
0xF0040000	32 B	Timer	SCR1 Timer registers (refer to SCR1 EAS for details).
0xFF000000		MMIO BASE	Base address for Memory-Mapped Peripheral IO resources, resided externally to SCR1 core.
0xFF000000	4 kB	SYS_ID	32-bit System ID register.
0xFF001000	4 kB	BLD_ID	32-bit Build ID register.
0xFF010000	4 kB	UART	16550 UART registers (refer to Xilinx IP description for details). Interrupt line is assigned to IRQ[0].
0xFF020000	4 kB	LED	LED PIO registers: PIO_LED_RGB and PIO_LED (offsets 0x0, 0x8).
0xFF021000	4 kB	BTN	Push Button PIO register: PIO_PBUTTON. Has associated interrupt line assigned to IRQ[1].
0xFFFF0000	64 kB	SRAM	Onchip SRAM containing pre-programmed SCR Loader firmware. SCR1_RST_VECTOR and SCR1_CSR_MTVEC_BASE are both mapped here: <ul style="list-style-type: none">• SCR1_RST_VECTOR = 0xFFFFFFF0• SCR1_CSR_MTVEC_BASE = 0xFFFFFFF80

8. Appendix C. SDK IRQs

Table 3. SCR1 IRQ Mapping

IRQ line	Device	Notes
0	UART	Xilinx 16550 UART IP
1	BTN	Xilinx PIO input register, connected to 4 onboard push-buttons.

9. Appendix D. SDK Memory Mapped Registers

9.1. PIO_LED_RGB, Programmable IO LED RGB Control Register (0xFF020000)

Table 4. Programmable IO LED RGB Control Register

Bit(s)	Name	Description
0..2	LED0	LED[0] control: bits [2:0] correspond to {red, green, blue} partial LEDs of the onboard LD0. If a bit is 1, appropriate internal LED is illuminated.
3..5	LED1	LED[1] control (onboard LD1).
6..8	LED2	LED[2] control (onboard LD2).
9..11	LED3	LED[3] control (onboard LD3).

9.2. PIO_LED, Programmable IO LED Control Register (0xFF020008)

Table 5. Programmable IO LED Control Register

Bit(s)	Name	Description
0	LED0	LED[0] control: corresponds to the onboard LD4. If a bit is 1, LED is illuminated.
1	LED1	LED[1] control (onboard LD5).

9.3. PIO_PBUTTON, Programmable IO Push Button Status Register (0xFF021000)

Table 6. Programmable IO Push Button Status Register

Bit(s)	Name	Description
0..3	BTN	BTN status: bits [3:0] correspond to {BTN3, BTN2, BTN1, BTN0} onboard push buttons. For details refer to the Xilinx AXI GPIO IP documentation.

10. Appendix E. Software build instructions

This build guide describes how to build software provided as a part of the SCR1 SDK.

10.1. SCR bootloader

10.1.1. Getting the sources

```
$ git clone git@github.com:syntacore/sc-bl.git
```

10.1.2. Building SCR bootloader

Follow the instructions in `sc-bl/README.md` to build bootloader for target plaforms ('`scbl.hex`' for Terasic DE10-Lite, '`scbl.mem`' for Digilent Arty).

10.2. Zephyr OS

10.2.1. Getting the sources

```
$ git clone git@github.com:syntacore/zephyr.git
```

10.2.2. Building Zephyr OS

Follow the instructions in https://www.zephyrproject.org/doc/getting_started/getting_started.html and `zephyr/README.md` to build Zephyr OS image for target plaform.

10.3. SCR1 OpenOCD

10.3.1. Getting the sources

```
$ git clone -b syntacore https://github.com/syntacore/openocd
```

10.3.2. Building and using OpenOCD

Please, refer to the Syntacore OpenOCD wiki page for instructions: https://github.com/syntacore/openocd/wiki/OpenOCD-for-sc_riscv32