
VLSI | OEP

Submitted to: Dr. Saad Qasim Khan



Name: Muhammad Abdullah

Roll no.: CS-080

Couse Code: CS-319

CIS DEPARTMENT

TABLE OF CONTENTS

INTRODUCTION	3
OPEN ENDED PROBLEM	
DIGITAL FILTERS	
DIGITAL FILTERS	
BANDPASS FILTER	3
ANALOG BAND PASS FILTER	
ANALOG BAND PASS FILTER	
DIAGRAM	
DIAGRAM	
EXPLANATION	
OUTPUT	3
DIAGRAM	
CALCULATIONS	
CALCULATIONS	5
FILTER DESIGN	_
FILTER DESIGN	7
RTL SCHEMATIC	11
SIMULATION	12
VERILOG CODE	13

INTRODUCTION

OPEN ENDED PROBLEM

Explore the design of digital filters on Xilinx software. Design a band pass filter of center frequency 300 KHz and a pass bandwidth of 1 KHz.

DIGITAL FILTERS

Digital filters are commonly used in discrete signal processing to eliminate or preserve certain portions of the signal. Digital filters are divided into two categories which are Finite Impulse Response (FIR) and Infinite Impulse Response (IIR). The most common types of digital filters are following

- Low pass filter
- High pass filter
- Band pass filter

BAND PASS FILTER

Band pass filter is a device that allows frequencies within a specified range and ignores frequencies beyond that range.

CENTER FREQUENCY

The frequency at the center of the high cut off frequency and low cut off frequency is called center frequency.


PASS BANDWIDTH

The difference between the high cut off frequency and low cut off frequency is called pass bandwidth.

ANALOG BAND PASS FILTER

Before we jump in to design a digital FIR band pass filter we should understand how an analog band pass filter works.


DIAGRAM



EXPLANATION


The analog band pass filter circuit is created by cascading a high pass filter and a low pass filter by choosing appropriate values of resistors and capacitors shown in diagram. The high cut-off frequency is calculated by the formula $fc1 = 1 / 2\pi R1*C1$. While the low cut-off frequency is calculated by the formula $fc2 = 1 / 2\pi R2*C2$. By using the values of fc1 and fc2 we can calculate pass bandwidth and center frequency of an analog band pass filter.

OUTPUT



CALCULATIONS

Here we will calculate fpass1, fpass2 and sampling frequency according to the given OBE requirements.



Here we found out that Fpass1 = 29500 Hz and Fpass2 = 30500 KHz, and if we use these values we gets a pass bandwidth of 1 KHz.


- \Rightarrow Fpass2 Fpass1 = Bandwidth
- ⇒ 30500 29500 = Bandwidth
- ⇒ 1000 Hz = Bandwidth

To calculate sampling frequency we will use Nyquist formula:

"it is necessary to use a sampling rate "fs" at least twice the highest waveform frequency."


- \Rightarrow fpass = $\frac{1}{2}$ (fs)
- \Rightarrow fs = 62000 Hz

We can apply sampling frequency greater than or equals to 62000 Hz in our band pass filter.




FILTER DESIGN


First we will open Matlab and type command "filterDesigner" in command window. Filter Designer window appears as shown below.




Now we will select options i.e. Response Type, Design Method, Frequency Specifications according to the calculations we made earlier. By putting all the values we get a band pass filter of center frequency 30000 Hz as shown below.




The impulse response of band pass filter



Now we will quantize the filter before generating its Verilog code.



Now select Target => Generate HDL following dialog box appears we will select appropriate options and then click "Generate" button.




Verilog code generation of our band pass filter starts as shown in command window below

```
### Starting Verilog code generation process for filter: bandpass_filter
  ### Generating: D:\matlab\bin\hdlsrc\bandpass filter.v
  ### Starting generation of bandpass_filter Verilog module
  ### Starting generation of bandpass filter Verilog module body
  ### Successful completion of Verilog code generation process for filter: bandpass_filter
  ### HDL latency is 1 samples
  ### Starting generation of VERILOG Test Bench.
  Warning: Structure fir has symmetric coefficients, consider converting to structure symmetricfir for reduced area.
  > In hdlfilter.abstractdffir/setimplementation
   In hdlfilter.AbstractHDLFilter/generatetbcode>localgentb
   In hdlfilter.AbstractHDLFilter/generatetbcode
   In hdlfilter.AbstractHDLFilter/generatehdlcode
    In fdhdlcoderui.fdhdltooldlg/dialogCallback (line 87)
  ### Generating input stimulus
  ### Done generating input stimulus; length 8000 samples.
  ### Generating Test bench: D:\matlab\bin\hdlsrc\bandpass_filter_tb.v
  ### Creating stimulus vectors ...
  ### Done generating VERILOG Test Bench.
f_{\frac{x}{v}} >>
```


GINEE

The verilog code after being generated gets stored as shown below.




RTL SCHEMATIC

The following RTL schematic is obtained after synthesizing the generated Verilog code.



SIMULATION

After running simulation of the testbench file we gets the following timing diagram, which confirms that our band pass filter code is working correctly.



VERILOG CODE

//	
//	
// Module: bandpass_filter	
// Generated by MATLAB(R) 8.6 and the Filter Design HDL $^{\circ}$	Coder 2.10.
// Generated on: 2020-05-09 13:21:29	
//	
//	7
// HDL Code Generation Options:	
" EENGIN	EERIA
// TargetDirectory: D:\matab\bin\hdlsrc\matlab_filter	1,0
// Name: bandpass_filter	6
// SerialPartition: 9	Gair
// TargetLanguage: Verilog	
// TestBenchStimulus: impulse step ramp chirp noise	
//	
// HDL Implementation : Fully Serial	
// Multipliers : 1	CHI
// Folding Factor : 9	
//	
// Filter Settings:	
//	
// Discrete-Time FIR Filter (real)	
//	
// Filter Structure : Direct-Form FIR	
// Filter Length : 11	
// Stable : Yes	
// Linear Phase : Yes (Type 1)	
// Arithmetic : fixed	
// Numerator : s6,5 -> [-1 1)	

```
: s18,17 -> [-1 1)
// Input
// Filter Internals : Specify Precision
// Output
              : s33,30 -> [-4 4)
// Product
              : s26,24 -> [-2 2)
               : s26,24 -> [-2 2)
// Accumulator
// Round Mode
                : convergent
// Overflow Mode : wrap
`timescale 1 ns / 1 ns
module bandpass_filter
        (
         clk,
         clk_enable,
         reset,
         data_in,
         data_out
         );
 input clk;
 input clk_enable;
 input reset;
 input signed [17:0] data_in; //sfix18_En17
 output signed [32:0] data_out; //sfix33_En30
//Module Architecture: bandpass_filter
// Local Functions
 // Type Definitions
 // Constants
 parameter signed [5:0] coeff1 = 6'b111101; //sfix6_En5
 parameter signed [5:0] coeff2 = 6'b111000; //sfix6_En5
 parameter signed [5:0] coeff3 = 6'b111000; //sfix6_En5
```

```
parameter signed [5:0] coeff4 = 6'b000000; //sfix6_En5
parameter signed [5:0] coeff5 = 6'b001011; //sfix6_En5
parameter signed [5:0] coeff6 = 6'b010000; //sfix6_En5
parameter signed [5:0] coeff7 = 6'b001011; //sfix6_En5
parameter signed [5:0] coeff8 = 6'b000000; //sfix6_En5
parameter signed [5:0] coeff9 = 6'b111000; //sfix6_En5
parameter signed [5:0] coeff10 = 6'b111000; //sfix6_En5
parameter signed [5:0] coeff11 = 6'b111101; //sfix6_En5
// Signals
reg [3:0] cur_count; // ufix4
wire phase_8; // boolean
wire phase_0; // boolean
reg signed [17:0] delay_pipeline [0:10]; // sfix18_En17
wire signed [17:0] inputmux_1; // sfix18_En17
reg signed [25:0] acc_final; // sfix26_En24
reg signed [25:0] acc_out_1; // sfix26_En24
wire signed [25:0] product_1; // sfix26_En24
wire signed [5:0] product_1_mux; // sfix6_En5
wire signed [23:0] mul_temp; // sfix24_En22
wire signed [25:0] prod_typeconvert_1; // sfix26_En24
wire signed [25:0] acc_sum_1; // sfix26_En24
wire signed [25:0] acc_in_1; // sfix26_En24
wire signed [25:0] add_signext; // sfix26_En24
wire signed [25:0] add_signext_1; // sfix26_En24
wire signed [26:0] add_temp; // sfix27_En24
wire signed [32:0] output_typeconvert; // sfix33_En30
reg signed [32:0] output_register; // sfix33_En30
// Block Statements
always @ (posedge clk or posedge reset)
 begin: Counter_process
  if (reset == 1'b1) begin
    cur_count <= 4'b1000;
  end
```

```
else begin
    if (clk_enable == 1'b1) begin
     if (cur_count == 4'b1000) begin
       cur_count <= 4'b0000;
     end
     else begin
       cur_count <= cur_count + 1;</pre>
     end
    end
  end
 end // Counter_process
assign phase_8 = (cur_count == 4'b1000 && clk_enable == 1'b1)? 1:0;
assign phase_0 = (cur_count == 4'b0000 && clk_enable == 1'b1)? 1:0;
always @( posedge clk or posedge reset)
 begin: Delay_Pipeline_process
  if (reset == 1'b1) begin
    delay_pipeline[0] <= 0;</pre>
    delay_pipeline[1] <= 0;</pre>
    delay_pipeline[2] <= 0;</pre>
    delay_pipeline[3] <= 0;</pre>
    delay_pipeline[4] <= 0;</pre>
    delay_pipeline[5] <= 0;</pre>
    delay_pipeline[6] <= 0;</pre>
    delay_pipeline[7] <= 0;</pre>
    delay_pipeline[8] <= 0;</pre>
    delay_pipeline[9] <= 0;</pre>
    delay_pipeline[10] <= 0;</pre>
  end
  else begin
    if (phase_8 == 1'b1) begin
     delay_pipeline[0] <= data_in;</pre>
     delay_pipeline[1] <= delay_pipeline[0];</pre>
```

```
delay_pipeline[2] <= delay_pipeline[1];</pre>
     delay_pipeline[3] <= delay_pipeline[2];</pre>
     delay_pipeline[4] <= delay_pipeline[3];</pre>
     delay_pipeline[5] <= delay_pipeline[4];</pre>
     delay_pipeline[6] <= delay_pipeline[5];</pre>
     delay_pipeline[7] <= delay_pipeline[6];</pre>
     delay_pipeline[8] <= delay_pipeline[7];</pre>
     delay_pipeline[9] <= delay_pipeline[8];</pre>
     delay_pipeline[10] <= delay_pipeline[9];</pre>
    end
  end
 end // Delay_Pipeline_process
assign inputmux_1 = (cur_count == 4'b0000) ? delay_pipeline[0] :
             (cur_count == 4'b0001) ? delay_pipeline[1] :
             (cur_count == 4'b0010) ? delay_pipeline[2] :
             (cur_count == 4'b0011) ? delay_pipeline[4] :
             (cur_count == 4'b0100) ? delay_pipeline[5] :
             (cur_count == 4'b0101) ? delay_pipeline[6] :
             (cur_count == 4'b0110) ? delay_pipeline[8] :
             (cur_count == 4'b0111) ? delay_pipeline[9] :
             delay_pipeline[10];
   ----- Serial partition # 1 -----
assign product_1_mux = (cur_count == 4'b0000) ? coeff1 :
               (cur\_count == 4'b0001)? coeff2:
               (cur\_count == 4'b0010) ? coeff3 :
               (cur\_count == 4'b0011)? coeff5:
               (cur\_count == 4'b0100) ? coeff6 :
               (cur\_count == 4'b0101)? coeff7:
               (cur\_count == 4'b0110)? coeff9:
               (cur_count == 4'b0111) ? coeff10 :
               coeff11;
```

```
assign mul_temp = inputmux_1 * product_1_mux;
assign product_1 = $signed({mul_temp[23:0], 2'b00});
assign prod_typeconvert_1 = product_1;
assign add_signext = prod_typeconvert_1;
assign add_signext_1 = acc_out_1;
assign add_temp = add_signext + add_signext_1;
assign acc_sum_1 = add_temp[25:0];
assign acc_in_1 = (phase_0 == 1'b1)? prod_typeconvert_1:
           acc_sum_1;
always @ (posedge clk or posedge reset)
 begin: Acc_reg_1_process
  if (reset == 1'b1) begin
   acc_out_1 <= 0;
  end
  else begin
   if (clk_enable == 1'b1) begin
     acc_out_1 <= acc_in_1;</pre>
    end
  end
 end // Acc_reg_1_process
always @ (posedge clk or posedge reset)
 begin: Finalsum_reg_process
  if (reset == 1'b1) begin
   acc_final <= 0;
  end
  else begin
   if (phase_0 == 1'b1) begin
     acc_final <= acc_out_1;</pre>
    end
```

end

```
end // Finalsum_reg_process
 assign output_typeconvert = $signed({acc_final[25:0], 6'b000000});
 always @ (posedge clk or posedge reset)
  begin: Output\_Register\_process
   if (reset == 1'b1) begin
     output_register <= 0;
    end
    else begin
     if (phase_8 == 1'b1) begin
      output_register <= output_typeconvert;</pre>
     end
    end
   end // Output_Register_process
 // Assignment Statements
 assign data_out = output_register;
endmodule // bandpass_filter
```