## L UNIT 1

Q1. 8085 Microprocessor has 16 bit uside data bus
and 32 bit uside address bus. Find out how many
data bits transferred at a time and how many
locations can be addressed.

Income. There are 16 bit uside NUMERICALS In 8085 microprocesses there are 16 bit unde data bus so 16 bit data can be transferred at a time. and size of address bus = 32 bit be addressed,  $3^{32}$  locations can be addressed. Show the block diagram of the how that statement:
Implements the following register transfer the yT2;  $R2 \leftarrow R1$ ,  $R1 \leftarrow R2$ Here two ghorations are executed at the same time. The given register transfer statement denotes an two openation that exchanges during one common clock registers

registers

1. Dan 472:1 pulse This simultaneous operation is parsible with pulse This simultaneous operation is parsible with pulp registers that have edge toggeted pup

The block diagram of the hardware that implements y72 is shown below Here RI and R2 are h bit negristers. J Load R1 4

12 YT2 R2 Clock contral Represent the tallowing conditional statement with transfer transfer by two register transfer transfer if (P=1) then  $(RI \leftarrow R^2)$  else if (Q=1) then  $(RI \leftarrow R^3)$ control function: July The conditional control statement shows that, The conditional control statement shows met, the contents of Register R2 will be transfer to the register R1 only if p=1. This condition the register R1 only if p=1. This can be represed to the register R1 only if fullowing to the register R1 only if p=1. This can be transfer statement with control two register p=1. This can be transfer statement with control two register p=1. P'Q: RI - 23

Q4. A digital computer han a common bus

system for 16 Registers of 32 bits each.

The bus 15 constructed with multiplexess

The bus 15 constructed with multiplexess


a) How many selection inputs are there in each

multiplexess? b) what size of multiplexess are there in the bus?
c) How many multiplexess are there in the bus? a) for 16 Registers, 4 selection lines are used multiple xon one needed. in each multiplexes. c) Since each 16 Registers are needed for each bit.

80 3244 multiplexes are Design a 4-bit combinational circuit.

Design a 4-bit combinational circuit.

decrements which decrements about which decrements which decrements have the crementer is a circuit which since the content of pecefied register by 1, which the content of pecefied register is adding of segister is will be implemented by specified register is a combination of 1 to the content of small mont 1, and 1 to the content of small mont 1. R-1 = R + 2's complement = 1 R + 2's complement = 11111)
Ly(since 2's complement of 000/ 15 111)



Initially (before shift) the MSB and its next bit are not expual, then an overflow occurs.

Here MSB (before shifts) is I

there MSB (before shifts) is I

and its next bit is a which are not

equal. 95 an overflow occurs. A

equal number becomes positive. Starting from an initial value of R sequence

starting from an initial value of R sequence

the sequence

after a logical

after a circular shift left.

shift night and a circular shift left. R= 110 1110 1 100 shl R = 10111010 cir R = 01011101 shr R cil R = 010/11/00