

MINF Programmation des PIC32MX

Chapitre 3

Jeu d'instructions




Christian HUBER (CHR) Serge CASTOLDI (SCA) Version 1.9 novembre 2017



CONTENU

3. Jeu d'in	structions du PIC32	3-1
3.1. Str	ucture des instructions	3-1
3.1.1. In	structions d'opération	3-1
3.1.2. In	structions d'opération	3-2
3.1.2.1.	Opérations arithmétiques	3-2
3.1.2.2.	Opérations de décalage et rotation	3-2
3.1.2.3.	Opérations logiques	3-3
3.1.2.4.	Opérations d'action conditionnelle	3-3
3.1.2.5.	Opérations de multiplication et division	
3.1.2.6.	Opérations d'accès à l'accumulateur	3-4
3.1.3. In	structions de saut et branchements	3-4
3.1.3.1.	Instructions de saut conditionnel	3-4
3.1.3.2.	Instruction J (Jump)	3-4
3.1.3.3.	Instruction JAL (Jump And Link)	3-5
3.1.3.4.	Instruction JALR (Jump And Link Register)	
3.1.3.5.	Instruction JR (Jump Register)	3-5
3.1.3.6.	Liste des instructions de saut et branchement	
	structions load/store	
3.1.4.1.	Instructions de load & Store	
3.1.4.2.	Instructions de RMW atomique	3-8
3.2. Les	registres du PIC32	3-9
3.3. MI	PS32 Quick Reference	3-10
3.4. Con	nclusion	3-12
3.5. His	torique des versions	3-12
	ersion 1.0 janvier 2014	
	ersion 1.5 novembre 2014	
	ersion 1.7 novembre 2015	
	ersion 1.8 novembre 2016	
3.5.5. V	ersion 1.9 novembre 2017	3-12



3. JEU D'INSTRUCTIONS DU PIC32

Ce chapitre traite du jeu d'instructions du PIC32.

Le concept du jeu d'instructions du PIC32 s'appuie sur le standard MIPS32. C'est pour cela que l'on ne trouve pas de description du jeu d'instructions dans la documentation spécifique au PIC32.


Le document intitulé "MIPS Architecture for Programmers, Volume II-A: The MIPS32 Instruction Set Manual", que l'on trouve sur le réseau sous ...\PROJETS\SLO\1102x_SK32MX775F512L\Data_sheets\PIC32 Family Reference Manual, décrit en détail le jeu d'instructions.

3.1. STRUCTURE DES INSTRUCTIONS

Les instructions du PIC32 sont codées sur 32 bits. L'organisation des 32 bits de l'instruction varie s'il s'agit d'une instruction réalisant une opération, un accès à la mémoire ou un branchement (saut).

3.1.1. Instructions d'operation

Pour comprendre l'organisation des instructions effectuant une opération arithmétique ou logique, voici l'exemple d'une instruction d'addition :



Le code de l'opération tient sur 6 bits. Au niveau des opérandes, 3 registres sont impliqués.

Le format de l'instruction est ADD rd, rs, rt

rd, rs et rt indiquent le numéro du GPR (General Purpose Register) impliqué dans l'opération, avec rd registre destination, rs registre source et rt registre temporaire.

L'action d'addition correspond à : $rd \leftarrow rs + rt$




3.1.2. Instructions d'operation

3.1.2.1. OPERATIONS ARITHMETIQUES

ARITHMETIC OPERATIONS			
ADD	RD, Rs, RT	$R_D = R_S + R_T$ (overflow trap)	
ADDI	RD, Rs, const16	$R_D = R_S + const16^{\pm}$ (overflow trap)	
ADDIU	RD, Rs, const16	$R_D = R_S + const16^{\pm}$	
ADDU	RD, Rs, RT	$R_D = R_S + R_T$	
CLO	RD, Rs	Rd = CountLeadingOnes(Rs)	
CLZ	RD, Rs	Rd = CountLeadingZeros(Rs)	
<u>LA</u>	Rd, label	RD = Address(label)	
<u>LI</u>	Rd, imm32	$R_D = IMM32$	
LUI	Rd, const16	RD = const16 << 16	
MOVE	RD, Rs	$R_D = R_S$	
<u>NEGU</u>	RD, Rs	$R_D = -R_S$	
SEB ^{R2}	RD, Rs	$R_D = R_{S_{7:0}}^{\pm}$	
SEH ^{R2}	RD, Rs	$R_D = R_{S_{15:0}}^{\pm}$	
SUB	RD, Rs, RT	RD = Rs - Rt (overflow trap)	
SUBU	RD, Rs, RT	$R_D = R_S - R_T$	

3.1.2.2. OPERATIONS DE DECALAGE ET ROTATION

SHIFT AND ROTATE OPERATIONS		
ROTR ^{R2}	Rd, Rs, bits5	$R_D = Rs_{BITSS-1:0} :: Rs_{31:BITSS}$
ROTRV ^{R2}	RD, Rs, RT	$R_D = Rs_{RT4:0-1:0} :: Rs_{31:RT4:0}$
SLL	RD, Rs, shift5	RD = Rs << shift5
SLLV	Rd, Rs, Rt	$R_D = R_S << R_{T_{4:0}}$
SRA	RD, Rs, SHIFT5	$R_D = Rs^{\pm} >> SHIFT5$
SRAV	RD, Rs, RT	$R_D = R_S^{\pm} >> R_{T4:0}$
SRL	RD, Rs, SHIFT5	$R_D = Rs^{\varnothing} >> shift 5$
SRLV	RD, Rs, RT	$R_D = R_S^{\varnothing} >> R_{T4:0}$



3.1.2.3. **OPERATIONS LOGIQUES**

LOGICAL AND BIT-FIELD OPERATIONS		
AND	RD, Rs, RT	$R_D = R_S \& R_T$
ANDI	Rd, Rs, const16	$R_D = Rs \& const16^{\emptyset}$
EXT ^{R2}	RD, Rs, P, S	$R_S = R_{S_{P+S-1:P}}^{\varnothing}$
INS ^{R2}	RD, Rs, P, S	$R_{D_{P+S-1:P}} = R_{S_{S-1:0}}$
NOP		No-op
NOR	RD, Rs, RT	$R_D = \sim (R_S \mid R_T)$
<u>NOT</u>	RD, Rs	$R_D = \sim R_S$
OR	Rd, Rs, Rt	$R_D = R_S \mid R_T$
ORI	Rd, Rs, const16	$RD = Rs \mid const16^{\emptyset}$
WSBH ^{R2}	RD, Rs	$R_D = Rs_{23:16} :: Rs_{31:24} :: Rs_{7:0} :: Rs_{15:8}$
XOR	Rd, Rs, Rt	$R_D = R_S \oplus R_T$
XORI	Rd, Rs, const16	$R_D = R_S \oplus const16^{\varnothing}$

3.1.2.4. **OPERATIONS D'ACTION CONDITIONNELLE**

CONDITION TESTING AND CONDITIONAL MOVE OPERATIONS		
MOVN	RD, Rs, RT	IF $RT \neq 0$, $RD = Rs$
MOVZ	RD, Rs, RT	$\mathbb{F} RT = 0, RD = Rs$
SLT	RD, Rs, RT	$R_D = (Rs^{\pm} < R_T^{\pm}) ? 1 : 0$
SLTI	Rd, Rs, const16	$R_D = (Rs^{\pm} < const16^{\pm}) ? 1 : 0$
SLTIU	RD, Rs, const16	$R_D = (Rs^{\varnothing} < const16^{\varnothing}) ? 1 : 0$
SLTU	Rd, Rs, Rt	$R_D = (Rs^{\varnothing} < Rt^{\varnothing}) ? 1 : 0$

3.1.2.5. OPERATIONS DE MULTIPLICATION ET DIVISION

	MULTIPLY AND DIVIDE OPERATIONS		
DIV	Rs, Rt	$Lo = Rs^{\pm} / RT^{\pm}; H_I = Rs^{\pm} \text{ mod } RT^{\pm}$	
DIVU	Rs, Rt	$Lo = Rs^{\emptyset} / Rt^{\emptyset}$; $Hi = Rs^{\emptyset} \mod Rt^{\emptyset}$	
MADD	Rs, Rt	$Acc += Rs^{\pm} \times RT^{\pm}$	
MADDU	Rs, Rt	$Acc += Rs^{\varnothing} \times Rt^{\varnothing}$	
MSUB	Rs, Rt	$Acc = Rs^{\pm} \times RT^{\pm}$	
MSUBU	Rs, Rt	$Acc = Rs^{\varnothing} \times Rt^{\varnothing}$	
MUL	RD, Rs, Rt	$R_D = R_S^{\pm} \times R_T^{\pm}$	
MULT	Rs, Rt	$Acc = Rs^{\pm} \times RT^{\pm}$	
MULTU	Rs, Rt	$Acc = Rs^{\varnothing} \times Rt^{\varnothing}$	



3.1.2.6. OPERATIONS D'ACCES A L'ACCUMULATEUR

ACCUMULATOR ACCESS OPERATIONS		
MFHI	Rd	RD = HI
MFLO	RD	RD = Lo
MTHI	Rs	HI = Rs
MTLO	Rs	Lo = Rs

3.1.3. Instructions de saut et branchements

3.1.3.1. Instructions de saut conditionnel

L'instruction BEQ (Branch on EQual) illustre bien ce type d'instruction :




Son mnémonique est: BEQ rs, rt, offset et son action est:

rs et rt spécifient un no de registre.

Les détails de l'exécution sont les suivants :

3.1.3.2. Instruction J (Jump)


Voici le format de l'instruction J (jump)



Mnémonique: J target


La valeur de instr_index est décalée à gauche de 2 pour former une valeur 28 bits.

Détails exécution : $I+1:PC \leftarrow PC_{GPRLEN...28} \mid | instr_index \mid | 0^2$



3.1.3.3. Instruction JAL (Jump And Link)

Voici le format de l'instruction JAL (jump and link), cette instruction correspond à un CALL (appel de routine).




Mnémonique:

La valeur de instr_index est décalée à gauche de 2 pour former une valeur 28 bits.

3.1.3.4. INSTRUCTION JALR (JUMP AND LINK REGISTER)

Voici le format de l'instruction JALR (Jump And Link Register) :



DALK IS (Id = 31 Implie


Mnémoniques: JALR rd, rs

Principe exécution : rd ← return_addr, PC ← rs

Cette instruction effectue un CALL, l'adresse de destination est fournie par rs, tandis que l'adresse de retour est mémorisée dans rd.

3.1.3.5. Instruction JR (Jump Register)

Voici le format de l'instruction JR (Jump Register) :




Mnémoniques: JR rs

Principe exécution : PC ← rs




3.1.3.6. LISTE DES INSTRUCTIONS DE SAUT ET BRANCHEMENT

	JUMPS AND BRANCHES (NOTE: ONE DELAY SLOT)		
<u>B</u>	off18	PC += off18 [±]	
BAL	off18	$RA = PC + 8$, $PC += off18^{\pm}$	
BEQ	Rs, Rt, off18	IF $Rs = RT$, $PC += off18^{\pm}$	
BEQZ	Rs, off18	$\mathbb{F} RS = 0, PC += OFF18^{\pm}$	
BGEZ	Rs, off18	IF Rs \geq 0, PC += off18 $^{\pm}$	
BGEZAL	Rs, off18	$RA = PC + 8$; if $RS \ge 0$, $PC += OFF18^{\pm}$	
BGTZ	Rs, off18	$_{\rm IF}$ Rs > 0, PC += off18 $^{\pm}$	
BLEZ	Rs, off18	IF Rs \leq 0, PC += off18 $^{\pm}$	
BLTZ	Rs, off18	IF Rs < 0 , PC $+=$ off18 $^{\pm}$	
BLTZAL	Rs, off18	$RA = PC + 8$; IF $RS < 0$, $PC += OFF18^{\pm}$	
BNE	Rs, Rt, off18	IF Rs \neq Rt, PC $+=$ off18 $^{\pm}$	
BNEZ	Rs, off18	If Rs \neq 0, PC += off18 $^{\pm}$	
J	ADDR28	$PC = PC_{31:28} :: ADDR28^{\varnothing}$	
JAL	ADDR28	$RA = PC + 8$; $PC = PC_{31:28} :: ADDR28^{\circ}$	
JALR	RD, Rs	$R_D = PC + 8$; $PC = R_S$	
JR	Rs	PC = Rs	



3.1.4. Instructions load/store


Voici le format de l'instruction LW (Load Word) pour illustrer l'organisation de ce type d'instructions :



L'instruction s'écrit LW rt, offset (base), et son action est la suivante :

base correspond au no du registre contenant l'adresse de base. Pour atteindre la mémoire, il y a combinaison de l'adresse de base et de l'offset. La valeur lue est stockée dans le registre spécifié par *rt*.

Pour comparaison, voici l'instruction SW (Store Word) :



L'instruction s'écrit SW rt, offset (base) et son action est la suivante :

La valeur du registre spécifié par *rt* est transférée dans la mémoire à l'adresse obtenue par la combinaison de la valeur du registre spécifié par *base* et de l'*offset*.




3.1.4.1. Instructions de Load & Store

LOAD AND STORE OPERATIONS		
LB	RD, off16(Rs)	$RD = MEM8(Rs + off16^{\pm})^{\pm}$
LBU	Rd, off16(Rs)	$RD = MEM8(Rs + off16^{\pm})^{\varnothing}$
LH	Rd, off16(Rs)	$RD = MEM16(Rs + off16^{\pm})^{\pm}$
LHU	Rd, off16(Rs)	$RD = MEM16(Rs + off16^{\pm})^{\varnothing}$
LW	RD, off16(Rs)	$RD = MEM32(Rs + OFF16^{\pm})$
LWL	Rd, off16(Rs)	$RD = LoadWordLeft(Rs + off16^{\pm})$
LWR	RD, off16(Rs)	$RD = LoadWordRight(Rs + off16^{\pm})$
SB	Rs, off16(Rt)	$MEM8(RT + OFF16^{\pm}) = Rs_{7:0}$
SH	Rs, off16(Rt)	$MEM16(RT + OFF16^{\pm}) = Rs_{15:0}$
sw	Rs, off16(Rt)	$MEM32(RT + OFF16^{\pm}) = Rs$
SWL	Rs, off16(Rt)	StoreWordLeft(Rt + off16 [±] , Rs)
SWR	Rs, off16(Rt)	$STOREWORDRIGHT(RT + off16^{\pm}, Rs)$
<u>ULW</u>	Rd, off16(Rs)	RD = UNALIGNED_MEM32(Rs + off16 [±])
<u>USW</u>	Rs, off16(Rt)	UNALIGNED_MEM $32(R_T + off16^{\pm}) = R_S$

3.1.4.2. Instructions de RMW atomique

Ces 2 instructions sont appairées. Utilisées judicieusement ensemble, elles permettent des opérations, de lecture-modification-écriture (RMW : Read-Modifiy-Write) atomiques :


	Atomic Read-Modify-Write Operations		
L	L RD, off16(Rs)	$RD = MEM32(RS + OFF16^{\pm}); LINK$	
S	Rd, off16(Rs)	IF Atomic, mem32(Rs + off16 $^{\pm}$) = Rd; Rd = Atomic ? 1 : 0	



3.2. LES REGISTRES DU PIC32

Pour comprendre les choix possibles, voici le principe d'utilisation des 32 GPR (General Purpose Registers) :

		REGISTERS
0	zero	Always equal to zero
1	at	Assembler temporary; used by the assembler
2-3	v0-v1	Return value from a function call
4-7	a0-a3	First four parameters for a function call
8-15	t0-t7	Temporary variables; need not be preserved
16-23	s0-s7	Function variables; must be preserved
24-25	t8-t9	Two more temporary variables
26-27	k0-k1	Kernel use registers; may change unexpectedly
28	gp	Global pointer
29	sp	Stack pointer
30	fp/s8	Stack frame pointer or subroutine variable
31	ra	Return address of the last subroutine call



3.3. MIPS32 OUICK REFERENCE

	JUMPS AND BRANCE	JUMPS AND BRANCHES (NOTE: ONE DELAY SLOT)
В	orr18	PC += □FF18 [±]
BAL	ore18	$R_A = PC + 8, PC += OFF18^{\pm}$
BEQ	Rs, RT, orr18	If $R_S = R_T$, $PC += ope18^+$
BEQZ	Rs, orr18	IF Rs = 0, PC += OFF18*
BGEZ	Rs, ore18	If $R_S \ge 0$, $PC \leftarrow cril8^{\pm}$
BGEZAL	Rs, ore18	$R_A = PC + 8$; if $R_S \ge 0$, $PC += off18^{\pm}$
BGTZ	Rs, orr18	IF Rs > 0, PC += opr18*
BLEZ	Rs, ore18	If Rs \leq 0, PC += off18 $^{\pm}$
BLTZ	Rs, orr18	If $R_S < 0$, $PC \ += \ _{\mathrm{OFF}} 18^+$
BLTZAL	Rs, orr18	$R_A = PC + 8$; if $R_S < 0$, $PC += ove18^{\pm}$
BNE	Rs, RT, orr18	IF Rs \neq Rt, PC += off18*
BNEZ	Rs, orr18	If $R_S \neq 0$, PC += ore18 [±]
J	ADDR28	PC = PC _{31.38} :: ADDR28 [©]
JAL	ADDR28	$R_A = PC + 8; \ PC = PC_{31:28} :: {\tt ADDR28}^{\varnothing}$
JALR	RD, RS	$R_D = PC + 8; PC = R_S$
Ж	Rs	PC=Rs

	$L_{OAD.AN}$	LOAD AND STORE OPERATIONS
LB	RD, OFF16(RS)	$R_{\rm D}={\rm mem}8(R_{\rm S}+{\rm off}16^{\pm})^{\pm}$
LBU	RD, OFF16(RS)	$R_D = \text{mem8}(R_S + \text{off1}6^2)^\varnothing$
LH	RD, orr16(Rs)	$R_D = \text{MEM} 16 (R_S + \text{OFF} 16^\pm)^\pm$
LHU	RD, orr16(Rs)	$R_D = \text{mem16}(R_S + \text{off16}^{\pm})^{\varnothing}$
ΓM	RD, OFF16(RS)	$R_{\rm D}=\text{MEM}32(R_{\rm S}+\text{OFF}16^{\pm})$
LWL	RD, orr16(Rs)	$R_{\rm D} = L_{\rm OAD} W_{\rm ORD} L_{\rm EFT} (R_{\rm S} + {\rm off} 16^{\pm})$
LWR	$R_{\rm D}, { m ore} 16 (R_{\rm S})$	$R_D = LoadWordRight(Rs + opp16^\pm)$
SB	Rs, orr16(Rt)	$\text{Mem}8(R\tau+\text{OFF1}6^{\pm})=R_{S\tau_0}$
SH	Rs, orr16(Rt)	$\kappa_{\rm EM} 16 (R_{\rm T} + \text{off} 16^{\pm}) = R_{\rm S15.0}$
SW	Rs, off16(Rt)	$\kappa_{\rm EM} 32(R_{\rm T}+{\rm off}16^{\pm})=R_{\rm S}$
SWL	Rs, orr16(Rt)	StoreWordLeft(RT + off16 $^{\pm}$, Rs)
SWR	Rs, orr16(Rt)	StoreWordRicht(Rt + off16 $^+$, Rs)
ULW	RD, orr16(Rs)	$R_{\rm D} = \text{unaligned_mem32}(R_{\rm S} + \text{off16}^{\pm})$
USW	Rs, ore16(Rt)	UNALIGNED_MEM32(RT+ OFF16^2) = Rs

	Aronic Reap-A	Atomic Read-Modify-Write Operations
 LL	RD, orr16(Rs)	$R_D = \text{mem}32(R_S + \text{opt}16^{\pm});$ link
 SC	Ro, orr16(Rs)	if Atomic, mem32(Rs + off16*) = Rd; $R_D = A \text{tomic} \ ?\ 1 : 0$
		MD00565 Revision 01.01

 $\mathrm{Lo} = \mathrm{Rs}$

MTLO

		•
	LOGICAL AVI	LOGICAL AND BIT-FIELD OPERATIONS
AND	Rp, Rs, Rr	$R_D = R_S \ \& \ R_T$
ANDI	RD, RS, CONST16	$R_D = R_S \ \& \ constil 6^{\mathcal{O}}$
EXT	R.D., R.S., P., S.	$R_S = R_{S_{PrS,LF}}^{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $
INS ^{R2}	RD, RS, P, S	$R_{D_{\overline{p}+S,1,\overline{p}}}=R_{S_{S,1,\overline{n}}}$
NOP		No-op
NOR	RD, RS, RT	$\mathrm{R}_D = \mathord{\sim} (\mathrm{R}_{\mathcal{Z}} \mid \mathrm{R}_T)$
NOT	RD, Rs	$R_D = \sim R_S$
SR SR	RD, RS, RT	$R_D = R_S \mid R_T$
ORI	RD, Rs, const16	$R_D=R_S\mid \text{const} 16^\varnothing$
WSBHE2 RD, Rs	RD, Rs	$R_D = R_{S_{23:16}} :: R_{S_{31:24}} :: R_{S_{7:0}} :: R_{S_{15:8}}$
XOR	RD, RS, RT	$R_D = R_S \oplus R_T$
XORI	RD, Rs, соизт16	$R_D = R_S \oplus const16^{2}$

	CONDITION TESTING AN	CONDITION TESTING AND CONDITIONAL MOVE OPERATIONS
MOVN	MOVN RD, RS, RT	${\rm IF}\;R\tau\neq0,R_{\rm D}=R_{\rm S}$
MOVZ	MOVZ RD, Rs, RT	$\mathbf{F} \mathbf{R} \mathbf{T} = 0, \mathbf{R} \mathbf{D} = \mathbf{R} \mathbf{s}$
SLT	Rp, Rs, Rt	$R_D = (R_S^{\pm} < R_T^{\pm}) ? 1:0$
SLTI	RD, RS, CONST16	$R_{D},R_{S},\text{const16} \left R_{D} = (R_{S}^{\pm} < \text{const16}^{\pm}) ?1:0 \right.$
SLTIU	RD, RS, constl6	RD, RS, CONSTI 6 $RD = (Rs^{\varnothing} < CONSTI6^{\varnothing})$? 1:0
SLTU	Rp, Rs, RT	$R_D = (R_S^{\varnothing} < R_T^{\varnothing})$? 1:0

	Multiplex	Mereply and Divide Operations
DIV	Rs, RT	$Lo=Rs^{\pm}/R\tau^{\pm};H_{\rm l}=Rs^{\pm}\text{mod}R\tau^{\pm}$
DIAU	Rs, RT	$L_0 = R_S^\varnothing / R_T^\varnothing ; H_I = R_S^\varnothing \text{mod} R_T^\varnothing$
MADD	Rs, RT	$A_{CC} += R_S^{\pm} \times R_{T^{\pm}}$
MADDU RS, RT	Rs, Rt	$A_{CC} += R_S^{\varnothing} \times R_{T}^{\varnothing}$
MSUB	Rs, RT	$Acc -= Rs^{\pm} \times Rt^{\pm}$
MSUBU RS, RT	Rs, Rt	$\mathrm{Acc} = \mathrm{Rs}^\varnothing \times \mathrm{Rt}^\varnothing$
MUL	Ro, Rs, RT	$R_D = R_{\mathbb{S}}^{\pm} \times R_{\mathrm{T}}^{\pm}$
MULT	Rs, RT	$A_{CC} = R_{S}^{\pm} \times R_{T}^{\pm}$
MULTU RS, RT	Rs, RT	$A_{\text{CC}} = R_{\text{S}}^{\varnothing} \times R_{\text{T}}^{\varnothing}$
	ACCOMULAE	Accomplayor Access Operations
MFHI	RD	$R_D = H_I$
MFLO	RD	$R_D = L_O$
MTHI	Rs	$\mathbf{H}_{l}=\mathbf{R}_{S}$

A	— Destination register
S, KT	 NOURCE OPERAND RECETERS
4	 Return address register (R31)
ņ	- Program counter
207	- 64-bit accumulator
ıΉ.	- Accumulator low (Accels) and high (Accels) parts
	 Signed operand or sign extension
ж.	 Unsigned operand or zero extension
	 Concatenation of bit fields
5	 MIPS32 Release 2 instruction
OTTED	- Assembler pseudo-instruction
0 700	to a notice of $MMD02$). It is a substantial to B and B and B and B and B and B

Please refer to "MIPS32 Architecture For Programmer Vollme II: The MIPS32 Kestruction Set information.

	Акит	Authmetic Operations
ADD	RE, RS, RT	$R_D = R_{\rm S} + R_{\rm T} \hspace{1cm} (\text{oversion trap})$
ADDI	RD, RS, const16	$R_D = R_S + \text{constl} 6^\pm \text{(overtiow trap)}$
ADDIU	RD, RS, CONST16	$R_D = R_S + \text{constl} 6^{\pm}$
ADDU	RD, RS, RT	$R_D = R_S + R_T$
CLO	RD, Rs	RD = COUNTLEADINGONES(RS)
CLZ	RD, Rs	$R_D = Count$ EadingZeros(Rs)
LA	RD, LABEL	$R_D = A_{DDRESS}(LABEL)$
ΓΙ	RD, пом32	$R_D = mak32$
rnı	RD, CONST16	$R_D = \text{const16} << 16$
MOVE	RD, Rs	$R_D = R_S$
NEGU	RD, RS	$R_D = -R_S$
$\rm SEB^{\rm F2}$	RD, Rs	$R_D = R_{S_{7:0}}^{\pm}$
SEH ^{R2}	RD, Rs	$R_D = R_{S_150}^{\pm}$
sub	Re, Rs, RT	$R_D = R_S - R_T \hspace{1cm} (\text{overflow trad})$
SUBU	Re, Rs, RT	$R_D = R_{\rm S} - R_{\rm T}$

	SHIFT AND	Shift and Rotate Operations
$ROTR^{\mathbb{R}^2}$	ROTR ^{R2} RD, RS, BITS5	$R_D=R_{SB1785-1:0} :: R_{S31:B1785}$
ROTRVE	ROTRV ^{R2} RD, RS, RT	RD = RSRT404:0 :: RS91:RT40
SLL	RD, RS, SHIFT5	$R_{\rm D} = R_{\rm S} << {\rm stript5}$
SLLV	Re, Rs, RT	$R_{\rm D} = R_{\rm S} << R_{\rm T40}$
SRA	RD, Rs, знігт5	$R_D = R s^\pm >> \text{shift5}$
SRAV	Rp, Rs, RT	$R_D=R_S^\pm>>R_{Tk_0}$
SRL	RD, RS, SHIFT5	$R_D=R_S{}^{\varnothing}>>s_{HIFT}5$
SRLV	RD, RS, RT	$R_D=R_S^{\varnothing}>>R_{T4,0}$

Copyright @ 2008 MIPS Technologies, Inc. All rights reserved.

MIPS SDE-GCC COMPILER DEFINES

unaligned *uptr = (unaligned *)ptr; return uptr->u;

unaligned_load(void

int

Restore \$sp by adding the same amount at function exit.
 The stack must be 8-byte aligned.

Modify \$sp only in multiples of eight.

Subtract from \$sp to allocate local storage space.

The stack grows down.

Stack Management

DEFAULT C CALLING CONVENTION (032)

Every parameter smaller than 32 bits is promoted to 32 bits.

Function Parameters

First four parameters are passed in registers \$a0—\$a3.

64-bit parameters are passed in register pairs:

 Little-endian mode: \$a1:\$a0 or \$a3:\$a2. Big-endian mode: \$a0:\$a1 or \$a2:\$a3. First 16 bytes on the stack are not used.

Every subsequent parameter is passed through the stack.

 The 2nd stack parameter is located at 20(\$sp), etc. Assuming \$sp was not modified at function entry:

64-bit parameters are 8-byte aligned.

The 1[≠] stack parameter is located at 16(\$sp)

32-bit and smaller values are returned in register \$v0.

Return Values

64-bit values are returned in registers \$v0 and \$v1:

Little-endian mode: \$v1:\$v0. Big-endian mode: \$v0:\$v1.

attribute ((packed)) unaligned;

typedef struct

int u;



NOTE: ULW AND USW AUTOMATICALLY GENERATE APPROPRIATE CODE

ACCESSING UNALIGNED DATA

RD, OFF16(RS) RD, OFF16+3(RS)

LWL

BIG-ENDIAN MODE

LITTLE-ENDIAN MODE RD, orr16(Rs) RD, OFF16(RS)
RD, OFF16+3(RS)

SWL SWR

Rp, orr16(Rs) Rp, orr16+3(Rs) RD, orr16+3(Rs)

ACCESSING UNALIGNED DATA FROM C

store cond'l loop if failed

#: #:

atomic inc

\$t0, 1 0(\$a0)

atomic inc:

addin sc beqz nop

load linked

Atomic Read-Modify-Write Example

increment

	-	aromi(מו לח	4 6	7			NOIE.	1 1370	LWL	SWR	SWL	
READING THE CYCLE COUNT REGISTER FROM C		unsigned mips_cycle_counter_read()	unsigned cc; asm volatile("mfc0 %0, %9" : "=r" (cc));	return (oc << 1);	S.		Assembly-Language Function Example	# int was max(int w. int b)	100 0000 0000 0000 0000 0000 0000 0000 0000	# int r = (a < b) ? b : a; # return r;	##	.text	.set nomacro
REGISTERS	zero Always equal to zero	Assembler temporary; used by the assembler	v0-v1 Return value from a function call	a0-a3 First four parameters for a function call	t0-t7 Temporary variables; need not be preserved	s0-s7 Function variables; must be preserved	t8-t9 Two more temporary variables	k0-k1 Kernel use registers; may change unexpectedly	Global pointer	Stack pointer	fp/s8 Stack frame pointer or subroutine variable	Return address of the last subroutine call	
	ZCT0	at	v0-v1	a0-a3			-		ЗD	8-	fp/s8	E.I	
	0	-	2-3	4.7	8-15	16-23	24-25	26-27	28	29	30	31	

nt b} ; a;			\$a1 # a < b ? # return \$t0 # if yes, r = b	
<pre>int asm_max(int a, int b) { int r = (a < b) ? b : a; return r; }</pre>	nomacro noreorder	asm_max asm_max	\$v0, \$a0 \$t0, \$a0, \$a1 \$ra \$v0, \$a1, \$t0	asm_max
# int asm_ma # { # int r = # return r # }	.set	.global .ent	asm_max: _move _slt _jr _movn	·end

#include <stdio.h></stdio.h>	int asm_max(int a, int b);	int main()	int x = asm_max(10, 100); int y = asm_max(200, 20);	printf("%d %d\n", x, y);
#includ	int asm	int mai	, Eigh	lid {

C / Assembly-Language Function Interpace

[0]	<pre>for (i = 1; i < n; i++) acc += (long long) a[i] * b[i]; return (acc >> 31);</pre>
*	E];
Ξ]
<pre>int dp(int a[], int b[], int n] { int i; long long acc = (long long)</pre>	<u> </u>
ini fri f pi	++)
[],	1, 1
T =	for (i = 1; i < n; acc += (long lor return (acc >> 31);
in	프로 X
, [] ,	= 1, +=, ac.
it a	acc II
p(int int i; long l	or
# AA	ŭü
int	

Uncached Cached

> Unmapped Unmapped

0xBFFF.FFF

0xA000.0000 0x8000.0000

0x9FFF.FFFF 0x7FFF.FFFF

ksego

Mapped Mapped

OXDFFF FFFF

0xC000.0000

MIPS32 VIRTUAL ADDRESS SPACE

0xE000.0000 0xFFFF.FFF

kseg3 ksseg kseg1 Cached Cached

max(int a, int b);	sdim_	MIPS ISA (= 32 for MIPS32)
	mips isa rev	MIPS ISA Revision (= 2 for MIPS32 R2)
	dsp_sdim_	DSP ASE extensions enabled
: X = asm_max(10, 100); : y = asm_max(200, 20);	MIPSEB	Big-endian target CPU
intf("%d %d\n", x, y);	MIPSEL	Little-endian target CPU
	MIPS_ARCH_CPU	MIPS_ARCH_CPU Target CPU specified by -march=CPU
	MIPS TUNE CPU	MIPS TUNE CPU Pipeline tuning selected by -mtune=CPU
WOKING MULT AND MADD INSTRUCTIONS FROM C	1	,,
int all, int b[], int n]		Notes
::;; sg long acc = (long long) a[0] * b[0]; :(i = 1; i < n; i++)	Many assembler pseudo-instruction machine instructions are omitted. The C calling convention is simp when passing complex data struction. The examples illustrate syntax us. Most MIPS processors increment cycle. Please check your processor	Many assembler pseudo-instructions and some rarely used machine instructions are omitted. The C calling convention is simplified. Additional rules apply when passing complex data structures as function parameters. The examples illustrate syntax used by GCC compilers. Most MIPS processors increment the cycle counter every other cycle. Please check your processor documentation.

-mtune=CPU

Cached	s reserved.
Mapped	lright
0x7FFF.FFFF	IPS Technologies, Inc. Al
0x0000.0000	© 2008 MIPS
nsed	Copyright



3.4. CONCLUSION

Ce chapitre offre un bref aperçu de l'organisation du jeu d'instructions du PIC32. Il doit permettre à l'étudiant de pouvoir observer le code assembleur produit par le compilateur et parvenir à le comprendre dans les grandes lignes.

3.5. HISTORIQUE DES VERSIONS

3.5.1. **VERSION 1.0 JANVIER 2014**

Création du document et découverte du jeu d'instructions MIPS32.

3.5.2. **VERSION 1.5 NOVEMBRE 2014**

Passage à la version 1.5 pour cohérence avec l'ensemble des chapitres. Pas de modifications liées à Harmony. Quelques retouches.

3.5.3. **VERSION 1.7 NOVEMBRE 2015**

Saut à la version 1.7 pour cohérence avec l'ensemble des chapitres. Pas de modifications liées à Harmony. Correction de la numérotation des titres.

3.5.4. **VERSION 1.8 NOVEMBRE 2016**

Saut à la version 1.8 pour cohérence avec l'ensemble des chapitres. Pas de modifications liées à Harmony. Modification du chemin de la documentation liée au Kit PIC32.

3.5.5. **VERSION 1.9 NOVEMBRE 2017**

Reprise et relecture par SCA.