

**MINF**  
**Programmation des PIC32MX**

# **Chapitre 3**

## **Jeu d'instructions**



### **Théorie PIC32MX**

**Christian HUBER (CHR)**  
**Serge CASTOLDI (SCA)**  
**Version 1.9 novembre 2017**



## CONTENU

|  |             |
|--|-------------|
| <b>3. Jeu d'instructions du PIC32</b>                  | <b>3-1</b>  |
| <b>3.1. Structure des instructions</b>                 | <b>3-1</b>  |
| 3.1.1. Instructions d'opération                        | 3-1         |
| 3.1.2. Instructions d'opération                        | 3-2         |
| 3.1.2.1. Opérations arithmétiques                      | 3-2         |
| 3.1.2.2. Opérations de décalage et rotation            | 3-2         |
| 3.1.2.3. Opérations logiques                           | 3-3         |
| 3.1.2.4. Opérations d'action conditionnelle            | 3-3         |
| 3.1.2.5. Opérations de multiplication et division      | 3-3         |
| 3.1.2.6. Opérations d'accès à l'accumulateur           | 3-4         |
| 3.1.3. Instructions de saut et branchements            | 3-4         |
| 3.1.3.1. Instructions de saut conditionnel             | 3-4         |
| 3.1.3.2. Instruction J (Jump)                          | 3-4         |
| 3.1.3.3. Instruction JAL (Jump And Link)               | 3-5         |
| 3.1.3.4. Instruction JALR (Jump And Link Register)     | 3-5         |
| 3.1.3.5. Instruction JR (Jump Register)                | 3-5         |
| 3.1.3.6. Liste des instructions de saut et branchement | 3-6         |
| 3.1.4. Instructions load/store                         | 3-7         |
| 3.1.4.1. Instructions de load & Store                  | 3-8         |
| 3.1.4.2. Instructions de RMW atomique                  | 3-8         |
| <b>3.2. Les registres du PIC32</b>                     | <b>3-9</b>  |
| <b>3.3. MIPS32 Quick Reference</b>                     | <b>3-10</b> |
| <b>3.4. Conclusion</b>                                 | <b>3-12</b> |
| <b>3.5. Historique des versions</b>                    | <b>3-12</b> |
| 3.5.1. Version 1.0 janvier 2014                        | 3-12        |
| 3.5.2. Version 1.5 novembre 2014                       | 3-12        |
| 3.5.3. Version 1.7 novembre 2015                       | 3-12        |
| 3.5.4. Version 1.8 novembre 2016                       | 3-12        |
| 3.5.5. Version 1.9 novembre 2017                       | 3-12        |



### 3. JEU D'INSTRUCTIONS DU PIC32

Ce chapitre traite du jeu d'instructions du PIC32.

Le concept du jeu d'instructions du PIC32 s'appuie sur le standard MIPS32. C'est pour cela que l'on ne trouve pas de description du jeu d'instructions dans la documentation spécifique au PIC32.

Le document intitulé "MIPS Architecture for Programmers, Volume II-A: The MIPS32 Instruction Set Manual", que l'on trouve sur le réseau sous ...\\PROJETS\\SLO\\1102x\_SK32MX775F512L\\Data\_sheets\\PIC32 Family Reference Manual, décrit en détail le jeu d'instructions.

#### 3.1. STRUCTURE DES INSTRUCTIONS

Les instructions du PIC32 sont codées sur 32 bits. L'organisation des 32 bits de l'instruction varie s'il s'agit d'une instruction réalisant une opération, un accès à la mémoire ou un branchement (saut).

##### 3.1.1. INSTRUCTIONS D'OPERATION

Pour comprendre l'organisation des instructions effectuant une opération arithmétique ou logique, voici l'exemple d'une instruction d'addition :

|         |    |    |    |    |    |        |    |    |   |   |   |
|---------|----|----|----|----|----|--------|----|----|---|---|---|
| 31      | 26 | 25 | 21 | 20 | 16 | 15     | 11 | 10 | 6 | 5 | 0 |
| SPECIAL |    |    |    |    |    | rs     |    |    |   |   |   |
| 000000  |    |    |    |    |    | rt     |    |    |   |   |   |
|         |    |    |    |    |    | rd     |    |    |   |   |   |
|         |    |    |    |    |    | 0      |    |    |   |   |   |
|         |    |    |    |    |    | 00000  |    |    |   |   |   |
|         |    |    |    |    |    | ADD    |    |    |   |   |   |
|         |    |    |    |    |    | 100000 |    |    |   |   |   |
| 6       |    |    |    |    |    | 5      |    |    |   |   |   |

Le code de l'opération tient sur 6 bits. Au niveau des opérandes, 3 registres sont impliqués.

Le format de l'instruction est **ADD rd, rs, rt**

rd, rs et rt indiquent le numéro du GPR (General Purpose Register) impliqué dans l'opération, avec rd registre destination, rs registre source et rt registre temporaire.

L'action d'addition correspond à : **rd ← rs + rt**

### 3.1.2. INSTRUCTIONS D'OPERATION

#### 3.1.2.1. OPERATIONS ARITHMETIQUES

| <i>ARITHMETIC OPERATIONS</i> |  |  |
|------------------------------|--|--|
| ADD                          | R <sub>D</sub> , R <sub>S</sub> , R <sub>T</sub> | $R_D = R_S + R_T$ (OVERFLOW TRAP)                |
| ADDI                         | R <sub>D</sub> , R <sub>S</sub> , CONST16        | $R_D = R_S + \text{CONST16}^\pm$ (OVERFLOW TRAP) |
| ADDIU                        | R <sub>D</sub> , R <sub>S</sub> , CONST16        | $R_D = R_S + \text{CONST16}^\pm$                 |
| ADDU                         | R <sub>D</sub> , R <sub>S</sub> , R <sub>T</sub> | $R_D = R_S + R_T$                                |
| CLO                          | R <sub>D</sub> , R <sub>S</sub>                  | $R_D = \text{COUNTLEADINGONES}(R_S)$             |
| CLZ                          | R <sub>D</sub> , R <sub>S</sub>                  | $R_D = \text{COUNTLEADINGZEROS}(R_S)$            |
| <u>LA</u>                    | R <sub>D</sub> , LABEL                           | $R_D = \text{ADDRESS}(\text{LABEL})$             |
| <u>LI</u>                    | R <sub>D</sub> , IMM32                           | $R_D = \text{IMM32}$                             |
| LUI                          | R <sub>D</sub> , CONST16                         | $R_D = \text{CONST16} \ll 16$                    |
| <u>MOVE</u>                  | R <sub>D</sub> , R <sub>S</sub>                  | $R_D = R_S$                                      |
| <u>NEGU</u>                  | R <sub>D</sub> , R <sub>S</sub>                  | $R_D = -R_S$                                     |
| SEB <sup>R2</sup>            | R <sub>D</sub> , R <sub>S</sub>                  | $R_D = R_{S_{7:0}}^\pm$                          |
| SEH <sup>R2</sup>            | R <sub>D</sub> , R <sub>S</sub>                  | $R_D = R_{S_{15:0}}^\pm$                         |
| SUB                          | R <sub>D</sub> , R <sub>S</sub> , R <sub>T</sub> | $R_D = R_S - R_T$ (OVERFLOW TRAP)                |
| SUBU                         | R <sub>D</sub> , R <sub>S</sub> , R <sub>T</sub> | $R_D = R_S - R_T$                                |

#### 3.1.2.2. OPERATIONS DE DECALAGE ET ROTATION

| <i>SHIFT AND ROTATE OPERATIONS</i> |  |   |
|------------------------------------|--|---|
| ROTR <sup>R2</sup>                 | R <sub>D</sub> , R <sub>S</sub> , BITS5          | $R_D = R_{S_{\text{BITS5}-1:0}} :: R_{S_{31:\text{BITS5}}}$ |
| ROTRV <sup>R2</sup>                | R <sub>D</sub> , R <sub>S</sub> , R <sub>T</sub> | $R_D = R_{S_{R_{T4:0}-1:0}} :: R_{S_{31:R_{T4:0}}}$         |
| SLL                                | R <sub>D</sub> , R <sub>S</sub> , SHIFT5         | $R_D = R_S \ll \text{SHIFT5}$                               |
| SLLV                               | R <sub>D</sub> , R <sub>S</sub> , R <sub>T</sub> | $R_D = R_S \ll R_{T_{4:0}}$                                 |
| SRA                                | R <sub>D</sub> , R <sub>S</sub> , SHIFT5         | $R_D = R_S^\pm \gg \text{SHIFT5}$                           |
| SRAV                               | R <sub>D</sub> , R <sub>S</sub> , R <sub>T</sub> | $R_D = R_S^\pm \gg R_{T_{4:0}}$                             |
| SRL                                | R <sub>D</sub> , R <sub>S</sub> , SHIFT5         | $R_D = R_S^\odot \gg \text{SHIFT5}$                         |
| SRLV                               | R <sub>D</sub> , R <sub>S</sub> , R <sub>T</sub> | $R_D = R_S^\odot \gg R_{T_{4:0}}$                           |

### 3.1.2.3. OPERATIONS LOGIQUES

| <i>LOGICAL AND BIT-FIELD OPERATIONS</i> |                            |   |
|---|----------------------------|---|
| AND                                     | $R_D, R_S, R_T$            | $R_D = R_S \& R_T$  |
| ANDI                                    | $R_D, R_S, \text{CONST16}$ | $R_D = R_S \& \text{CONST16}^\ominus$                                 |
| EXT <sup>R2</sup>                       | $R_D, R_S, P, S$           | $R_S = R_{S_{P+S-1:P}}^\ominus$                                       |
| INS <sup>R2</sup>                       | $R_D, R_S, P, S$           | $R_{D_{P+S-1:P}} = R_{S_{S-1:0}}$                                     |
| <u>NOP</u>                              |                            | No-OP   |
| NOR                                     | $R_D, R_S, R_T$            | $R_D = \sim(R_S   R_T)$   |
| <u>NOT</u>                              | $R_D, R_S$                 | $R_D = \sim R_S$  |
| OR                                      | $R_D, R_S, R_T$            | $R_D = R_S   R_T$   |
| ORI                                     | $R_D, R_S, \text{CONST16}$ | $R_D = R_S   \text{CONST16}^\ominus$                                  |
| WSBH <sup>R2</sup>                      | $R_D, R_S$                 | $R_D = R_{S_{23:16}} :: R_{S_{31:24}} :: R_{S_{7:0}} :: R_{S_{15:8}}$ |
| XOR                                     | $R_D, R_S, R_T$            | $R_D = R_S \oplus R_T$  |
| XORI                                    | $R_D, R_S, \text{CONST16}$ | $R_D = R_S \oplus \text{CONST16}^\ominus$                             |

### 3.1.2.4. OPERATIONS D'ACTION CONDITIONNELLE

| <i>CONDITION TESTING AND CONDITIONAL MOVE OPERATIONS</i> |                            |  |
|--|----------------------------|--|
| MOVN   | $R_D, R_S, R_T$            | IF $R_T \neq 0$ , $R_D = R_S$                          |
| MOVZ   | $R_D, R_S, R_T$            | IF $R_T = 0$ , $R_D = R_S$                             |
| SLT  | $R_D, R_S, R_T$            | $R_D = (R_S^+ < R_T^+) ? 1 : 0$                        |
| SLTI   | $R_D, R_S, \text{CONST16}$ | $R_D = (R_S^+ < \text{CONST16}^+) ? 1 : 0$             |
| SLTIU  | $R_D, R_S, \text{CONST16}$ | $R_D = (R_S^\ominus < \text{CONST16}^\ominus) ? 1 : 0$ |
| SLTU   | $R_D, R_S, R_T$            | $R_D = (R_S^\ominus < R_T^\ominus) ? 1 : 0$            |

### 3.1.2.5. OPERATIONS DE MULTIPLICATION ET DIVISION

| <i>MULTIPLY AND DIVIDE OPERATIONS</i> |                 |   |
|---------------------------------------|-----------------|---|
| DIV                                   | $R_S, R_T$      | $Lo = R_S^+ / R_T^+; Hi = R_S^+ \text{ MOD } R_T^+$                         |
| DIVU                                  | $R_S, R_T$      | $Lo = R_S^\ominus / R_T^\ominus; Hi = R_S^\ominus \text{ MOD } R_T^\ominus$ |
| MADD                                  | $R_S, R_T$      | $Acc += R_S^+ \times R_T^+$   |
| MADDU                                 | $R_S, R_T$      | $Acc += R_S^\ominus \times R_T^\ominus$                                     |
| MSUB                                  | $R_S, R_T$      | $Acc -= R_S^+ \times R_T^+$   |
| MSUBU                                 | $R_S, R_T$      | $Acc -= R_S^\ominus \times R_T^\ominus$                                     |
| MUL                                   | $R_D, R_S, R_T$ | $R_D = R_S^+ \times R_T^+$  |
| MULT                                  | $R_S, R_T$      | $Acc = R_S^+ \times R_T^+$  |
| MULTU                                 | $R_S, R_T$      | $Acc = R_S^\ominus \times R_T^\ominus$                                      |


### 3.1.2.6. OPERATIONS D'ACCES A L'ACCUMULATEUR

| ACCUMULATOR ACCESS OPERATIONS |                |                                 |
|-------------------------------|----------------|---------------------------------|
| MFHI                          | R <sub>D</sub> | R <sub>D</sub> = H <sub>I</sub> |
| MFLO                          | R <sub>D</sub> | R <sub>D</sub> = L <sub>O</sub> |
| MTHI                          | R <sub>S</sub> | H <sub>I</sub> = R <sub>S</sub> |
| MTLO                          | R <sub>S</sub> | L <sub>O</sub> = R <sub>S</sub> |

### 3.1.3. INSTRUCTIONS DE SAUT ET BRANCHEMENTS

#### 3.1.3.1. INSTRUCTIONS DE SAUT CONDITIONNEL

L'instruction BEQ (Branch on Equal) illustre bien ce type d'instruction :



Son mnémonique est : `BEQ rs, rt, offset` et son action est :

`if rs = rt then branch`

*rs* et *rt* spécifient un no de registre.


Les détails de l'exécution sont les suivants :

```

I:   target_offset ← sign_extend(offset || 02)
      condition ← (GPR[rs] = GPR[rt])
I+1: if condition then
      PC ← PC + target_offset
    endif
  
```

#### 3.1.3.2. INSTRUCTION J (JUMP)

Voici le format de l'instruction J (jump)



Mnémonique : `J target`


La valeur de *instr\_index* est décalée à gauche de 2 pour former une valeur 28 bits.

Détails exécution : `I: PC ← PCGPRLEN..28 || instr_index || 02`



### 3.1.3.3. INSTRUCTION JAL (JUMP AND LINK)

Voici le format de l'instruction JAL (jump and link), cette instruction correspond à un CALL (appel de routine).



Mnémonique : `JAL target`


La valeur de instr\_index est décalée à gauche de 2 pour former une valeur 28 bits.

$I: GPR[31] \leftarrow PC + 8$

Détails exécution :  $I+1:PC \leftarrow PC_{GPRLEN..28} || instr\_index || 0^2$

### 3.1.3.4. INSTRUCTION JALR (JUMP AND LINK REGISTER)

Voici le format de l'instruction JALR (Jump And Link Register) :



`JALR rs (rd = 31 implied)`


Mnémoniques : `JALR rd, rs`

Principe exécution :  $rd \leftarrow return\_addr, PC \leftarrow rs$

Cette instruction effectue un CALL, l'adresse de destination est fournie par rs, tandis que l'adresse de retour est mémorisée dans rd.

### 3.1.3.5. INSTRUCTION JR (JUMP REGISTER)

Voici le format de l'instruction JR (Jump Register) :



Mnémoniques : `JR rs`


Principe exécution :  $PC \leftarrow rs$

### 3.1.3.6. LISTE DES INSTRUCTIONS DE SAUT ET BRANCHEMENT

| <i>JUMPS AND BRANCHES (NOTE: ONE DELAY SLOT)</i> |               |   |
|--|---------------|---|
| <u>B</u>   | OFF18         | $PC += \text{OFF18}^{\pm}$                                    |
| <u>BAL</u>                                       | OFF18         | $RA = PC + 8, PC += \text{OFF18}^{\pm}$                       |
| <u>BEQ</u>                                       | Rs, RT, OFF18 | IF $Rs = RT, PC += \text{OFF18}^{\pm}$                        |
| <u>BEQZ</u>                                      | Rs, OFF18     | IF $Rs = 0, PC += \text{OFF18}^{\pm}$                         |
| <u>BGEZ</u>                                      | Rs, OFF18     | IF $Rs \geq 0, PC += \text{OFF18}^{\pm}$                      |
| <u>BGEZAL</u>                                    | Rs, OFF18     | $RA = PC + 8; \text{IF } Rs \geq 0, PC += \text{OFF18}^{\pm}$ |
| <u>BGTZ</u>                                      | Rs, OFF18     | IF $Rs > 0, PC += \text{OFF18}^{\pm}$                         |
| <u>BLEZ</u>                                      | Rs, OFF18     | IF $Rs \leq 0, PC += \text{OFF18}^{\pm}$                      |
| <u>BLTZ</u>                                      | Rs, OFF18     | IF $Rs < 0, PC += \text{OFF18}^{\pm}$                         |
| <u>BLTZAL</u>                                    | Rs, OFF18     | $RA = PC + 8; \text{IF } Rs < 0, PC += \text{OFF18}^{\pm}$    |
| <u>BNE</u>                                       | Rs, RT, OFF18 | IF $Rs \neq RT, PC += \text{OFF18}^{\pm}$                     |
| <u>BNEZ</u>                                      | Rs, OFF18     | IF $Rs \neq 0, PC += \text{OFF18}^{\pm}$                      |
| <u>J</u>   | ADDR28        | $PC = PC_{31:28} :: \text{ADDR28}^{\odot}$                    |
| <u>JAL</u>                                       | ADDR28        | $RA = PC + 8; PC = PC_{31:28} :: \text{ADDR28}^{\odot}$       |
| <u>JALR</u>                                      | Rd, Rs        | $RD = PC + 8; PC = Rs$  |
| <u>JR</u>  | Rs            | $PC = Rs$   |

### 3.1.4. INSTRUCTIONS LOAD/STORE

Voici le format de l'instruction LW (Load Word) pour illustrer l'organisation de ce type d'instructions :




L'instruction s'écrit `LW rt, offset(base)`, et son action est la suivante :

`rt ← memory[base+offset]`

*base* correspond au no du registre contenant l'adresse de base. Pour atteindre la mémoire, il y a combinaison de l'adresse de base et de l'offset. La valeur lue est stockée dans le registre spécifié par *rt*.

Pour comparaison, voici l'instruction SW (Store Word) :



L'instruction s'écrit `SW rt, offset(base)` et son action est la suivante :

`memory[base+offset] ← rt`

La valeur du registre spécifié par *rt* est transférée dans la mémoire à l'adresse obtenue par la combinaison de la valeur du registre spécifié par *base* et de l'*offset*.

### 3.1.4.1. INSTRUCTIONS DE LOAD & STORE

| <i>LOAD AND STORE OPERATIONS</i> |               |  |
|----------------------------------|---------------|--|
| LB                               | RD, OFF16(Rs) | $RD = \text{MEM8}(RS + \text{OFF16}^{\pm})^{\pm}$        |
| LBU                              | RD, OFF16(Rs) | $RD = \text{MEM8}(RS + \text{OFF16}^{\pm})^{\emptyset}$  |
| LH                               | RD, OFF16(Rs) | $RD = \text{MEM16}(RS + \text{OFF16}^{\pm})^{\pm}$       |
| LHU                              | RD, OFF16(Rs) | $RD = \text{MEM16}(RS + \text{OFF16}^{\pm})^{\emptyset}$ |
| LW                               | RD, OFF16(Rs) | $RD = \text{MEM32}(RS + \text{OFF16}^{\pm})$             |
| LWL                              | RD, OFF16(Rs) | $RD = \text{LOADWORDLEFT}(RS + \text{OFF16}^{\pm})$      |
| LWR                              | RD, OFF16(Rs) | $RD = \text{LOADWORDRIGHT}(RS + \text{OFF16}^{\pm})$     |
| SB                               | Rs, OFF16(Rt) | $\text{MEM8}(RT + \text{OFF16}^{\pm}) = RS_{7:0}$        |
| SH                               | Rs, OFF16(Rt) | $\text{MEM16}(RT + \text{OFF16}^{\pm}) = RS_{15:0}$      |
| SW                               | Rs, OFF16(Rt) | $\text{MEM32}(RT + \text{OFF16}^{\pm}) = RS$             |
| SWL                              | Rs, OFF16(Rt) | $\text{STOREWORDLEFT}(RT + \text{OFF16}^{\pm}, RS)$      |
| SWR                              | Rs, OFF16(Rt) | $\text{STOREWORDRIGHT}(RT + \text{OFF16}^{\pm}, RS)$     |
| <u>ULW</u>                       | RD, OFF16(Rs) | $RD = \text{UNALIGNED\_MEM32}(RS + \text{OFF16}^{\pm})$  |
| <u>USW</u>                       | Rs, OFF16(Rt) | $\text{UNALIGNED\_MEM32}(RT + \text{OFF16}^{\pm}) = RS$  |

### 3.1.4.2. INSTRUCTIONS DE RMW ATOMIQUE

Ces 2 instructions sont appairées. Utilisées judicieusement ensemble, elles permettent des opérations, de lecture-modification-écriture (RMW : Read-Modify-Write) atomiques :

| <i>ATOMIC READ-MODIFY-WRITE OPERATIONS</i> |               |  |
|--|---------------|--|
| LL   | RD, OFF16(Rs) | $RD = \text{MEM32}(RS + \text{OFF16}^{\pm}); \text{LINK}$                                |
| SC   | RD, OFF16(Rs) | IF ATOMIC, $\text{MEM32}(RS + \text{OFF16}^{\pm}) = RD;$<br>$RD = \text{ATOMIC} ? 1 : 0$ |

### 3.2. LES REGISTRES DU PIC32

Pour comprendre les choix possibles, voici le principe d'utilisation des 32 GPR (General Purpose Registers) :

| <i>REGISTERS</i> |       |   |
|------------------|-------|---|
| 0                | zero  | Always equal to zero                          |
| 1                | at    | Assembler temporary; used by the assembler    |
| 2-3              | v0-v1 | Return value from a function call             |
| 4-7              | a0-a3 | First four parameters for a function call     |
| 8-15             | t0-t7 | Temporary variables; need not be preserved    |
| 16-23            | s0-s7 | Function variables; must be preserved         |
| 24-25            | t8-t9 | Two more temporary variables                  |
| 26-27            | k0-k1 | Kernel use registers; may change unexpectedly |
| 28               | gp    | Global pointer                                |
| 29               | sp    | Stack pointer                                 |
| 30               | fp/s8 | Stack frame pointer or subroutine variable    |
| 31               | ra    | Return address of the last subroutine call    |

# MIPS32® Instruction Set Quick Reference

- RD** — DESTINATION REGISTER
- RS, RT** — SOURCE OPERAND REGISTERS
- RA** — RETURN ADDRESS REGISTER (R31)
- PC** — PROGRAM COUNTER
- ACC** — 64-BIT ACCUMULATOR
- LO, HI** — ACCUMULATOR LOW (ACC<sub>31:0</sub>) AND HIGH (ACC<sub>32:33</sub>) PARTS
- ±** — SIGNED OPERAND OR SIGN EXTENSION
- ∅** — UNSIGNED OPERAND OR ZERO EXTENSION
- ::** — CONCATENATION OF BIT FIELDS
- R2** — MIPS32 RELEASE 2 INSTRUCTION
- EDITED** — ASSEMBLER PSEUDO-INSTRUCTION

PLEASE REFER TO "MIPS32 ARCHITECTURE FOR PROGRAMMERS VOLUME II: THE MIPS32 INSTRUCTION SET" FOR COMPLETE INSTRUCTION SET INFORMATION.

| Arithmetic Operations |                 |  |
|-----------------------|-----------------|--|
| ADD                   | RD, RS, RT      | RD = RS + RT (OVERFLOW TRAP)                   |
| ADDI                  | RD, RS, CONST16 | RD = RS + CONST16 <sup>a</sup> (OVERFLOW TRAP) |
| ADDIU                 | RD, RS, CONST16 | RD = RS + CONST16 <sup>a</sup>                 |
| ADDU                  | RD, RS, RT      | RD = RS + RT                                   |
| CLO                   | RD, RS          | RD = COUNTLEADINGONES(RS)                      |
| CLZ                   | RD, RS          | RD = COUNTLEADINGZEROS(RS)                     |
| LA                    | RD, LABEL       | RD = ADDRESS(LABEL)                            |
| LI                    | RD, IMM32       | RD = IMM32                                     |
| LUI                   | RD, CONST16     | RD = CONST16 << 16                             |
| MOVE                  | RD, RS          | RD = RS  |
| NEGU                  | RD, RS          | RD = -RS                                       |
| SEB <sup>2</sup>      | RD, RS          | RD = RS <sub>31:0</sub> <sup>±</sup>           |
| SEH <sup>2</sup>      | RD, RS          | RD = RS <sub>11:0</sub> <sup>±</sup>           |
| SUB                   | RD, RS, RT      | RD = RS - RT (OVERFLOW TRAP)                   |
| SUBU                  | RD, RS, RT      | RD = RS - RT                                   |

| Shift and Rotate Operations |                |   |
|-----------------------------|----------------|---|
| ROTR <sup>2</sup>           | RD, RS, BITS5  | RD = RS <sub>31:0</sub> << RS <sub>5:0</sub>                      |
| ROTRV <sup>2</sup>          | RD, RS, RT     | RD = RS <sub>31:0</sub> << RS <sub>5:0</sub> << RT <sub>4:0</sub> |
| SLL                         | RD, RS, SHIFT5 | RD = RS << SHIFT5   |
| SLLV                        | RD, RS, RT     | RD = RS << RT <sub>4:0</sub>                                      |
| SRA                         | RD, RS, SHIFT5 | RD = RS <sup>a</sup> >> SHIFT5                                    |
| SRAV                        | RD, RS, RT     | RD = RS <sup>a</sup> >> RT <sub>4:0</sub>                         |
| SRL                         | RD, RS, SHIFT5 | RD = RS <sup>b</sup> >> SHIFT5                                    |
| SRLV                        | RD, RS, RT     | RD = RS <sup>b</sup> >> RT <sub>4:0</sub>                         |

Copyright © 2008 MIPS Technologies, Inc. All rights reserved.

| Logical and Bit-Field Operations |                 |   |
|----------------------------------|-----------------|---|
| AND                              | RD, RS, RT      | RD = RS & RT  |
| ANDI                             | RD, RS, CONST16 | RD = RS & CONST16 <sup>c</sup>  |
| EXT <sup>2</sup>                 | RD, RS, P, S    | RD = RS <sub>31:0</sub> << P >> S   |
| INS <sup>2</sup>                 | RD, RS, P, S    | RD = RS <sub>31:0</sub> << P >> S   |
| NOP                              |                 | NO-OP   |
| NOR                              | RD, RS, RT      | RD = ~(RS   RT)   |
| NOT                              | RD, RS          | RD = ~RS  |
| OR                               | RD, RS, RT      | RD = RS   RT  |
| ORI                              | RD, RS, CONST16 | RD = RS   CONST16 <sup>c</sup>  |
| WSBH <sup>2</sup>                | RD, RS          | RD = RS <sub>31:16</sub> << RS <sub>5:0</sub> >> RS <sub>5:0</sub> << RS <sub>16:31</sub> |
| XOR                              | RD, RS, RT      | RD = RS ⊕ RT  |
| XORI                             | RD, RS, CONST16 | RD = RS ⊕ CONST16 <sup>c</sup>  |

| Comparison Testing and Conditional Move Operations |                 |   |
|--|-----------------|---|
| MOVN   | RD, RS, RT      | IF RT ≠ 0, RD = RS                        |
| MOVZ   | RD, RS, RT      | IF RT = 0, RD = RS                        |
| SLT  | RD, RS, RT      | RD = (RS < RT) ? 1 : 0                    |
| SLTI   | RD, RS, CONST16 | RD = (RS < CONST16 <sup>c</sup> ) ? 1 : 0 |
| SLTIU  | RD, RS, CONST16 | RD = (RS < CONST16 <sup>c</sup> ) ? 1 : 0 |
| SLTU   | RD, RS, RT      | RD = (RS < RT <sup>b</sup> ) ? 1 : 0      |

| Multiply and Divide Operations |            |   |
|--------------------------------|------------|---|
| DIV                            | RS, RT     | LO = RS <sup>a</sup> / RT <sup>a</sup> , HI = RS <sup>a</sup> MOD RT <sup>a</sup> |
| DIVU                           | RS, RT     | LO = RS <sup>b</sup> / RT <sup>b</sup> , HI = RS <sup>b</sup> MOD RT <sup>b</sup> |
| MADD                           | RS, RT     | ACC += RS <sup>a</sup> × RT <sup>a</sup>  |
| MADDU                          | RS, RT     | ACC += RS <sup>b</sup> × RT <sup>b</sup>  |
| MSUB                           | RS, RT     | ACC -= RS <sup>a</sup> × RT <sup>a</sup>  |
| MSUBU                          | RS, RT     | ACC -= RS <sup>b</sup> × RT <sup>b</sup>  |
| MUL                            | RD, RS, RT | RD = RS <sup>a</sup> × RT <sup>a</sup>  |
| MULT                           | RS, RT     | ACC = RS <sup>a</sup> × RT <sup>a</sup>   |
| MULTU                          | RS, RT     | ACC = RS <sup>b</sup> × RT <sup>b</sup>   |

| Accumulator Access Operations |    |         |
|-------------------------------|----|---------|
| MFHI                          | RD | RD = HI |
| MFLO                          | RD | RD = LO |
| MTHI                          | RS | HI = RS |
| MTLO                          | RS | LO = RS |

| Jumps and Branches (NOTE: ONE DELAY SLOT) |               |  |
|---|---------------|--|
| B   | OFF18         | PC += OFF18 <sup>a</sup>                                     |
| BAL                                       | OFF18         | RA = PC + 8, PC += OFF18 <sup>a</sup>                        |
| BEQ                                       | RS, RT, OFF18 | IF RS = RT, PC += OFF18 <sup>a</sup>                         |
| BEQZ                                      | RS, OFF18     | IF RS = 0, PC += OFF18 <sup>a</sup>                          |
| BGEZ                                      | RS, OFF18     | IF RS ≥ 0, PC += OFF18 <sup>a</sup>                          |
| BGEZAL                                    | RS, OFF18     | RA = PC + 8, IF RS ≥ 0, PC += OFF18 <sup>a</sup>             |
| BGTZ                                      | RS, OFF18     | IF RS > 0, PC += OFF18 <sup>a</sup>                          |
| BLEZ                                      | RS, OFF18     | IF RS ≤ 0, PC += OFF18 <sup>a</sup>                          |
| BLTZ                                      | RS, OFF18     | IF RS < 0, PC += OFF18 <sup>a</sup>                          |
| BLTZAL                                    | RS, OFF18     | RA = PC + 8, IF RS < 0, PC += OFF18 <sup>a</sup>             |
| BNE                                       | RS, RT, OFF18 | IF RS ≠ RT, PC += OFF18 <sup>a</sup>                         |
| BNEZ                                      | RS, OFF18     | IF RS ≠ 0, PC += OFF18 <sup>a</sup>                          |
| J   | ADDR28        | PC = PC <sub>31:28</sub> :: ADDR28 <sup>b</sup>              |
| JAL                                       | ADDR28        | RA = PC + 8, PC = PC <sub>31:28</sub> :: ADDR28 <sup>b</sup> |
| JALR                                      | RD, RS        | RD = PC + 8, PC = RS   |
| JR  | RS            | PC = RS  |

| Load and Store Operations |               |   |
|---------------------------|---------------|---|
| LB                        | RD, OFF16(Rs) | RD = MEM8(Rs + OFF16 <sup>d</sup> ) <sup>e</sup>      |
| LBU                       | RD, OFF16(Rs) | RD = MEM8(Rs + OFF16 <sup>d</sup> ) <sup>e</sup>      |
| LH                        | RD, OFF16(Rs) | RD = MEM16(Rs + OFF16 <sup>d</sup> ) <sup>e</sup>     |
| LHU                       | RD, OFF16(Rs) | RD = MEM16(Rs + OFF16 <sup>d</sup> ) <sup>e</sup>     |
| LW                        | RD, OFF16(Rs) | RD = MEM32(Rs + OFF16 <sup>d</sup> )                  |
| LWL                       | RD, OFF16(Rs) | RD = LOADWORDLEFT(Rs + OFF16 <sup>d</sup> )           |
| LWR                       | RD, OFF16(Rs) | RD = LOADWORDRIGHT(Rs + OFF16 <sup>d</sup> )          |
| SB                        | Rs, OFF16(Rt) | MEM8(Rt + OFF16 <sup>d</sup> ) = RS <sub>7:0</sub>    |
| SH                        | Rs, OFF16(Rt) | MEM16(Rt + OFF16 <sup>d</sup> ) = RS <sub>31:16</sub> |
| SW                        | Rs, OFF16(Rt) | MEM32(Rt + OFF16 <sup>d</sup> ) = RS                  |
| SWL                       | Rs, OFF16(Rt) | STOREWORDLEFT(Rt + OFF16 <sup>d</sup> , Rs)           |
| SWR                       | Rs, OFF16(Rt) | STOREWORDRIGHT(Rt + OFF16 <sup>d</sup> , Rs)          |
| ULW                       | RD, OFF16(Rs) | RD = UNALIGNED_MEM32(Rs + OFF16 <sup>d</sup> )        |
| USW                       | Rs, OFF16(Rt) | UNALIGNED_MEM32(Rt + OFF16 <sup>d</sup> ) = RS        |

| Atomic Read-Modify-Write Operations |               |   |
|-------------------------------------|---------------|---|
| LL                                  | RD, OFF16(Rs) | RD = MEM32(Rs + OFF16 <sup>d</sup> ); LINE                              |
| SC                                  | RD, OFF16(Rs) | IF ATOMIC, MEM32(Rs + OFF16 <sup>d</sup> ) = RD;<br>RD = ATOMIC ? 1 : 0 |

MD00565 Revision 01.01

| REGISTERS |   |
|-----------|---|
| 0         | zero Always equal to zero                           |
| 1         | at Assembler temporary; used by the assembler       |
| 2-3       | v0-v1 Return value from a function call             |
| 4-7       | a0-a3 First four parameters for a function call     |
| 8-15      | t0-t7 Temporary variables; need not be preserved    |
| 16-23     | s0-s7 Function variables; must be preserved         |
| 24-25     | t8-t9 Two more temporary variables                  |
| 26-27     | k0-k1 Kernel use registers; may change unexpectedly |
| 28        | gp Global pointer                                   |
| 29        | sp Stack pointer                                    |
| 30        | fp/\$8 Stack frame pointer or subroutine variable   |
| 31        | ra Return address of the last subroutine call       |

| DEFAULT C CALLING CONVENTION (032)  |  |
|---|--|
| <b>Stack Management</b>   |  |
| <ul style="list-style-type: none"> <li>The stack grows down.</li> <li>Subtract from \$sp to allocate local storage space.</li> <li>Restore \$sp by adding the same amount at function exit.</li> <li>The stack must be 8-byte aligned.</li> <li>Modify \$sp only in multiples of eight.</li> </ul>  |  |
| <b>Function Parameters</b>  |  |
| <ul style="list-style-type: none"> <li>Every parameter smaller than 32 bits is promoted to 32 bits.</li> <li>First four parameters are passed in registers \$a0-\$a3.</li> <li>64-bit parameters are passed in register pairs: <ul style="list-style-type: none"> <li>Little-endian mode: \$a1:\$a0 or \$a3:\$a2.</li> <li>Big-endian mode: \$a0:\$a1 or \$a2:\$a3.</li> </ul> </li> <li>Every subsequent parameter is passed through the stack.</li> <li>First 16 bytes on the stack are not used.</li> <li>Assuming \$sp was not modified at function entry: <ul style="list-style-type: none"> <li>The 1<sup>st</sup> stack parameter is located at 16(\$sp).</li> <li>The 2<sup>nd</sup> stack parameter is located at 20(\$sp), etc.</li> </ul> </li> <li>64-bit parameters are 8-byte aligned.</li> </ul> |  |
| <b>Return Values</b>  |  |
| <ul style="list-style-type: none"> <li>32-bit and smaller values are returned in register \$v0.</li> <li>64-bit values are returned in registers \$v0 and \$v1.</li> <li>Little-endian mode: \$v1:\$v0.</li> <li>Big-endian mode: \$v0:\$v1.</li> </ul>   |  |

| MIPS32 VIRTUAL ADDRESS SPACE |             |             |          |          |
|------------------------------|-------------|-------------|----------|----------|
| kseg3                        | 0xE000.0000 | 0xFFFF.FFFF | Mapped   | Cached   |
| kseg4                        | 0xC000.0000 | 0xDFFF.FFFF | Mapped   | Cached   |
| kseg1                        | 0xA000.0000 | 0xBFFF.FFFF | Unmapped | Uncached |
| kseg0                        | 0x8000.0000 | 0x9FFF.FFFF | Unmapped | Cached   |
| useg                         | 0x0000.0000 | 0x7FFF.FFFF | Mapped   | Cached   |

Copyright © 2008 MIPS Technologies, Inc. All rights reserved.

| READING THE CYCLE COUNT REGISTER FROM C   |
|---|
| <pre> unsigned mips_cycle_counter_read() {     unsigned cc;     asm volatile("mfcc0 %0, \$9" : "=r" (cc));     return (cc &lt;&lt; 1); } </pre> |

| ASSEMBLY-LANGUAGE FUNCTION EXAMPLE   |
|--|
| <pre> # int asm_max(int a, int b) # { #     int r = (a &lt; b) ? b : a; #     return r; # }  .text .set    nomacro .set    noreorder .global asm_max .ent    asm_max  asm_max:     move    \$v0, \$a0     slt     \$t0, \$a0, \$a1     jr      \$ra     movn    \$v0, \$a1, \$t0     # if yes, r = b      .end    asm_max </pre> |

| C / ASSEMBLY-LANGUAGE FUNCTION INTERFACE   |
|--|
| <pre> #include &lt;stdio.h&gt;  int asm_max(int a, int b);  int main() {     int x = asm_max(10, 100);     int y = asm_max(200, 20);     printf("%d %d\n", x, y); } </pre> |

| INVOKING MULT AND MADD INSTRUCTIONS FROM C  |
|---|
| <pre> int dp(int a[], int b[], int n) {     int i;     long long acc = (long long) a[0] * b[0];     for (i = 1; i &lt; n; i++)         acc += (long long) a[i] * b[i];     return (acc &gt;&gt; 31); } </pre> |

| ATOMIC READ-MODIFY-WRITE EXAMPLE   |
|--|
| <pre> atomic_inc:     li      \$t0, 0(\$a0)      # load linked     addiu   \$t1, \$t0, 1      # increment     sc      \$t1, 0(\$a0)      # store cond'1     beqz    \$t1, atomic_inc   # loop if failed     nop </pre> |

| ACCESSING UNALIGNED DATA                                  |                        |
|---|------------------------|
| NOTE: ULW AND USW AUTOMATICALLY GENERATE APPROPRIATE CODE |                        |
| LITTLE-ENDIAN MODE  | BIG-ENDIAN MODE        |
| LWR<br>Rd, OFF16(Rs)                                      | LWL<br>Rd, OFF16(Rs)   |
| LWL<br>Rd, OFF16+3(Rs)                                    | LWR<br>Rd, OFF16+3(Rs) |
| SWR<br>Rd, OFF16(Rs)                                      | SWL<br>Rd, OFF16(Rs)   |
| SWL<br>Rd, OFF16+3(Rs)                                    | SWR<br>Rd, OFF16+3(Rs) |

| ACCESSING UNALIGNED DATA FROM C   |
|---|
| <pre> typedef struct {     int u; } __attribute__((packed)) unaligned;  int unaligned_load(void *ptr) {     unaligned *uptr = (unaligned *)ptr;     return uptr-&gt;u; } </pre> |

| MIPS SDE-GCC COMPILER DEFINES |  |
|-------------------------------|--|
| __mips                        | MIPS ISA (= 32 for MIPS32)             |
| __mips_isa_rev                | MIPS ISA Revision (= 2 for MIPS32 R2)  |
| __mips_dsp                    | DSP ASE extensions enabled             |
| _MIPSEB                       | Big-endian target CPU                  |
| _MIPSEL                       | Little-endian target CPU               |
| _MIPS_ARCH_CPU                | Target CPU specified by -march=CPU     |
| _MIPS_TUNE_CPU                | Pipeline tuning selected by -mtune=CPU |

| NOTES   |
|---|
| <ul style="list-style-type: none"> <li>Many assembler pseudo-instructions and some rarely used machine instructions are omitted.</li> <li>The C calling convention is simplified. Additional rules apply when passing complex data structures as function parameters.</li> <li>The examples illustrate syntax used by GCC compilers.</li> <li>Most MIPS processors increment the cycle counter every other cycle. Please check your processor documentation.</li> </ul> |

### 3.4. CONCLUSION

Ce chapitre offre un bref aperçu de l'organisation du jeu d'instructions du PIC32.

Il doit permettre à l'étudiant de pouvoir observer le code assembleur produit par le compilateur et parvenir à le comprendre dans les grandes lignes.

### 3.5. HISTORIQUE DES VERSIONS

#### 3.5.1. VERSION 1.0 JANVIER 2014

Création du document et découverte du jeu d'instructions MIPS32.

#### 3.5.2. VERSION 1.5 NOVEMBRE 2014

Passage à la version 1.5 pour cohérence avec l'ensemble des chapitres. Pas de modifications liées à Harmony. Quelques retouches.

#### 3.5.3. VERSION 1.7 NOVEMBRE 2015

Saut à la version 1.7 pour cohérence avec l'ensemble des chapitres. Pas de modifications liées à Harmony. Correction de la numérotation des titres.

#### 3.5.4. VERSION 1.8 NOVEMBRE 2016

Saut à la version 1.8 pour cohérence avec l'ensemble des chapitres. Pas de modifications liées à Harmony. Modification du chemin de la documentation liée au Kit PIC32.

#### 3.5.5. VERSION 1.9 NOVEMBRE 2017

Reprise et relecture par SCA.