


# R6502 IP Core Specification

Author: Jens Gutschmidt scantara2003@yahoo.de

Rev. 0.6 February 25, 2009





This page has been intentionally left blank.



#### **Revision History**

iv

Rev.	Date	Author	Description
0.1	12/18/06	Jens	First Draft
		Gutschmidt	
0.2	01/02/07	Jens	Pictures of FSM's
		Gutschmidt	
0.3	08/20/08	Jens	<ul> <li>Tables and timing diagrams</li> </ul>
		Gutschmidt	- Deleting pictures of FSM
0.4	10/01/08	Jens	<ul> <li>New ideas for timing diagrams</li> </ul>
		Gutschmidt	
0.5	01/02/09	Jens	- Textual changes / spell checking
		Gutschmidt	- Insert R6502_TC block diagram
0.6	02/01/09	Jens	- Work on Timing Diagrams
		Gutschmidt	



### **Contents**

#### ERROR! NO TABLE OF CONTENTS ENTRIES FOUND.

1	INTRODUCTION	··· ±
2	ARCHITECTURE	
3	OPERATION	6
	ADC	
	AND	
	ASL	
	BCC	9
	BCS	10
	BEQ	11
	BIT	
	BMI	
	BNE	
	<i>BPL</i>	14
	BRK	15
	BVC	15
	BVS	
	<i>CLC</i>	17
	<i>CLD</i>	18
	<i>CLI</i>	18
	<i>CLV</i>	18
	<i>CMP</i>	19
	<i>CPX</i>	19
	<i>CPY</i>	20
	<i>DEC</i>	20
	DEX	20
	<i>DEY</i>	21
	EOR	
	<i>INC</i>	22
	<i>INX</i>	22
	INY	
	<i>JMP</i>	
	JSR	24
	LDA	24
	LDX	25
	LDY	25
	LSR	26
	NOP	26
	ORA	27
	<i>PHA</i>	
	<i>PHP</i>	
	PLA	
	PLP	
	ROL	
	ROR	
	RTI	29



RTS	
SBC	
SEC	30
SED	
SEI	
STASTX	
STY	
TAX	
<i>TAY</i>	
<i>TSX</i>	
TXA	
TXS	
<i>TYA</i>	
Registers	
List of Registers	
Register 1 – Description	
5	
Clocks	37
APPENDIX A	
TIMING DIAGRAMS	
ADC, SBCAND, BIT, CMP, CPX, CPY, EOR, LDA, LDX, LDY, ORA	
BCC, BCS, BVC, BVS, BPL, BMI, BEQ, BNE	
BRK	
ASL, LSR, ROL, ROR, DEC, INC	
CLC, CLD, CLI, CLV, DEX, DEY, INX, INY, SEC, SED, SEI, TAX, TAY, TSX, TXA, TYA	
JMP	
JSR	
NOP, TXS	
PLA, PLP PHA. PHP	
RTI	
RTS	
STA, STX, STY	
INSTRUCTION TABLE	1
INDEX	2
LIST OF FIGURES	
Figure (1): 6502 architecture	2
Figure (2): R6502_TC IP core architecture	5
Figure (3): ADC, SBC – Timing Diagram "Immediate"	39
Figure (4): ADC, SBC – Timing Diagram "Zero Page"	39
Figure (5): ADC, SBC – Timing Diagram "Zero Page, X"	40
Figure (6): ADC, SBC – Timing Diagram "Absolute"	40
Figure (7): ADC, SBC – Timing Diagram "Absolute, X" – no page crossing	41



Figure (8): ADC, SBC – Timing Diagram "Absolute, X" – page crossing
Figure (9): ADC, SBC – Timing Diagram "Absolute, Y" – no page crossing
Figure (10): ADC, SBC – Timing Diagram "Absolute, Y" – page crossing
Figure (11): ADC, SBC – Timing Diagram "(Indirect, X)"
Figure (12): ADC, SBC – Timing Diagram "(Indirect), Y" – no page crossing
Figure (13): ADC, SBC – Timing Diagram "(Indirect), Y" – page crossing
Figure (14): AND, CMP, CPX, CPY, EOR, LDA, LDX, LDY, ORA – Timing Diagram "Immediate"
Figure (15): AND, BIT, CMP, CPX, CPY, EOR, LDA, LDX, LDY, ORA – Timing Diagram "Zero Page"
Figure (16): AND, CMP, EOR, LDA, LDY, ORA – Timing Diagram "Zero Page, X"
Figure (17): AND, BIT, CMP, CPX, CPY, EOR, LDA, LDX, LDY, ORA – Timing Diagran "Absolute"46
Figure (18): AND, CMP, EOR, LDA, LDY, ORA – Timing Diagram "Absolute, X" – no page crossing
Figure (19): AND, CMP, EOR, LDA, LDY, ORA – Timing Diagram "Absolute, X" – page crossing 47
Figure (20): AND, CMP, EOR, LDA, LDX, ORA – Timing Diagram "Absolute, Y" – no page crossing
Figure (21): AND, CMP, EOR, LDA, LDX, ORA – Timing Diagram "Absolute, Y" – page crossing 48
Figure (22): AND, CMP, EOR, LDA, ORA – Timing Diagram "(Indirect, X)"
Figure (23): AND, CMP, EOR, LDA, ORA – Timing Diagram "(Indirect), Y" – no page crossing 49
Figure (24): AND, CMP, EOR, LDA, ORA – Timing Diagram "(Indirect), Y" – page crossing 50
Figure (25): BCC, BCS, BVC, BVS, BPL, BMI, BEQ, BNE – Timing Diagram "no branch, same page"
Figure (26): BCC, BCS, BVC, BVS, BPL, BMI, BEQ, BNE – Timing Diagram "no branch, different page"
Figure (27): BCC, BCS, BVC, BVS, BPL, BMI, BEQ, BNE – Timing Diagram "branch, same page"
Figure (28): BCC, BCS, BVC, BVS, BPL, BMI, BEQ, BNE – Timing Diagram "branch, differen page"
Figure (29): BRK – Timing Diagram "Implied"
Figure (30): ASL A, LSR A, ROL A, ROR A – Timing Diagram "Immediate"
Figure (31): ASL, LSR, ROL, ROR, DEC, INC – Timing Diagram "Zero Page"
Figure (32): ASL, LSR, ROL, ROR, DEC, INC – Timing Diagram "Zero Page, X"
Figure (33): ASL, LSR, ROL, ROR, DEC, INC – Timing Diagram "Absolute"

Figure (34): ASL, LSR, ROL, ROR, DEC, INC – Timing Diagram "Absolute, X"	56
Figure (35): CLC, CLD, CLI, CLV, DEX, DEY, INX, INY, SEC, SED, SEI, TAX, TAY, TSX TYA – Timing Diagram	
Figure (36): JMP – Timing Diagram "Absolute"	58
Figure (37): JMP – Timing Diagram "Indirect"	58
Figure (38): JSR – Timing Diagram.	59
Figure (39): NOP, TXS – Timing Diagram.	60
Figure (40): PLA, PLP – Timing Diagram "Implied"	61
Figure (41): PHA, PHP – Timing Diagram "Implied"	62
Figure (42): RTI – Timing Diagram "Implied"	63
Figure (43): RTS – Timing Diagram "Implied"	64
Figure (44): STA, STX, STY – Timing Diagram "Zero Page"	65
Figure (45): STA, STY – Timing Diagram "Zero Page, X"	65
Figure (46): STX – Timing Diagram "Zero Page, Y"	66
Figure (47): STA, STX, STY – Timing Diagram "Absolute"	66
Figure (48): STA – Timing Diagram "Absolute, X"	67
Figure (49): STA – Timing Diagram "Absolute, Y"	67
Figure (50): STA – Timing Diagram "(Indirect, X)"	68
Figure (51): STA – Timing Diagram "(Indirect), Y"	68
LIST OF TABLES	
Table (1): ADC – Short Reference	7
Table (2): AND – Short Reference	8
Table (3): ASL – Short Reference	8
Table (4): BCC – Short Reference.	9
Table (5): BCS – Short Reference	10
Table (6): BEQ – Short Reference	11
Table (7): BIT – Short Reference	12
Table (8): BMI – Short Reference	12
Table (9): BNE – Short Reference	13
Table (10): BPL – Short Reference	14

Table (11): BRK – Short Reference	15
Table (12): BVC – Short Reference	15
Table (13): BVS – Short Reference	16
Table (14): CLC – Short Reference	17
Table (15): CLD – Short Reference	18
Table (16): CLI – Short Reference	18
Table (17): CLV – Short Reference	18
Table (18): CMP – Short Reference	19
Table (19): CPX – Short Reference	19
Table (20): CPY – Short Reference	20
Table (21): CMP – Short Reference	20
Table (22): DEX – Short Reference	20
Table (23): DEX – Short Reference	21
Table (24): EOR – Short Reference	21
Table (25): INC – Short Reference.	22
Table (26): INX – Short Reference	22
Table (27): INY – Short Reference	23
Table (28): JMP – Short Reference	23
Table (29): JSR – Short Reference	24
Table (30): LDA – Short Reference	24
Table (31): LDX – Short Reference	25
Table (32): LDY – Short Reference	25
Table (33): LSR – Short Reference	26
Table (34): NOP – Short Reference	26
Table (35): OR – Short Reference	27
Table (36): PHA – Short Reference	27
Table (37): PHP – Short Reference	28
Table (38): PLA – Short Reference	28
Table (39): PLP – Short Reference.	28
Table (40): ROL – Short Reference	29
Table (41): ROR – Short Reference	29
Table (42): RTI – Short Reference	29
Table (43): RTS – Short Reference	30

Table (44): SBC – Short Reference	30
Table (45): SEC – Short Reference	30
Table (46): CLD – Short Reference	31
Table (47): SEI – Short Reference	31
Table (48): STA – Short Reference	32
Table (49): STX – Short Reference	32
Table (50): STY – Short Reference	32
Table (51): TAX – Short Reference	33
Table (52): TAY – Short Reference	33
Table (53): TSX – Short Reference	33
Table (54): TXA – Short Reference	34
Table (55): TXS – Short Reference	34
Table (56): TYA – Short Reference	35



## 1 Introduction

The Central Processing Unit (CPU) 6502 was introduced at 1976 by Commodore Computers. It is an 8 Bit processor which is well known worldwide. The also most known computer system in the 70s/80s was the APPLE based on this famous 6502.


In this century building of little computer systems based on an 8 Bit architecture is easier than ever before. Many CAD/CAM tool are existing on the market to give you help to do this job.

In the last decade the technology give us more and more possibilities to reach our dreams – higher, faster, wider. FPGA's (Field Programmable Gate Arrays) and CPLD's (Complex Programmable Logic Devices) are coming up. They shortening the time of development, simulation and verification of such systems dramatically. On the other hand stands the rising complexility of designs and well knowing of desired description languages – VHDL (Very high scale integration Hardware Description Language) or Verilog.

Many operations and functions of computer tasks aren't need really the power of "modern" processors today like Intel's Pentium. Nevertheless it is not usable – some times also impossible - to build simple systems with discrete IC's. The necessity of flexibility compel us the using of high tech parts and tools...to build a "simple" system.

The using of standard IP's (Intellectual Properties) is the key to reach that goal.

Now talking about the specification of the **6502 True Cycle Core IP**. Written in VHDL but developed with Mentor's HDL Designer. The 6502 is very easy to handle for people were have experience with other cpu's. Also suitable for beginners who will learning to build her own first cpu system.



## 2 Architecture

The following figure shows the internal architecture of the Commodore's 6502.




Figure (1): 6502 architecture

First, for more clearance and better understanding of the **6502 True Cycle Core IP** let me summarize the most important quality of Commodore's 6502.

This architecture based on asynch logic. The two phase clock is a special attribute of that. The Data Bus is only active while clock phase PH1 is "1" for reading and writing (PH0 is "0"). All transfers of data are occur at active phase of PH1.



The whole 6502 is fully statically, so all registers holding her values if the clocking will be going to D.C. Internally all operation of 16 Bit are splitted into two 8 Bit busses. This is very interesting and causes one more clock cycle in some operations (see "PCL", "PCH" -> Program Counter Low/High) which can operate over page boundaries.

Address lines are 16 Bit wide. 65.536 addresses for byte access are possible. There are no differences exist between memory and I/O cycles. All I/O devices must be connected via memory mapped I/O. The mnemonics are also all the same for both. The usage of address space is normally organized form top to the button "ROM – I/O – RAM" (0xFFFF – 0x0000).

Only one pin R/W-controls the read and write operations.

The 6502 can hold in every cycle – except write cycles - by applying RDY. So wait states can be generate by using RDY.

There are two interrupts IRQ and NMI. IRQ is mask able, NMI is not. Note that RES is internally handled as an interrupt, but is resetting the 6502 to the starting point of operation at vector address 0xFFFF. Every interrupt has its own vector which can point elsewhere to the 16 Bit address space. The vectors are located from 0xFFFF to 0xFFFA.

The Stack Pointer is 256 Bytes deep and is hard-wired to 0x01FF (internally 0x0200 - 0x01FF going to the address bus) for the first memory location and grows downward to 0x0100. Decrementing again will produce a wrap around back to 0x01FF.

Arithmetical operations like ADC and SBC can handle binary values from 0-255 and decimal values from 0-99 without using other op codes. Only one user changeable bit into the Status Register determine the exact arithmetic mode of that operations.

The 6502 generally operates into a pipeline mode. That means that a finish of an OP code falls every time into a fetch cycle of the next OP. This save one clock cycle

Every operation consume between two and seven clock cycles.



To build an useful und backward software and hardware compatible VHDL Core for the 6502 many unavoidable changes may be forced to simulation and verification before any real core will be made.

#### The requirements:

- Vendor indepent for implementation in any FPGA
- True Cycle for all operations as described in original publications
- No "Mixed Mode" Only 6502, not 65C02 -> for performance and area
- No fantastic or useful extensions as like the original 6502 as possible
- Don't implement the "undocumented OP's" at this time -> goodie for future releases
- Only one clock
- Full synch design
- Operating speed up to 60 MHz or higher
- Easily to change for future requirement building variants
- The activity on data and address busses since the execution of OP codes is not forced to be like the original may be or may be not.

The design based on finite state machines (fsm). Every OP code has its own fsm. Some registers are for internally use only and stores temporally values. These registers are not accessible by the programmer.

Some fsm's own registers for internally use and don't share this registers with other fsm's. This help to decrease fan-in and increase performance.

The next picture shows the hierarchical structure of the R6502 IP core.




Figure (2): R6502\_TC IP core architecture Stack Pointer 8Bit

Address computation based on "-1", "+1" and setting new addresses by program control. Fixed to page 1 (0x01FF down to 0x0100).

Reg SP

#### Registerbank for A, X and Y

Flipflops for main registers with internal pathes for register-to-register transfers. **Rev 0.6 Preliminary** 

www.opencores.org

5 of 69

multi

Reg.

ad

regi


unreg

registe

RegBank AXY



## 3 Operation



#### **ADC**

Operation: Add memory or immediate value to accumulator A with carry  $(A + M + C \rightarrow A, C)$ 

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	I	Z	С
Immediate	ADC # Oper	69	2	2			-	-	-	-		
Zero Page	ADC Oper	65	2	3			-	-	-	-	$\sqrt{}$	$\sqrt{}$
Zero Page, X	ADC Oper, X	75	2	4			-	-	-	-		
Absolute	ADC Oper	6D	3	4			-	-	-	-	$\sqrt{}$	$\sqrt{}$
Absolute, X	ADC Oper, X	7D	3	4*			-	-	-	-	$\sqrt{}$	$\sqrt{}$
Absolute, Y	ADC Oper, Y	79	3	4*			-	-	-	-		V
(Indirect, X)	ADC (Oper, X)	61	2	6			-	-	-	-	$\sqrt{}$	$\sqrt{}$
(Indirect), Y	ADC (Oper), Y	71	2	5*			-	-	-	-	$\sqrt{}$	V

<sup>\* =&</sup>gt; Add 1 if page boundary is crossed


Table (1): ADC – Short Reference

Example Immediate (assumed A=\$FE, C=0):

Address	Bytes	Mnemonic	
\$9000	69 03	ADC #\$03	
\$9002		next OP	; A is now \$01, C=1, N=0, Z=0, V=0

ADC 0000 0011 (\$03) 0000 0001 (\$01), C=1, N=0, Z=0, V=0

www.opencores.org



#### **AND**

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	I	Z	C
Immediate	AND #Oper	29	2	2		-	-	-	-	-		-
Zero Page	AND Oper	25	2	3		-	-	-	-	-		-
Zero Page, X	AND Oper, X	35	2	4		-	-	-	-	-		-
Absolute	AND Oper	2D	3	4		-	-	-	-	-	$\sqrt{}$	-
Absolute, X	AND Oper, X	3D	3	4*		-	-	-	-	-	$\sqrt{}$	-
Absolute, Y	AND Oper, Y	39	3	4*		-	-	-	-	-		-
(Indirect, X)	AND (Oper, X)	21	2	6		-	-	-	-	-		-
(Indirect), Y	AND (Oper), Y	31	2	5*		-	-	-	-	-		-

<sup>\* =&</sup>gt; Add 1 if page boundary is crossed

Table (2): AND – Short Reference

Example Immediate (assumed A is \$C5):

Address	Bytes	Mnemonic	
\$9000 \$9002	29 71	AND #\$71 next OP	;; A is now \$41, N=0, Z=0


1100 0101 (\$C5) <u>AND 0111 0001 (\$71)</u> 0100 0001 (\$41), N=0, Z=0

#### **ASL**

Operation: Shift Left One Bit (Memory or Accumulator) ( $C \leftarrow -0$ )

Addressing Mode	Assem Form	bly Language	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	Ι	Z	С
Accumulator	ASL	A	0A	1	2		-	-	-	-	-	V	V
Zero Page	ASL	Oper	06	2	5		-	-	-	-	-	V	V
Zero Page, X	ASL	Oper, X	16	2	6		-	-	-	-	-	V	V
Absolute	ASL	Oper	0E	3	6		-	-	-	-	-		
Absolute, X	ASL	Oper, X	1E	3	7		-	-	-	-	-	V	V

Table (3): ASL – Short Reference



Example Accumulator (assumed A=\$55):

Address	Bytes	Mnemonic	
\$9000	0A	ASL A	
\$9001		next OP	· A is now \$AA N=1 Z=0

<u>ASL 0101 0101 (\$55)</u> 1010 1010 (\$AA), C=0, N=1, Z=0

#### **BCC**

Operation: Branch on Carry Clear (Branch on C = 0)

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	I	Z	С
Relative	BCC Oper	90	2	2*	-	-	-	-	-	-	-	-

<sup>\* =&</sup>gt; Add 1 if branch occurs to same page

Table (4): BCC – Short Reference

Example Relative (assumed C=1, same page):

Address	Bytes	Mnemonic	
\$9000 \$9002	90 10	BCC #\$10 next OP	; BCC to same page, - NO BRANCH - jumps to \$9002 ; C=1 => no branch, 2 cycles

Example Relative (assumed C=1, different page):

Address	Bytes	Mnemonic	
\$90FF	90 10	BCC #\$10	; BCC to different page, - NO BRANCH - jumps to ; \$9101
\$9101		next OP	; C=1 => no branch, 2 cycles (!!!)

Example Relative (assumed C=0, same page):

Address	Bytes	Mnemonic	
\$9000	90 10	BCC #\$10	; BCC to same page, - BRANCH - jumps to $\$9002 + \$10$
\$9012		next OP	; C=0 => branch, 3 cycles

<sup>\* =&</sup>gt; Add 2 if branch occurs to different page



Example Relative (assumed C=0, different page):

Address	Bytes	Mnemonic	
\$90FF	90 10	BCC #\$10	; BCC to different page, - BRANCH - jumps to : \$9111
\$9111		next OP	; C=0 => branch, 4 cycles

#### **BCS**

Operation: Branch on Carry Set (Branch on C = 1)

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	Ι	Z	С
Relative	BCS Oper	В0	2	2*	-	-	-	-	-	-	-	-

<sup>\* =&</sup>gt; Add 1 if branch occurs to same page

Table (5): BCS – Short Reference

#### Example Relative (assumed C=0, same page):

Address	Bytes	Mnemonic	
\$9000	B0 10	BCS #\$10	; BCS to same page, - NO BRANCH - jumps to \$9002
\$9002	•••	next OP	; C=0 => no branch, 2 cycles

#### Example Relative (assumed C=0, different page):

Address	Bytes	Mnemonic	
\$90FF	B0 10	BCS #\$10	; BCS to different page, - NO BRANCH - jumps to : \$9101
\$9101		next OP	; C=0 => no branch, 2 cycles (!!!)

#### Example Relative (assumed C=1, same page):

Address	Bytes	Mnemonic	
\$9000	B0 10	BCS #\$10	; BCS to same page, - BRANCH - jumps to $\$9002 + \$10$
\$9012		next OP	; C=1 => branch, 3 cycles

<sup>\* =&</sup>gt; Add 2 if branch occurs to different page



Example Relative (assumed C=1, different page):

Address	Bytes	Mnemonic	
\$90FF	B0 10	BCS #\$10	; BCS to different page, - BRANCH - jumps to : \$9111
\$9111		next OP	; C=1 => branch, 4 cycles

#### **BEQ**

Operation: Branch on result zero (Branch on Z = 1)

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	Ι	Z	С
Relative	BEQ Oper	F0	2	2*	-	-	-	-	-	-	-	-

<sup>\* =&</sup>gt; Add 1 if branch occurs to same page

Table (6): BEQ - Short Reference

Example Relative (assumed Z=0, same page):

Address	Bytes	Mnemonic	
\$9000	F0 10	BEQ #\$10	; BEQ to same page, - NO BRANCH - jumps to \$9002
\$9002	•••	next OP	; $Z=0 \Rightarrow$ no branch, 2 cycles

#### Example Relative (assumed Z=0, different page):

Address	Bytes	Mnemonic	
\$90FF	F0 10	BEQ #\$10	; BEQ to different page, - NO BRANCH - jumps to ; \$9101
\$9101	•••	next OP	; Z=0 => no branch, 2 cycles (!!!)

#### Example Relative (assumed Z=1, same page):

Address	Bytes	Mnemonic	
\$9000	F0 10	BEQ #\$10	; BEQ to same page, - BRANCH - jumps to $$9002 + $10$
\$9012		next OP	$Z=1 \Rightarrow \text{branch}, 3 \text{ cycles}$

<sup>\* =&</sup>gt; Add 2 if branch occurs to different page



Example Relative (assumed Z=1, different page):

Address	Bytes	Mnemonic	
\$90FF	F0 10	BEQ #\$10	; BEQ to different page, - BRANCH - jumps to ; \$9111
\$9111		next OP	; Z=1 => branch, 4 cycles

#### **BIT**

Operation: Bit 6 and 7 are transferred to the status register. If the result of  $A \cap M$  then Z = 1, otherwise Z = 0 ( $A \cap M \rightarrow A$ ,  $M7 \rightarrow N$ ,  $M6 \rightarrow V$ )

Addressing Mode	Assemb Form	oly Language	OP CODE	No. Bytes	No. Cycles	N	V	E	В	D	Ι	Z	С
Zero Page	BIT	Oper	24	2	3	7	6	-	-	-	-		-
Absolute	BIT	Oper	2C	3	4	7	6	-	-	-	-		-

Table (7): BIT – Short Reference

#### **BMI**

Operation: Branch on result minus (Branch on N = 1)

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	Ι	Z	C
Relative	BMI Oper	30	2	2*	-	-	-	-	-	-	-	-

<sup>\* =&</sup>gt; Add 1 if branch occurs to same page

Table (8): BMI – Short Reference

Example Relative (assumed Z=0, same page):

Address	Bytes	Mnemonic	
\$9000 \$9002	30 10	BMI #\$10 next OP	; BMI to same page, - NO BRANCH - jumps to \$9002 ; N=0 => no branch, 2 cycles

<sup>\* =&</sup>gt; Add 2 if branch occurs to different page



Example Relative (assumed Z=0, different page):

Address	Bytes	Mnemonic	
\$90FF	30 10	BMI #\$10	; BMI to different page, - NO BRANCH - jumps to ; \$9101
\$9101		next OP	; N=0 => no branch, 2 cycles (!!!)

Example Relative (assumed Z=1, same page):

Address	Bytes	Mnemonic	
\$9000	30 10	BMI #\$10	; BMI to same page, - BRANCH - jumps to $$9002 + $10$
\$9012		next OP	; N=1 => branch, 3 cycles

Example Relative (assumed Z=1, different page):

Address	Bytes	Mnemonic	
\$90FF	30 10	BMI #\$10	; BMI to different page, - BRANCH - jumps to : \$9111
\$9111		next OP	$N=1 \Rightarrow \text{branch}, 4 \text{ cycles}$

#### **BNE**

Operation: Branch on result not zero (Branch on Z = 0)

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	E	В	D	Ι	Z	С
Relative	BNE Oper	D0	2	2*	ı	-	-	-	-	-	-	-

<sup>\* =&</sup>gt; Add 1 if branch occurs to same page

Table (9): BNE – Short Reference

Example Relative (assumed Z=1, same page):

Address	Bytes	Mnemonic	
\$9000 \$9002	D0 10	BNE #\$10 next OP	; BNE to same page, - NO BRANCH - jumps to \$9002 ; Z=1 => no branch, 2 cycles

<sup>\* =&</sup>gt; Add 2 if branch occurs to different page



Example Relative (assumed Z=1, different page):

Address	Bytes	Mnemonic	
\$90FF	D0 10	BNE #\$10	; BNE to different page, - NO BRANCH - jumps to ; \$9101
\$9101		next OP	; Z=1 => no branch, 2 cycles (!!!)

Example Relative (assumed Z=0, same page):

Address	Bytes	Mnemonic	
\$9000	D0 10	BNE #\$10	; BNE to same page, - BRANCH - jumps to $\$9002 + \$10$
\$9012	•••	next OP	; Z=0 => branch, 3 cycles

Example Relative (assumed Z=0, different page):

Address	Bytes	Mnemonic	
\$90FF	D0 10	BNE #\$10	; BNE to different page, - BRANCH - jumps to : \$9111
\$9111		next OP	; Z=0 => branch, 4 cycles

#### **BPL**

Operation: Branch on result plus (Branch on N = 0)

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	E	В	D	Ι	Z	C
Relative	BPL Oper	10	2	2*	-	-	-	-	-	-	-	-


<sup>\* =&</sup>gt; Add 1 if branch occurs to same page

Table (10): BPL – Short Reference

Example Relative (assumed N=1, same page):

Address	Bytes	Mnemonic	
\$9000 \$9002	10 10 	BPL #\$10 next OP	; BPL to same page, - NO BRANCH - jumps to \$9002 ; N=1 => no branch, 2 cycles

<sup>\* =&</sup>gt; Add 2 if branch occurs to different page



Example Relative (assumed N=1, different page):

Address	Bytes	Mnemonic	
\$90FF	10 10	BPL #\$10	; BPL to different page, - NO BRANCH - jumps to ; \$9101
\$9101		next OP	; N=1 => no branch, 2 cycles (!!!)

Example Relative (assumed N=0, same page):

Address	Bytes	Mnemonic	
\$9000	10 10	BPL #\$10	; BPL to same page, - BRANCH - jumps to $$9002 + $10$
\$9012		next OP	; N=0 => branch, 3 cycles

Example Relative (assumed N=0, different page):

Address	Bytes	Mnemonic	
\$90FF	10 10	BPL #\$10	; BPL to different page, - BRANCH - jumps to : \$9111
\$9111		next OP	; $N=0 =>$ branch, 4 cycles

#### **BRK**

Operation: Forced Interrupt (PC +  $2 \downarrow$ , P  $\downarrow$ )

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	E	В	D	Ι	Z	С
Implied	BRK	00	1	7	-	-	-	-	-	1	-	-

Table (11): BRK - Short Reference

#### **BVC**


Operation: Branch on no overflow (Branch on V = 0)

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	Ι	Z	С
Relative	BVC Oper	50	2	2*	-	-	-	-	-	-	-	-

<sup>\* =&</sup>gt; Add 1 if branch occurs to same page

Table (12): BVC – Short Reference

<sup>\* =&</sup>gt; Add 2 if branch occurs to different page



Example Relative (assumed V=1, same page):

Address	Bytes	Mnemonic	
\$9000	50 10	BVC #\$10	; BVC to same page, - NO BRANCH - jumps to \$9002
\$9002		next OP	; V=1 => no branch, 2 cycles

Example Relative (assumed V=1, different page):

Address	Bytes	Mnemonic	
\$90FF	50 10	BVC #\$10	; BVC to different page, - NO BRANCH - jumps to ; \$9101
\$9101		next OP	; V=1 => no branch, 2 cycles (!!!)

Example Relative (assumed V=0, same page):

Address	Bytes	Mnemonic	
\$9000	50 10	BVC #\$10	; BVC to same page, - BRANCH - jumps to \$9002 + \$10
\$9012		next OP	; V=0 => branch, 3 cycles

Example Relative (assumed V=0, different page):

Address	Bytes	Mnemonic	
\$90FF	50 10	BVC #\$10	; BVC to different page, - BRANCH - jumps to
			; \$9111
\$9111		next OP	$V=0 \Rightarrow branch, 4 cycles$

#### **BVS**


Operation: Branch on overflow (Branch on V = 1)

Addressing M	ode	Assem Form	bly Language	OP CODE	No. Bytes	No. Cycles	N	V	E	В	D	Ι	Z	С
Relative		BVS	Oper	70	2	2*	-	-	-	-	-	-	-	-

<sup>\* =&</sup>gt; Add 1 if branch occurs to same page

Table (13): BVS – Short Reference

<sup>\* =&</sup>gt; Add 2 if branch occurs to different page



Example Relative (assumed V=0, same page):

Address	Bytes	Mnemonic	
\$9000	70 10	BVS #\$10	; BVS to same page, - NO BRANCH - jumps to \$9002
\$9002		next OP	$V=0 \Rightarrow \text{no branch}, 2 \text{ cycles}$

Example Relative (assumed V=0, different page):

Address	Bytes	Mnemonic	
\$90FF	70 10	BVS #\$10	; BVS to different page, - NO BRANCH - jumps to : \$9101
\$9101		next OP	; $V=0 \Rightarrow$ no branch, 2 cycles (!!!)

Example Relative (assumed V=1, same page):

Address	Bytes	Mnemonic	
\$9000	70 10	BVS #\$10	; BVS to same page, - BRANCH - jumps to $\$9002 + \$10$
\$9012	•••	next OP	; V=1 => branch, 3 cycles

Example Relative (assumed V=1, different page):

Address	Bytes	Mnemonic	
\$90FF	70 10	BVS #\$10	; BVS to different page, - BRANCH - jumps to ; \$9111
\$9111		next OP	$V=1 \Rightarrow \text{branch}, 4 \text{ cycles}$

#### **CLC**

Operation: Clear Carry flag  $(0 \rightarrow C)$ 

	Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	I	Z	С
Г	Implied	CLC	18	1	2	-	-	-	-	-	-	-	0

Table (14): CLC – Short Reference

#### Example:

Address	Bytes	Mnemonic	
\$9000	18	CLC	•
\$9001		next OP	; C is now 0



#### **CLD**

Operation: Clear decimal flag  $(0 \rightarrow D)$ 

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	E	В	D	Ι	Z	С
Implied	CLD	D8	1	2	-	-	-	-	0	-	-	-

Table (15): CLD – Short Reference

#### Example:

Address	Bytes	Mnemonic	
\$9000	D8	CLD	•
\$9001	•••	next OP	; D is now 0

#### **CLI**

Operation: Clear interrupt disable flag  $(0 \rightarrow I)$ 

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	Ι	Z	С
Implied	CLI	58	1	2	-	-	-	-	-	0	-	-

Table (16): CLI – Short Reference

#### Example:

Address	Bytes	Mnemonic	
\$9000	58	CLI	•
\$9001		next OP	· I is now 0

#### **CLV**

Operation: Clear overflow flag  $(0 \rightarrow O)$ 

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	Ι	Z	С
Implied	CLV	В8	1	2	-	0	-	-	-	-	-	-

Table (17): CLV - Short Reference



Example:

Address	Bytes	Mnemonic	
\$9000	B8	CLV	
\$9001		next OP	; V is now 0

#### **CMP**

Operation: Compare Memory and Accumulator (A - M)

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	I	Z	С
Immediate	CMP # Oper	C9	2	2		-	-	-	-	-	V	$\sqrt{}$
Zero Page	CMP Oper	C5	2	3		-	-	-	-	-	V	$\sqrt{}$
Zero Page, X	CMP Oper, X	D5	2	4		-	-	-	-	-	V	1
Absolute	CMP Oper	CD	3	4		-	-	-	-	-	V	$\sqrt{}$
Absolute, X	CMP Oper, X	DD	3	4*		-	-	-	-	-	V	1
Absolute, Y	CMP Oper, Y	D9	3	4*		-	-	-	-	-	$\sqrt{}$	V
(Indirect, X)	CMP (Oper, X)	C1	2	6	$\sqrt{}$	-	-	-	-	-	$\sqrt{}$	$\sqrt{}$
(Indirect), Y	CMP (Oper), Y	D1	2	5*		-	-	-	-	-	V	1

<sup>\* =&</sup>gt; Add 1 if page boundary is crossed

Table (18): CMP – Short Reference

#### **CPX**

Operation: Compare Memory and Index X (X - M)

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	I	Z	С
Immediate	CPX # Oper	E0	2	2	V	-	-	-	-	-		
Zero Page	CPX Oper	E4	2	3		-	-	-	-	-		$\sqrt{}$
Absolute	CPX Oper	EC	3	4		-	-	-	-	-		$\sqrt{}$

Table (19): CPX – Short Reference



#### **CPY**

Operation: Compare Memory and Index Y (Y - M)

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	I	Z	С
Immediate	CPY # Oper	C0	2	2		-	-	-	-	-		
Zero Page	CPY Oper	C4	2	3		-	-	-	-	-		$\sqrt{}$
Absolute	CPY Oper	CC	3	4		-	-	-	-	-		1

Table (20): CPY - Short Reference

#### **DEC**

Operation: Decrement Memory by one  $(M - 1 \rightarrow M)$ 

Addressing Mode	Assem Form	bly Language	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	Ι	Z	С
Zero Page	DEC	Oper	C6	2	5		-	-	-	-	-		-
Zero Page, X	DEC	Oper, X	D6	2	6		-	-	-	-	-		-
Absolute	DEC	Oper	CE	3	6		-	-	-	-	-		-
Absolute, X	DEC	Oper, X	DE	3	7		-	-	-	-	-		-

Table (21): DEC - Short Reference

#### DEX

Operation: Decrement index X by one  $(X - 1 \rightarrow X)$ 

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	E	В	D	Ι	Z	C
Implied	DEX	CA	1	2	V	-	-	-	-	-		-

Table (22): DEX – Short Reference

Example Implied (assume X=\$01):

Address	Bytes	Mnemonic	
\$9000	CA	DEX	•
\$9001		next OP	; X is now \$00, N=0, Z=1



<u>DEX 0000 0001 (\$01)</u> 0000 0000 (\$00), N=0, Z=1

#### **DEY**

Operation: Decrement index Y by one  $(Y - 1 \rightarrow Y)$ 

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	Ι	Z	С
Implied	DEY	88	1	2		-	-	-	-	-		-

Table (23): DEX - Short Reference

Example Implied (assume Y=\$00):

Address	Bytes	Mnemonic	
\$9000	88	DEY	•
\$9001		next OP	; Y is now \$FF, N=1, Z=0

<u>DEY 0000 0000 (\$00)</u> <u>1111 1111 (\$FF), N=1, Z=0</u>

#### **EOR**

Operation: "Exclusive-Or" memory or immediate value with accumulator A (A  $\vee$  M  $\rightarrow$  A)

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	Ι	Z	С
Immediate	EOR # Oper	49	2	2		-	-	-	-	-	V	-
Zero Page	EOR Oper	45	2	3		-	-	-	-	-	$\sqrt{}$	-
Zero Page, X	EOR Oper, X	55	2	4		-	-	-	-	-	$\sqrt{}$	-
Absolute	EOR Oper	4D	3	4		-	-	-	-	-	1	-
Absolute, X	EOR Oper, X	5D	3	4*		-	-	-	-	-	$\sqrt{}$	
Absolute, Y	EOR Oper, Y	59	3	4*		-	-	-	-	-	V	-
(Indirect, X)	EOR (Oper, X)	41	2	6		-	-	-	-	-	V	-
(Indirect), Y	EOR (Oper), Y	51	2	5*		-	-	-	-	-	V	-

\* => Add 1 if page boundary is crossed

Table (24): EOR – Short Reference



Example Immediate (assumed A is \$23):

Address Bytes Mnemonic \$9000 49 63 EOR #\$63

\$9002 ... next OP ; A is now \$40, N=0, Z=0

0110 0011 (\$63) EOR 0010 0011 (\$23)

0100 0000 (\$40), N=0, Z=0

#### **INC**

Operation: Increment Memory by one  $(M + 1 \rightarrow M)$ 

Addressing Mode	Assem Form	bly Language	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	I	Z	С
Zero Page	INC	Oper	E6	2	5	$\sqrt{}$	-	-	-	-	-	$\sqrt{}$	-
Zero Page, X	INC	Oper, X	F6	2	6		-	-	-	-	-	V	-
Absolute	INC	Oper	EE	3	6		-	-	-	-	-	V	1
Absolute, X	INC	Oper, X	FE	3	7		-	-	-	-	-	V	-

Table (25): INC - Short Reference

#### INX

Operation: Increment index X by one  $(X + 1 \rightarrow X)$ 

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	E	В	D	I	Z	С
Implied	INX	E8	1	2		-	-	-	-	-		-

Table (26): INX - Short Reference

Example Implied (assume X=\$0C):

Address	Bytes	Mnemonic	
\$9000	E8	INX	· ,
\$9001		next OP	; X is now \$0D, N=0, Z=0

<u>INX 0000 1100 (\$0C)</u> <u>0000 1101 (\$0D), N=0, Z=0</u>



#### **INY**

Operation: Increment index Y by one  $(Y + 1 \rightarrow Y)$ 

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	E	В	D	Ι	Z	С
Implied	INY	C8	1	2		-	-	-	-	-		-

Table (27): INY - Short Reference

Example Implied (assume Y=\$FF):

Address	Bytes	Mnemonic
\$9000	C8	INY
\$9001		next OP

#### **JMP**

Operation: Jump to new location ((PC + 1)  $\rightarrow$  PCL, (PC + 2)  $\rightarrow$  PCH)

Addressing Mode	Assemi Form	bly Language	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	Ι	Z	С
Absolute	JMP	Oper	4C	3	3	1	-	-	-	-	-	-	-
Indirect	JMP	(Oper)	6C	3	5	-	-	-	-	-	-	-	-

Table (28): JMP – Short Reference



#### **JSR**

Operation: Jump to subroutine saving return address  $(PC + 2 \downarrow, (PC + 1) \rightarrow PCH, (PC + 2) \rightarrow PCL)$ 

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	E	В	D	Ι	Z	C
Absolute	JSR	20	3	6	-	-	-	-	-	-	-	-

Table (29): JSR - Short Reference

#### Example:

Address	Bytes	Mnemonic	
\$9000	20 72 F0	JSR \$F072	
F072		next OP	

#### **LDA**

Operation: Load accumulator A with memory or immediate value  $(M \rightarrow A)$ 


Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	E	В	D	I	Z	С
Immediate	LDA # Oper	A9	2	2	V	-	-	-	-	-	V	-
Zero Page	LDA Oper	A5	2	3		-	-	-	-	-	V	-
Zero Page, X	LDA Oper, X	В5	2	4	V	-	-	-	-	-	V	-
Absolute	LDA Oper	AD	3	4		-	-	-	-	-	V	-
Absolute, X	LDA Oper, X	BD	3	4*	V	-	-	-	-	-	V	-
Absolute, Y	LDA Oper, Y	В9	3	4*		-	-	-	-	-	V	-
(Indirect, X)	LDA (Oper, X)	A1	2	6	V	-	-	-	-	-	V	-
(Indirect), Y	LDA (Oper), Y	B1	2	5*		-	-	-	-	-	V	-

\* => Add 1 if page boundary is crossed

Table (30): LDA - Short Reference

#### Example Immediate:

Address	Bytes	Mnemonic	
\$9000	A9 00	LDA #\$00	•
\$9002		next OP	; A is now \$00, N=0, Z=1



#### **LDX**

Operation: Load index X with memory or immediate value  $(M \rightarrow X)$ 

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	E	В	D	Ι	Z	С
Immediate	LDX # Oper	A2	2	2		-	-	-	-	-		-
Zero Page	LDX Oper	A6	2	3		-	-	-	-	-	V	-
Zero Page, Y	LDX Oper, Y	В6	2	4		-	-	-	-	-	V	-
Absolute	LDX Oper	AE	3	4		-	-	-	-	-	V	-
Absolute, Y	LDX Oper, Y	BE	3	4*		-	-	-	-	-		-

<sup>\* =&</sup>gt; Add 1 if page boundary is crossed

Table (31): LDX – Short Reference

#### Example Immediate:

Address	Bytes	Mnemonic	
\$9000	A2 8F	LDX #\$8F	•
\$9002		next OP	; X is now \$8F, N=1, Z=0

#### **LDY**

Operation: Load index Y with memory or immediate value  $(M \rightarrow Y)$ 

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	I	Z	С
Immediate	LDY # Oper	A0	2	2		-	-	-	-	-		1
Zero Page	LDY Oper	A4	2	3		-	-	-	-	-		-
Zero Page, X	LDY Oper, X	B4	2	4		-	-	-	-	-		-
Absolute	LDY Oper	AC	3	4		-	-	-	-	-		-
Absolute, X	LDY Oper, X	BC	3	4*		-	-	-	-	-		-

<sup>\* =&</sup>gt; Add 1 if page boundary is crossed

Table (32): LDY – Short Reference

#### Example Immediate:

Address	Bytes	Mnemonic	
\$9000	A0 02	LDY #\$02	•
\$9002		next OP	; Y is now \$02, N=0, Z=0



#### **LSR**

Operation: Shift Right One Bit (Memory or Accumulator)  $(0 \rightarrow \boxed{7} \ \boxed{6} \ \boxed{5} \ \boxed{4} \ \boxed{3} \ \boxed{2} \ \boxed{1} \ \boxed{0} \rightarrow C)$ 

Addressing Mode	Assem Form	bly Language	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	I	Z	С
Accumulator	LSR	A	4A	1	2	0	-	-	-	-	-	V	
Zero Page	LSR	Oper	46	2	5	0	-	-	-	-	-	V	
Zero Page, X	LSR	Oper, X	56	2	6	0	-	-	-	-	-	V	
Absolute	LSR	Oper	4E	3	6	0	-	-	-	-	-	V	V
Absolute, X	LSR	Oper, X	5E	3	7	0	-	-	-	-	-	V	$\sqrt{}$

Table (33): LSR – Short Reference

#### **NOP**


Operation: No Operation

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	E	В	D	I	Z	С
Implied	NOP	EA	1	2	-	-	-	-	-	-	-	-

Table (34): NOP – Short Reference

#### Example:

Address	Bytes	Mnemonic	
\$9000	EA	NOP	
\$9001		next OP	,



#### **ORA**

Operation: "Or" memory or immediate value with accumulator A (A V M  $\rightarrow$  A)

Addressing Mode	Assemb Form	oly Language	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	Ι	Z	С
Immediate	OR #	Oper	09	2	2		-	-	-	-	-	V	-
Zero Page	OR	Oper	05	2	3		-	-	-	-	-	V	-
Zero Page, X	OR	Oper, X	15	2	4		-	-	-	-	-		-
Absolute	OR	Oper	0D	3	4		-	-	-	-	-	V	-
Absolute, X	OR	Oper, X	1D	3	4*		-	-	-	-	-	$\sqrt{}$	-
Absolute, Y	OR	Oper, Y	19	3	4*		-	-	-	-	-		-
(Indirect, X)	OR	(Oper, X)	01	2	6		-	-	-	-	-	$\sqrt{}$	-
(Indirect), Y	OR	(Oper), Y	11	2	5*		-	-	-	-	-		-

<sup>\* =&</sup>gt; Add 1 if page boundary is crossed

Table (35): OR – Short Reference

Example Immediate (assumed A is \$8A):

Address	Bytes	Mnemonic	
\$9000	09 11	OR #\$11	;
\$9002		next OP	; A is now \$9B, N=1, Z=0

OR 0001 010 (\$8A) 1001 0001 (\$11) 1001 1011 (\$9B), N=1, Z=0

#### **PHA**

Operation: Push accumulator on stack (A ↓)

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	E	В	D	Ι	Z	С
Implied	PHA	48	1	3	-	-	-	-	-	-	-	-

Table (36): PHA – Short Reference



#### **PHP**

Operation: Push processor status on stack  $(P \downarrow)$ 

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	E	В	D	Ι	Z	С
Implied	PHP	08	1	3	-	-	-	-	-	-	-	-

Table (37): PHP – Short Reference

#### **PLA**

Operation: Pull accumulator from stack (A 1)

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	Ι	Z	С
Implied	PLA	68	1	3		-	-	-	-	-		-

Table (38): PLA – Short Reference

## **PLP**

Operation: Pull processor status from stack (P 1)

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	E	В	D	Ι	Z	С
Implied	PLP	28	1	3			F	rom	Stack	ζ.		

Table (39): PLP – Short Reference



**ROL** 

Operation: Rotate one bit left (memory or accumulator) (  $\leftarrow$  C)

( 7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	E	В	D	I	Z	С
Accumulator	ROL A	2A	1	2		-	-	-	-	-		
Zero Page	ROL Oper	26	2	5		-	-	-	-	-		
Zero Page, X	ROL Oper, X	36	2	6		-	-	-	-	-		
Absolute	ROL Oper	2E	3	6		-	-	-	-	-		
Absolute, X	ROL Oper, X	3E	3	7		-	-	-	-	-		

Table (40): ROL – Short Reference

## **ROR**

Operation: Rotate one bit right (memory or accumulator) ( $C \rightarrow$ 

N.T.	N.T.	N.T.	₹7	10	Th.	-
tor) (C	<b>→</b>	)				

Addressing Mode	Assem Form	bly Language	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	Ι	Z	С
Accumulator	ROR	A	6A	1	2		-	-	-	-	-	V	$\sqrt{}$
Zero Page	ROR	Oper	66	2	5		-	-	-	-	-	V	$\sqrt{}$
Zero Page, X	ROR	Oper, X	76	2	6		-	-	-	-	-	V	$\sqrt{}$
Absolute	ROR	Oper	6E	3	6		-	-	-	-	-	V	$\sqrt{}$
Absolute, X	ROR	Oper, X	7E	3	7		-	-	-	-	-	V	$\sqrt{}$

Table (41): ROR – Short Reference

## RTI

Operation: Return from interrupt  $(P \uparrow, PC \uparrow)$ 

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	Ι	Z	С
Implied	RTI	40	1	6			F	rom	Stack	ζ.		

Table (42): RTI – Short Reference



#### **RTS**

Operation: Return from subroutine (PC  $\uparrow$ , PC + 1  $\rightarrow$  PC)

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	E	В	D	Ι	Z	С
Implied	RTS	60	1	6	-	-	-	-	-	-	-	-

Table (43): RTS – Short Reference

#### **SBC**

Operation: Substract memory or immediate value from accumulator with borrow (A - M -  $\overline{C} \rightarrow A$ , C)

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	I	Z	С
Immediate	SBC # Oper	E9	2	2	$\sqrt{}$		-	-	-	-		
Zero Page	SBC Oper	E5	2	3			-	-	-	-		
Zero Page, X	SBC Oper, X	F5	2	4			-	-	-	-		
Absolute	SBC Oper	ED	3	4			-	-	-	-		
Absolute, X	SBC Oper, X	FD	3	4*			-	-	-	-		
Absolute, Y	SBC Oper, Y	F9	3	4*			-	-	-	-		
(Indirect, X)	SBC (Oper, X)	E1	2	6			-	-	-	-		
(Indirect), Y	SBC (Oper), Y	F1	2	5*			-	-	-	-		

<sup>\* =&</sup>gt; Add 1 if page boundary is crossed

Table (44): SBC - Short Reference

#### **SEC**

Operation: Set carry flag  $(1 \rightarrow C)$ 

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	Ι	Z	С
Implied	SEC	38	1	2	-	-	-	-	-	-	-	1

Table (45): SEC – Short Reference



Example:

Address	Bytes	Mnemonic
\$9000	38	SEC

\$9001 ... *next OP* ; C in now 1

## **SED**

Operation: Set decimal flag  $(1 \rightarrow D)$ 

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	E	В	D	I	Z	С
Implied	SED	F8	1	2	-	-	-	-	1	-	-	-

Table (46): CLD – Short Reference

#### Example:

Address	Bytes	Mnemonic	
\$9000	F8	SED	
\$9001	•••	next OP	; D in now 1

#### **SEI**

Operation: Set interrupt disable flag  $(1 \rightarrow I)$ 

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	E	В	D	Ι	Z	C
Implied	SEI	78	1	2	-	-	-	-	-	1	-	-

Table (47): SEI – Short Reference

#### Example:

Address	Bytes	Mnemonic	
\$9000	78	SEI	;
\$9001	•••	next OP	; I in now 1



#### **STA**

Operation: Store accumulator in memory  $(A \rightarrow M)$ 

Addressing Mode	Assem Form	bly Language	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	I	Z	С
Zero Page	STA	Oper	85	2	3	-	-	-	-	-	-	-	-
Zero Page, X	STA	Oper, X	95	2	4	-	-	-	-	-	-	-	-
Absolute	STA	Oper	8D	3	4	-	-	-	-	-	-	-	-
Absolute, X	STA	Oper, X	9D	3	5	-	-	-	-	-	-	-	-
Absolute, Y	STA	Oper, Y	99	3	5	-	-	-	-	-	-	-	-
(Indirect, X)	STA	(Oper, X)	81	2	6	-	-	-	-	-	-	-	-
(Indirect), Y	STA	(Oper), Y	91	2	6	-	-	-	-	-	-	-	-

Table (48): STA – Short Reference

## **STX**

Operation: Store index X in memory  $(X \rightarrow M)$ 

Addressing Mode	Assembly Form	Language	OP CODE	No. Bytes	No. Cycles	N	V	E	В	D	I	Z	С
Zero Page	STX O <sub>I</sub>	per	86	2	3	-	-	-	-	-	-	-	-
Zero Page, Y	STX O <sub>I</sub>	per, Y	96	2	4	-	-	-	-	-	-	-	-
Absolute	STX O <sub>1</sub>	per	8E	3	4	-	-	-	-	-	-	-	-

Table (49): STX – Short Reference

#### **STY**

Operation: Store index Y in memory  $(Y \rightarrow M)$ 

Addressing Mode	Assem Form	bly Language	OP CODE	No. Bytes	No. Cycles	N	V	E	В	D	Ι	Z	С
Zero Page	STY	Oper	84	2	3	-	-	-	-	-	-	-	-
Zero Page, X	STY	Oper, X	94	2	4	-	-	-	-	-	-	-	-
Absolute	STY	Oper	8C	3	4	-	-	-	-	-	-	-	-

Table (50): STY - Short Reference



#### **TAX**

Operation: Transfer accumulator A to index  $X (A \rightarrow X)$ 

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	E	В	D	Ι	Z	С
Implied	TAX	AA	1	2		-	-	-	-	-		-

Table (51): TAX – Short Reference

Example Implied (assume A=\$5D):

Address	Bytes	Mnemonic	
\$9000	AA	TAX	•
\$9001		next OP	; X is now \$5D, N=0, Z=0

## **TAY**

Operation: Transfer accumulator A to index  $Y (A \rightarrow Y)$ 

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	E	В	D	I	Z	C
Implied	TAY	A8	1	2	V	-	-	-	-	-		-

Table (52): TAY – Short Reference

Example Implied (assume A=\$89):

Address	Bytes	Mnemonic	
\$9000	A8	TAY	•
\$9001		next OP	; Y is now \$89, N=1, Z=0

#### **TSX**

Operation: Transfer stack pointer S to index  $X (S \rightarrow X)$ 

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	E	В	D	Ι	Z	С
Implied	TSX	BA	1	2		-	-	-	-	-		-

Table (53): TSX – Short Reference



Example Implied (assume S=\$F2):

Address	Bytes	Mnemonic	
\$9000	BA	TSX	
\$9001		next OP	

next OP ; X is now \$F2, N=1, Z=0

#### **TXA**

Operation: Transfer index X to accumulator A  $(X \rightarrow A)$ 

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	E	В	D	I	Z	С
Implied	TXA	8A	1	2		-	-	-	-	-		-

Table (54): TXA - Short Reference

Example Implied (assume X=\$00):

Address	Bytes	Mnemonic	
\$9000	8A	TXA	
\$9001		next OP	

\$9001 ... next OP ; A is now \$00, N=0, Z=1

#### **TXS**

Operation: Transfer index X to stack pointer  $S(X \rightarrow S)$ 

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	Ι	Z	С
Implied	TXS	9A	1	2	-	-	-	-	-	-	-	-

Table (55): TXS – Short Reference

Example Implied (assume X=\$E0):

Address	Bytes	Mnemonic	
\$9000	9A	TXS	
\$9001		next OP	; S is now \$E0 (all flags are uneffected



## **TYA**

Operation: Transfer index Y to accumulator A  $(Y \rightarrow A)$ 

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	Ι	Z	С
Implied	TYA	98	1	2		-	-	-	-	-		-

Table (56): TYA – Short Reference

Example Implied (assume Y=\$14):

Address	Bytes	Mnemonic	
\$9000	98	TYA	•
\$9001	•••	next OP	; A is now \$14, N=0, Z=0



4

## Registers

This section specifies all internal registers. It should completely cover the interface between the core and the host as seen from the software view.

## **List of Registers**

Name	Address	Width	Access	Description

**Table 1: List of registers** 

## Register 1 – Description

(You shall choose the style of register you prefer. Do not use both options in one and the same document.)

Bit #	Access	Description

Reset Value:

Reg\_Name: 0000h

31	30	29	28	•••	8	7	6	5	4	3	2	1	0
													_

**Table 2: Description of registers** 

Reset Value:

Reg Name: 0000h



5

## Clocks

This section specifies all the clocks. All clocks, clock domain passes and the clock relations should be described.

Name	Source	Rates	(MHz)		Remarks	Description
		Max Min		Resolution		

Table 3: List of clocks



# **Appendix A**

## **Timing Diagrams**



## ADC, SBC




Figure (3): ADC, SBC – Timing Diagram "Immediate"




Figure (4): ADC, SBC - Timing Diagram "Zero Page"






Figure (5): ADC, SBC - Timing Diagram "Zero Page, X"




Figure (6): ADC, SBC – Timing Diagram "Absolute"






Figure (7): ADC, SBC – Timing Diagram "Absolute, X" – no page crossing




Figure (8): ADC, SBC – Timing Diagram "Absolute, X" – page crossing






Figure (9): ADC, SBC – Timing Diagram "Absolute, Y" – no page crossing




Figure (10): ADC, SBC – Timing Diagram "Absolute, Y" – page crossing






Figure (11): ADC, SBC – Timing Diagram "(Indirect, X)"





Figure (12): ADC, SBC - Timing Diagram "(Indirect), Y" - no page crossing






Figure (13): ADC, SBC - Timing Diagram "(Indirect), Y" - page crossing






Figure (14): AND, CMP, CPX, CPY, EOR, LDA, LDX, LDY, ORA - Timing Diagram "Immediate"





Figure (15): AND, BIT, CMP, CPX, CPY, EOR, LDA, LDX, LDY, ORA - Timing Diagram "Zero Page"






Figure (16): AND, CMP, EOR, LDA, LDY, ORA - Timing Diagram "Zero Page, X"




Figure (17): AND, BIT, CMP, CPX, CPY, EOR, LDA, LDX, LDY, ORA - Timing Diagram "Absolute"






Figure (18): AND, CMP, EOR, LDA, LDY, ORA - Timing Diagram "Absolute, X" - no page crossing





Figure (19): AND, CMP, EOR, LDA, LDY, ORA - Timing Diagram "Absolute, X" - page crossing






Figure (20): AND, CMP, EOR, LDA, LDX, ORA - Timing Diagram "Absolute, Y" - no page crossing




Figure (21): AND, CMP, EOR, LDA, LDX, ORA - Timing Diagram "Absolute, Y" - page crossing






Figure (22): AND, CMP, EOR, LDA, ORA – Timing Diagram "(Indirect, X)"




Figure (23): AND, CMP, EOR, LDA, ORA - Timing Diagram "(Indirect), Y" - no page crossing






Figure (24): AND, CMP, EOR, LDA, ORA - Timing Diagram "(Indirect), Y" - page crossing



## BCC, BCS, BVC, BVS, BPL, BMI, BEQ, BNE




Figure (25): BCC, BCS, BVC, BVS, BPL, BMI, BEQ, BNE - Timing Diagram "no branch, same page"




Figure (26): BCC, BCS, BVC, BVS, BPL, BMI, BEQ, BNE - Timing Diagram "no branch, different page"



#### BCC, BCS, BVC, BVS, BPL, BMI, BEQ, BNE (cont.)




Figure (27): BCC, BCS, BVC, BVS, BPL, BMI, BEQ, BNE - Timing Diagram "branch, same page"




Figure (28): BCC, BCS, BVC, BVS, BPL, BMI, BEQ, BNE - Timing Diagram "branch, different page"



#### **BRK**





Figure (29): BRK – Timing Diagram "Implied"



## ASL, LSR, ROL, ROR, DEC, INC




Figure (30): ASL A, LSR A, ROL A, ROR A – Timing Diagram "Immediate"




Figure (31): ASL, LSR, ROL, ROR, DEC, INC - Timing Diagram "Zero Page"

#### ASL, LSR, ROL, ROR, DEC, INC (cont.)




Figure (32): ASL, LSR, ROL, ROR, DEC, INC - Timing Diagram "Zero Page, X"




Figure (33): ASL, LSR, ROL, ROR, DEC, INC - Timing Diagram "Absolute"

#### ASL, LSR, ROL, ROR, DEC, INC (cont.)




Figure (34): ASL, LSR, ROL, ROR, DEC, INC – Timing Diagram "Absolute, X"



## CLC, CLD, CLI, CLV, DEX, DEY, INX, INY, SEC, SED, SEI, TAX, TAY, TSX, TXA, TYA




Figure (35): CLC, CLD, CLI, CLV, DEX, DEY, INX, INY, SEC, SED, SEI, TAX, TAY, TSX, TXA, TYA – Timing Diagram



#### **JMP**




Figure (36): JMP – Timing Diagram "Absolute"




Figure (37): JMP – Timing Diagram "Indirect"



## **JSR**




Figure (38): JSR – Timing Diagram



## NOP, TXS




Figure (39): NOP, TXS – Timing Diagram



## PLA, PLP




Figure (40): PLA, PLP - Timing Diagram "Implied"



## PHA, PHP





Figure (41): PHA, PHP – Timing Diagram "Implied"



#### **RTI**





Figure (42): RTI – Timing Diagram "Implied"



#### **RTS**




Figure (43): RTS – Timing Diagram "Implied"



## STA, STX, STY




Figure (44): STA, STX, STY - Timing Diagram "Zero Page"




Figure (45): STA, STY – Timing Diagram "Zero Page, X"



#### STA, STX, STY (cont.)




Figure (46): STX - Timing Diagram "Zero Page, Y"




Figure (47): STA, STX, STY – Timing Diagram "Absolute"



#### STA, STX, STY (cont.)




Figure (48): STA – Timing Diagram "Absolute, X"




Figure (49): STA – Timing Diagram "Absolute, Y"



#### STA, STX, STY (cont.)




Figure (50): STA – Timing Diagram "(Indirect, X)"




Figure (51): STA – Timing Diagram "(Indirect), Y"





## **Instruction Table**

	•	-	7	3	4	w	9	7	∞	6	¥	B	೦	Ω	H	14	-
1																	F
E	ASL ABS 3 6	ASL ABS,X 3 7	ROL ABS	ROL ABS,X	LSR ABS 3 6	LSR ABS,X 3 7	ROR ABS 3 6	ROR ABS,X 3 7	STX ABS 3 4		LDX ABS 3 4	LDX ABS,Y 3 4*	DEC ABS 3 6	DEC ABS,X 3 7	INC ABS 3 6	INC ABS,X 3 7	E
D	ORA ABS 3 4	ORA ABS,X 3 4"	AND ABS	AND ABS,X 3 4"	EOR ABS 3 4	EOR ABS,X 3 4**	ADC ABS 3 4+	ADC ABS,X 3 4*+	STA ABS 3 4	STA ABS,X 3 5	LDA ABS 3 4	LDA ABS,X 3 4**	CMP ABS 3 4	CMP ABS,X 3 4*	SBC ABS 3 4+	SBC ABS,X 3 4*+	O
၁			BIT ABS		JMP ABS 3 3		JMP (ABS) 3 5		STY ABS 3 4		LDY ABS 3 4	LDY ABS,X 3 4**	CPY ABS 3 4		CPX ABX 3 4		C
В																	В
A	ASL Accum 1 2		ROL Accum		LSR Accum 1 2		ROR Accum 1 2		TXA Implied 1 2	TXS Implied 1 2	TAX Implied 1 2	TSX Implied 1 2	DEX Implied 1 2		NOP Implied 1 2		A
6	ORA IMM 2 2	ORA ABS,Y 3 4*	AND IMM	AND ABS,Y 2 4**	EOR IMM 2 2	EOR ABS,Y 3 4**	ADC IMM 2 2+	ADC ABS,Y 3 4*+		STA ABS,Y 3 5	LDA IMM 2 2	LDA ABS,Y 3 4**	CMP IMM 2 2	CMP ABS,Y 3 4**	SBC IMM 2 2+	SBC ABS,Y 3 4*+	6
œ	PHP Implied 1 3	CLC Implied	PLP Implied	SEC Implied 1 3	PHA Implied 1 3	CLI Implied 1 3	PLA Implied 1 3	SEI Implied 1 3	DEY Implied 1 3	TYA Implied 1 3	TAY Implied 1 3	CLV Implied 1 3	INY Implied 1 3	CLD Implied 1 3	INX Implied 1 3	SED Implied 1 3	<b>%</b>
7																	7
9	ASL ZP 2 5	ASL ZP,X 2 6	ROL ZP	ROL ZPX 2 6	LSR ZP 2 5	LSR ZP,X 2 6	ROR ZP 2 5	ROR ZP,X 2 6	STX ZP 2 3	STX ZP,Y 2 4	LDX ZP	LDX ZP,Y 2 4	DEC ZP 2 5	DEC ZP,X 2 6	INC ZP 2 5	INC ZPX 2 6	9
S.	ORA ZP 2 3	ORA ZP,X 2 4	AND ZP	AND ZP,X 2 4	EOR ZP 2 3	EOR ZP,X 2 4	ADC ZP 2 3+	ADC ZP,X 2 4+	STA ZP 2 3	STA ZP,X 2 4	LDA ZP 2 3	LDA ZP,X 2 4	CMP ZP 2 3	CMP ZP,X 2 4	SBC ZP 2 3+	SBC ZP,X 2 4+	10
4			BIT ZP						STY ZP 2 3	STY ZP,X 2 4	LDY ZP 2 3	LDY ZP,X 2 4	CPY ZP 2 3		CPX ZP 2 3		4
3																	3
2																	2
1	ORA (IND,X) 2 6	ORA (IND),Y 2 S*	AND (IND,X)	AND (IND),Y 2 S*	EOR (IND,X)	EOR (IND),Y 2 S*	ADC (IND,X) 2 6	ADC (IND),Y 2 5*+	STA (IND,X) 2 6	STA (IND),Y 2 6	LDA (IND,X) 2 6	LDA (IND),Y 2 S*	CMP (IND,X) 2 6	CMP (IND),Y 2 S*	SBC (IND,X) 2 6+	SBC (IND),Y 2 5*+	1
0	BRK Implied 1 7	BPL Relative	JSR ABS	BMI Relative	RTI Implied 1 6	BVC Relative 2 2***	RTS Implied 1 6	BVS Relative 2 2***		BCC Relative 2 2***	LDY IMM 2 2	BCS Relative 2 2***	CPY IMM 2 2	BNE Relative 2 2****	CPX IMM 2 2	BEQ Relative 2 2***	0
	0	-	7	6	4	w	9	7	œ	6	Ą	В	ပ	Q	M	<u>r</u>	Г



## Index

This section contains an alphabetical list of helpful document entries with their corresponding page numbers.