Skip to content
View AndresNavarro82's full-sized avatar

Block or report AndresNavarro82

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. vt52-fpga vt52-fpga Public

    Verilog 95 9

  2. vt52-fpga-ax2 vt52-fpga-ax2 Public

    vt52-fpga port to the TinyFPGA AX2

    Verilog 4

  3. klisp klisp Public

    Forked from dbohdan/klisp

    C 3 1

  4. riscv_vt52 riscv_vt52 Public

    Forked from acmoser/riscv_vt52

    An attempt to cram picosoc (from the tinyfpga bx repository), vt52-fpga, and verilog-uart into one verilog wrapper.

    Verilog 2 2

  5. prjtrellis prjtrellis Public

    Forked from YosysHQ/prjtrellis

    Documenting the Lattice ECP5 bit-stream format.

    Verilog

  6. cuarto_d cuarto_d Public

    Python