Skip to content
View Andy-wang1988's full-sized avatar

Block or report Andy-wang1988

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Andy-wang1988/README.md
  • 👋 Hi, I’m @Andy-wang1988 I'm a digital chip verification engieer
  • 👀 I’m interested in ...
  • 🌱 I’m currently learning verilog,Systemverilog,C/C++,python and UVM
  • 💞️ I’m looking to collaborate on ...
  • 📫 How to reach me ... if need to contact with me,send e-mail to w15602321758@163.com

Popular repositories Loading

  1. PCI-E PCI-E Public

    1

  2. automatminer automatminer Public

    Forked from hackingmaterials/automatminer

    An automatic engine for predicting materials properties.

    Python 1

  3. uvm_axi uvm_axi Public

    Forked from funningboy/uvm_axi

    uvm AXI BFM(bus functional model)

    Verilog

  4. Andy-wang1988 Andy-wang1988 Public

    Config files for my GitHub profile.

  5. MUX-Verilog MUX-Verilog Public

    Forked from tanmay-mohapatra/MUX-Verilog

    Designing MUX 4:1 using verilog HDL

  6. github-slideshow github-slideshow Public

    A robot powered training repository 🤖

    HTML