Skip to content

This is our hardware design from our BsC thesis, Design of a hardware system for evaluating power consumption of SRAM memories with ECC

License

Notifications You must be signed in to change notification settings

Beoveo/Trabajo-de-Fin-de-Grado

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

32 Commits
 
 
 
 
 
 
 
 

Repository files navigation

Trabajo-de-Fin-de-Grado

Este es nuestro diseño hardware para el TFG titulado: Diseño de un sistema HW para evaluar el consumo de potencia de memorias SRAM con ECC.

This is our hardware design from our BsC thesis: Design of a hardware system for evaluating power consumption of SRAM memories with ECC.

About

This is our hardware design from our BsC thesis, Design of a hardware system for evaluating power consumption of SRAM memories with ECC

Topics

Resources

License

Stars

Watchers

Forks

Languages