

## INSTITUTO POLITÉCNICO NACIONAL ESCUELA SUPERIOR DE CÓMPUTO



### -----DISEÑO DE SISTEMAS DIGITALES-----

#### **TAREA 1**

Decodificadores

#### **ALUMNO:**

Meza Vargas Brandon David – 2020630288

**GRUPO:** 2CM14

### **PROFESOR:**

Claudia Alejandra López Rodríguez


### BCD A 7 SEGMENTOS CON ENTRADA DE CONTROL

## Tabla de verdad control igual a 0

#	C	E3	<b>E2</b>	<b>E</b> 1	<b>E0</b>	A	В	С	D	E	F	G
0	0	0	0	0	0	0	0	0	0	0	0	1
1	0	0	0	0	1	1	0	0	1	1	1	1
2	0	0	0	1	0	0	0	1	0	0	1	0
3	0	0	0	1	1	0	0	0	0	1	1	0
4	0	0	1	0	0	1	0	0	1	1	0	0
5	0	0	1	0	1	0	1	0	0	1	0	0
6	0	0	1	1	0	1	1	0	0	0	0	0
7	0	0	1	1	1	0	0	0	1	1	1	1
8	0	1	0	0	0	0	0	0	0	0	0	0
9	0	1	0	0	1	0	0	0	1	1	0	0
A	0	1	0	1	0	1	1	1	1	1	1	1
В	0	1	0	1	1	1	1	1	1	1	1	1
C	0	1	1	0	0	1	1	1	1	1	1	1
D	0	1	1	0	1	1	1	1	1	1	1	1
E	0	1	1	1	0	1	1	1	1	1	1	1
F	0	1	1	1	1	1	1	1	1	1	1	1

# Tabla de verdad control igual a 1

#	C	E3	<b>E2</b>	<b>E</b> 1	<b>E0</b>	A	В	С	D	E	F	G
0	1	0	0	0	0	0	0	0	0	0	0	1
1	1	0	0	0	1	1	0	0	1	1	1	1
2	1	0	0	1	0	0	0	1	0	0	1	0
3	1	0	0	1	1	0	0	0	0	1	1	0
4	1	0	1	0	0	1	0	0	1	1	0	0
5	1	0	1	0	1	0	1	0	0	1	0	0
6	1	0	1	1	0	1	1	0	0	0	0	0
7	1	0	1	1	1	0	0	0	1	1	1	1
8	1	1	0	0	0	0	0	0	0	0	0	0
9	1	1	0	0	1	0	0	0	1	1	0	0
A	1	1	0	1	0	0	0	0	1	0	0	0
В	1	1	0	1	1	1	1	0	0	0	0	0
C	1	1	1	0	0	0	1	1	0	0	0	1
D	1	1	1	0	1	1	0	0	0	0	1	0
E	1	1	1	1	0	0	1	1	0	0	0	0
F	1	1	1	1	1	0	1	1	1	0	0	0



### Descripción en VHDL

```
library ieee;
use ieee.std_logic_1164.all;
entity DECO is
     port( E: in std_logic_vector(3 downto 0);
           C: in std logic;
           DISPLAY: out std_logic_vector(6 downto);
         );
end entity;
architecture A_DECO of DECO is
 constant DIG0: std_logic_vector(6 downto 0):= "0000001";
 constant DIG1: std_logic_vector(6 downto 0):= "1001111"
 constant DIG2: std logic vector(6 downto 0):= "0010010"
 constant DIG3: std logic vector(6 downto 0):= "0000110"
 constant DIG4: std_logic_vector(6 downto 0):= "1001100"
 constant DIG5: std_logic_vector(6 downto 0):= "0100100"
 constant DIG6: std_logic_vector(6 downto 0):= "1100000"
 constant DIG7: std logic vector(6 downto 0):= "0001111";
 constant DIG8: std logic vector(6 downto 0):= "0000000";
 constant DIG9: std logic vector(6 downto 0):= "0001100";
 constant DIGA: std_logic_vector(6 downto 0):= "0001000";
 constant DIGB: std logic vector(6 downto 0):= "1100000";
 constant DIGC: std logic vector(6 downto 0):= "0110001";
 constant DIGD: std logic vector(6 downto 0):= "1000010";
 constant DIGE: std logic vector(6 downto 0):= "0110000";
 constant DIGF: std logic vector(6 downto 0):= "0111000";
 constant ERR: std_logic_vector(6 downto 0):= "1111111";
 begin
    process(E, C)
      begin
        if(C = '0') then
          case E is
           when "0000" => DISPLAY <= DIG0;
           when "0001" => DISPLAY <= DIG1;
```

```
"0010" => DISPLAY <= DIG2;
            when
                  "0011" => DISPLAY <= DIG3;
            when
            when
                  "0100" => DISPLAY <= DIG4;
            when
                 "0101" => DISPLAY <= DIG5;
            when
                 "0110" => DISPLAY <= DIG6;
                 "0111" => DISPLAY <= DIG7;
            when
            when "1000" => DISPLAY <= DIG8;
            when "1001" => DISPLAY <= DIG9;
            when others => DISPLAY <= ERR;
          end case;
        elsif(c = '1') then
          case E is
            when
                 "0000" => DISPLAY <= DIG0;
            when
                 "0001" => DISPLAY <= DIG1;
                 "0010" => DISPLAY <= DIG2;
            when
                 "0011"
            when
                         => DISPLAY <= DIG3;
                 "0100"
            when
                         => DISPLAY <= DIG4;
                  "0101"
            when
                         => DISPLAY <= DIG5;
                 "0110"
            when
                         => DISPLAY <= DIG6;
                  "0111"
                         => DISPLAY <= DIG7;
            when
                 "1000"
                         => DISPLAY <= DIG8;
            when
            when
                  "1001"
                         => DISPLAY <= DIG9;
                  "1010"
            when
                         => DISPLAY <= DIGA;
            when
                 "1011" => DISPLAY <= DIGB;
            when
                 "1100" => DISPLAY <= DIGC;
            when "1101" => DISPLAY <= DIGD;
            when "1110" => DISPLAY <= DIGE;
            when "1111" => DISPLAY <= DIGF;
            when others => DISPLAY <= ERR;
          end case;
        else
          DISPLAY <= ERR;
        end if;
    end process;
end A_DECO;
```