



POLITECNICO DI TORINO

CORSO DI LAUREA MAGISTRALE IN INGEGNERIA ELETTRONICA

INTEGRATED SYSTEMS ARCHITECTURE

Laboratory 3

Bernunzo Angela 198721
Busignani Fabio 197883
Gianoglio Emanuele 200090

February 9, 2014

CONTENTS

Introduction	1
1 HARDWARE DESCRIPTION	2
1.1 A brief introduction to Viterbi algorithm	2
1.2 Description of SystemC sources code	3
1.2.1 Study of the architecture	3
1.2.2 Realization of source codes	4
2 FIRST SIMULATION WITH G++	5
3 SECOND SIMULATION WITH MODELSIM	8
4 THIRD SIMULATION WITH VERILOG SOURCE	9
A APPENDIX - CODE	10
A.1 SystemC	10
A.1.1 Constants	10
A.1.2 ACS4	10
A.1.3 Test-Bench	26
A.1.4 Data Generator	29
A.1.5 Data Writer	30
A.1.6 Starter	32
A.1.7 ACS4_rtl	33
A.2 Matlab	34
A.2.1 From two's complement to integer function	34
A.2.2 From integer to two's complement function	34
A.2.3 Input Creator	35
A.2.4 ACS4	35
A.2.5 Test-Bench	37
A.3 C	37

INTRODUCTION

The aim of this third laboratory is to design with *SystemC* a *4-state add-compare-select* (acs) unit and simulate it in different ways to achieve a significant test-bench. This project is divided into four different steps, three of them are simulations:

1. Description of our architecture in SystemC (Sec.1).
2. First simulation using *G++* and *GTKwave* (Sec.2).
3. Second simulation using *Modelsim* (Sec.3).
4. Third simulation using *Modelsim mixed SystemC-verilog languages* (Sec.4).

In order to achieve this project we used the following softwares:

- **G++ Compiler** to compile the source code of Viterbi decoder;
- **GTKwave** to view the waveforms generated by source code for behavioral simulation;
- **Modelsim** to compile and simulate SystemC and verilog source codes of the architecture;
- **Matlab** and **Code::Blocks** to verify results obtained by first simulation.

In the following sections the steps that we have followed are shown.

1

HARDWARE DESCRIPTION

1.1 A BRIEF INTRODUCTION TO VITERBI ALGORITHM

The Viterbi algorithm is widely used to check sequential error-control codes, and to detect symbol in channels with memory.

It is useful to find the most likely noiseless sequence given a noise corrupted finite-state sequence.

To realize this behavior, this algorithm is described by a Mealy finite state machine, in which for every input an output signal is associated (Fig.1).




Figure 1.: 4-state STG and trellis

The state transition diagram (STG) in (Fig.1) can also be described using a time indexed equivalent *trellis diagram*, which describes all the state transition.

If a sequence of symbols, generated from a trellis, is corrupted by noise, the Viterbi algorithm can find the closest sequence of symbols in the given trellis.

Anyway, in this laboratory experience, we had to design an operation in trellis representation: the **Add-Compare-Select** function (ACS). This function is used to compute the new state metrics of the trellis.

1.2 DESCRIPTION OF SYSTEMC SOURCES CODE

For the realization of *SystemC* sources code we followed the given document to understand the design steps.

1.2.1 Study of the architecture

First of all we studied the architecture of *ACS4*, shown in (Fig.2).




Figure 2.: a_k computation architecture

By looking at (Fig.2) we observed that the *ACS4* is made of:

- 7 adders;
- 4 ACS blocks;
- 4 registers.

We could divide all this structure in two macro block: combinational one and sequential one. However our choice is to divide each combinational component (each adder and

ACS) in order to achieve a simulation which is as close as possible to verilog one. Because every component has different sensitivity list.

In fact, looking at (Sec.A.1.2), twelve function can be seen: eleven for combinational components, and one for sequential components.

1.2.2 Realization of source codes

After that the decisions about how to divide hardware in blocks are taken, we wrote the SystemC code.

To make a parametric design we created a header file containing the value of parameters (Sec.A.1.1).

ACS4 architecture is described through two file shown in (Sec.A.1.2):

- Header, in which we declared the function declarations of internal blocks, the internal, input and output signals. For each internal block we had to write the sensitivity list.
- Cpp, in which we wrote the code that implements the methods.

In our codes two different model can be seen: *synthesizable* and *not-synthesizable* divided by preprocessor directives. The first model can be used for physical realization of the architecture (that is not the goal of this laboratory experience). While, the second model is used for hardware simulation of the system.

To realize the delays there isn't an assignment in SystemC. But, we exploited the **event-driven** simulation. In that way, we can signal an event with method `notify()`, delayed of a given amount of time. Each function works on dummy signals and every time that an event occurs, the values of these signal are put on the real ones.

There are two different delay values, one for propagation delay (t_{pd}) of combinational components and *clock-to-output delay* (t_{co}) of sequential components.

2 | FIRST SIMULATION WITH G++

Before starting with the simulation, we needed to create a test-bench. We had to provide a number of signal for testing the *ACS4*:

- a clock;
- an asynchronous reset;
- a synchronous clear;
- a couple of input signal.

Following the given example we realized a structural test-bench. This means that we built different classes:

1. **Starter**, shown in (Sec.A.1.6). It generates the asynchronous reset signal.
2. **Data Generation**, shown in (Sec.A.1.4). It generates the CLEAR and input (C0 ,C1) signals.
3. **Data Writer**, shown in (Sec.A.1.5). It implements a sequential process that allows to write the output of *ACS4* on a file.

The objects of all these class are connected together in the **test-bench** file, shown in (Sec.A.1.3).




Figure 3.: Test-bench block diagram

(Fig.3) shows how the different blocks are connected in *test-bench*.

To simulate with *G++* compiler we wrote the Makefile, which is a file containing rules to manage the creation of an executable file. The content of this file is:

```
1 CC=g++
2 #CFLAGS=-O3 -Wall
3 CFLAGS=-O0 -g -Wall
4 #LFLAGS=-lsystemc -lm
5 LFLAGS=-lsystemc

6
7 IDIR=/software/SystemC/systemc-2.2.0/include
8 LDIR=/software/SystemC/systemc-2.2.0/lib-linux64
9 #IDIR=/usr/local/systemc-2.2.0/include
10 #LDIR=/usr/local/systemc-2.2.0/lib-linux
11 #LDIR=/usr/local/systemc-2.2.0/lib-cygwin

12
13 SRCDIR=./src
14 OBJDIR=./obj
15 BINDIR=./bin
16 TBDIR=./tb

17
18 $(BINDIR)/tb_acs4 :: $(OBJDIR)/acs4.o $(OBJDIR)/starter.o \
19                     $(OBJDIR)/data_gen.o $(OBJDIR)/data_writer.o \
20                     $(OBJDIR)/tb_acs4.o
21                     $(CC) $? -o $@ -L $(LDIR) $(LFLAGS)

22
23 $(OBJDIR)/tb_acs4.o :: $(TBDIR)/tb_acs4.cpp
24                     $(CC) $(CFLAGS) -c $? -o $@ -I $(IDIR) -I $(SRCDIR)
25
26 $(OBJDIR)/starter.o :: $(TBDIR)/starter.cpp
27                     $(CC) $(CFLAGS) -c $? -o $@ -I $(IDIR) -I $(SRCDIR)
28
29 $(OBJDIR)/data_gen.o :: $(TBDIR)/data_gen.cpp
30                     $(CC) $(CFLAGS) -c $? -o $@ -I $(IDIR) -I $(SRCDIR)
31
32 $(OBJDIR)/data_writer.o :: $(TBDIR)/data_writer.cpp
33                     $(CC) $(CFLAGS) -c $? -o $@ -I $(IDIR) -I $(SRCDIR)
34
35 $(OBJDIR)/acs4.o :: $(SRCDIR)/acs4.cpp
36                     $(CC) $(CFLAGS) -c $? -o $@ -I $(IDIR) -I $(SRCDIR)
37
38 clean ::
39         rm -rf $(BINDIR)/* $(OBJDIR)/*
```


The waveforms resulted by this simulation are viewed using *GTKwave*, and show in (Fig.4)




Figure 4.: G++ compiler and GTKwave viewer

The results are stored in `results.txt`. This file is used by us to check the correct behavior of our *ACS4*. In fact, using *Matlab* we created another high level description of the architecture (shows in (Sec.A.2)) which store the results in `output.txt`. Finally using the C program shows in (Sec.A.3) we obtained that the results are correct. So, we could proceed with the others two simulation.

3 | SECOND SIMULATION WITH MODELSIM

The second simulation use *Modelsim* both to compile and to view the results. After a few modifications of test-bench file we started the simulation, obtaining as result the waveforms shown in (Fig.5)




Figure 5.: Modelsim simulation

Of course, the waveforms are the same that previous simulation, because the source codes are also the same.

THIRD SIMULATION WITH VERILOG SOURCE

For this last simulation we had substituted the *SystemC ACS4* module with the corresponding verilog one.

Following the steps indicated in the given example, that include the creation of a *SystemC* wrapper for connecting the verilog component (shows in (Sec.A.1.7)), we performed this last simulation using *Modelsim*.

The result is shown in (Fig.6).




Figure 6.: Modelsim simulation with verilog source

As we can see by (Fig.6) the simulation give us the same waveform than the previous ones. Also the width of output glitch, due to internal delay, is the same.

This means that our *SystemC* source codes describes the same architecture of verilog one.



APPENDIX - CODE

A.1 SYSTEMC

A.1.1 Constants

```
1 #ifndef __CONSTANTS_H
2 #define __CONSTANTS_H
3 #define Cbit 5
4 #define Abit 8
5 #define Gbit 6
6
7 #define NPROC_TCO 1
8 #define NPROC_TPD 2
9
10 #define TB_CLK_PERIOD 20
11 #define TB_TPD 2
12 #define TB_TCO 1
13
14 #define SIM_CYCLES_OFFSET 5
15
16 #endif
```

A.1.2 ACS4

Header

```
#include<systemc.h>
2 #include"constants.h"
3
4 #ifndef __ACS4_H
5 #define __ACS4_H
6
7 SC_MODULE (ACS4)
8 {
9     //entity
10     public:
11     sc_in<bool> CLK;
12     sc_in<bool> RST_n;
13     sc_in<bool> CLEAR;
14     sc_in< sc_int<Cbit> > C0;
15     sc_in< sc_int<Cbit> > C1;
```

```

16  sc_out< sc_int<Abit> > A0;
    sc_out< sc_int<Abit> > A1;
18  sc_out< sc_int<Abit> > A2;
    sc_out< sc_int<Abit> > A3;
20
    //internal signals
22  private:
    sc_signal< sc_int<Abit> > a0_reg;
24  sc_signal< sc_int<Abit> > a1_reg;
    sc_signal< sc_int<Abit> > a2_reg;
26  sc_signal< sc_int<Abit> > a3_reg;

28  sc_signal< sc_int<Gbit> > g1;
    sc_signal< sc_int<Gbit> > g2;
30  sc_signal< sc_int<Gbit> > g3;

32  sc_signal< sc_int<Abit> > a0_a0_g0;
    sc_signal< sc_int<Abit> > a0_a2_g3;
34  sc_signal< sc_int<Abit> > a1_a2_g0;
    sc_signal< sc_int<Abit> > a1_a0_g3;
36  sc_signal< sc_int<Abit> > a2_a3_g2;
    sc_signal< sc_int<Abit> > a2_a1_g1;
38  sc_signal< sc_int<Abit> > a3_a1_g2;
    sc_signal< sc_int<Abit> > a3_a3_g1;
40
    #ifndef __CTOS__
42  sc_signal< sc_int<Abit> > a0_reg_i;
    sc_signal< sc_int<Abit> > a1_reg_i;
44  sc_signal< sc_int<Abit> > a2_reg_i;
    sc_signal< sc_int<Abit> > a3_reg_i;
46
    sc_signal< sc_int<Gbit> > g1_i;
48  sc_signal< sc_int<Gbit> > g2_i;
    sc_signal< sc_int<Gbit> > g3_i;
50
    sc_signal< sc_int<Abit> > a0_a0_g0_i;
52  sc_signal< sc_int<Abit> > a0_a2_g3_i;
    sc_signal< sc_int<Abit> > a1_a2_g0_i;
54  sc_signal< sc_int<Abit> > a1_a0_g3_i;
    sc_signal< sc_int<Abit> > a2_a3_g2_i;
56  sc_signal< sc_int<Abit> > a2_a1_g1_i;
    sc_signal< sc_int<Abit> > a3_a1_g2_i;
58  sc_signal< sc_int<Abit> > a3_a3_g1_i;

60  sc_signal< sc_int<Abit> > A0_i;
    sc_signal< sc_int<Abit> > A1_i;
62  sc_signal< sc_int<Abit> > A2_i;
    sc_signal< sc_int<Abit> > A3_i;
64

```

```

        sc_time tpd;
66    sc_time tco;
        sc_event ev_tpd1;
68    sc_event ev_tpd2;
        sc_event ev_tpd3;
70    sc_event ev_tpd4;
        sc_event ev_tpd5;
72    sc_event ev_tpd6;
        sc_event ev_tpd7;
74    sc_event ev_tpd8;
        sc_event ev_tpd9;
76    sc_event ev_tpd10;
        sc_event ev_tpd11;
78    sc_event ev_tpd12;
        sc_event ev_tpd13;
80    sc_event ev_tco;
        void ACS4_tpd1();
82    void ACS4_tpd2();
        void ACS4_tpd3();
84    void ACS4_tpd4();
        void ACS4_tpd5();
86    void ACS4_tpd6();
        void ACS4_tpd7();
88    void ACS4_tpd8();
        void ACS4_tpd9();
90    void ACS4_tpd10();
        void ACS4_tpd11();
92    void ACS4_tpd12();
        void ACS4_tpd13();
94    void ACS4_tco();
        void as_beh_main_tpd( void );
96    void as_beh_a0_tpd ( void );
        void as_beh_a1_tpd ( void );
98    void as_beh_a2_tpd ( void );
        void as_beh_a3_tpd ( void );
100    void as_beh_a4_tpd ( void );
        void as_beh_a5_tpd ( void );
102    void ACS1_tpd (void);
        void ACS2_tpd (void);
104    void ACS3_tpd (void);
        void ACS4_tpd (void);
106    void sin_beh_main_tco(void);
        void as_beh_a0_a0_g0_tpd (void);
108    void as_beh_a1_a2_g0_tpd (void);
    #else
110
        void as_beh_main( void );//asynchronous behavior input function
112
        void as_beh_a0 ( void );//asynchronous behavior a0 function

```

```

114 void as_beh_a1 ( void );//asynchronous behavior a1 function
116 void as_beh_a2 ( void );//asynchronous behavior a2 function
118 void as_beh_a3 ( void );//asynchronous behavior a3 function
120 void as_beh_a4 ( void );//asynchronous behavior a4 function
122 void as_beh_a5 ( void );//asynchronous behavior a5 function
124
126 void ACS1 (void);
128 void ACS2 (void);
130 void ACS3 (void);
132 void ACS4 (void);
134 ///////////////
136 void sin_beh_main(void);
138 #endif
140
142 public:
144 SC_HAS_PROCESS(ACS4);
146 #ifndef __CTOS__
148     ACS4(sc_module_name ACS4_ctor, int ptpd, int ptco) :
150         sc_module(ACS4_ctor), tpd(sc_time(ptco, SC_NS))
152 #else
154     ACS4(sc_module_name ACS4_ctor) : sc_module(ACS4_ctor)
156 #endif
158 {
160     #ifndef __CTOS__
162         SC_METHOD(as_beh_main_tpd);
164     #else
166         SC_METHOD(as_beh_main);
168     #endif
170     sensitive << C1;
172     sensitive << C0;
174
176     #ifndef __CTOS__
178         SC_METHOD(as_beh_a0_tpd); //adder A0
180     #else
182         SC_METHOD(as_beh_a0);
184     #endif
186     sensitive << g1;
188     sensitive << a3_reg;
190
192     #ifndef __CTOS__
194         SC_METHOD(as_beh_a1_tpd);
196     #else
198         SC_METHOD(as_beh_a1);
200     #endif
202     sensitive << g2;
204     sensitive << a1_reg;
206
208     #ifndef __CTOS__

```

```

SC_METHOD(as_beh_a2_tpd);
164 #else
SC_METHOD(as_beh_a2);
166 #endif
sensitive << g1;
168 sensitive << a1_reg;

170 #ifndef __CTOS__
SC_METHOD(as_beh_a3_tpd);
172 #else
SC_METHOD(as_beh_a3);
174 #endif
sensitive << g2;
176 sensitive << a3_reg;

178 #ifndef __CTOS__
SC_METHOD(as_beh_a4_tpd);
180 #else
SC_METHOD(as_beh_a4);
182 #endif
sensitive << g3;
184 sensitive << a0_reg;

186 #ifndef __CTOS__
SC_METHOD(as_beh_a5_tpd);
188 #else
SC_METHOD(as_beh_a5);
190 #endif
sensitive << g3;
192 sensitive << a2_reg;

194 #ifndef __CTOS__
SC_METHOD(as_beh_a0_a0_g0_tpd);
196 #else
SC_METHOD(as_beh_a0_a0_g0);
198 #endif
sensitive << a0_reg;
200

202 #ifndef __CTOS__
SC_METHOD(ACS1_tpd);
204 #else
SC_METHOD(ACS1);
206 #endif
sensitive << a0_a2_g3;
sensitive << a0_a0_g0;
208

210 #ifndef __CTOS__
SC_METHOD(as_beh_a1_a2_g0_tpd);
#else

```



```

212     SC_METHOD(as_beh_a1_a2_g0);
    #endif
214     sensitive << a2_reg;

216     #ifndef __CTOS__
        SC_METHOD(ACS2_tpd);
218     #else
        SC_METHOD(ACS2);
220     #endif
    sensitive << a1_a0_g3;
222     sensitive << a1_a2_g0;

224     #ifndef __CTOS__
        SC_METHOD(ACS3_tpd);
226     #else
        SC_METHOD(ACS3);
228     #endif
    sensitive << a2_a3_g2;
230     sensitive << a2_a1_g1;

232     #ifndef __CTOS__
        SC_METHOD(ACS4_tpd);
234     #else
        SC_METHOD(ACS4);
236     #endif
    sensitive << a3_a1_g2;
238     sensitive << a3_a3_g1;

240     #ifndef __CTOS__
        SC_METHOD(sin_beh_main_tco);
242     #else
        SC_METHOD(sin_beh_main);
244     #endif
    sensitive << CLK.pos();
246     sensitive << RST_n.neg();

248     #ifndef __CTOS__
        SC_METHOD(ACS4_tpd1);
250     sensitive << ev_tpd1;

252     SC_METHOD(ACS4_tpd2);
    sensitive << ev_tpd2;

254     SC_METHOD( ACS4_tpd3);
256     sensitive << ev_tpd3;

258     SC_METHOD( ACS4_tpd4);
    sensitive << ev_tpd4;
260

```

```

262     SC_METHOD(ACS4_tpd5);
    sensitive << ev_tpd5;

264     SC_METHOD( ACS4_tpd6);
    sensitive << ev_tpd6;

266     SC_METHOD( ACS4_tpd7);
    sensitive << ev_tpd7;

268     SC_METHOD( ACS4_tpd8);
    sensitive << ev_tpd8;

270     SC_METHOD( ACS4_tpd8);
    sensitive << ev_tpd8;

272     SC_METHOD( ACS4_tpd9);
    sensitive << ev_tpd9;

274     SC_METHOD( ACS4_tpd9);
    sensitive << ev_tpd9;

276     SC_METHOD( ACS4_tpd10);
    sensitive << ev_tpd10;

278     SC_METHOD( ACS4_tpd10);
    sensitive << ev_tpd10;

280     SC_METHOD( ACS4_tpd11);
    sensitive << ev_tpd11;

282     SC_METHOD( ACS4_tpd12);
    sensitive << ev_tpd12;

284     SC_METHOD( ACS4_tpd13);
    sensitive << ev_tpd13;

286     SC_METHOD( ACS4_tpd13);
    sensitive << ev_tpd13;

288     SC_METHOD( ACS4_tco);
    sensitive << ev_tco;

290
    #endif
292 }
    };
294
    #endif

```

C++ Source

```

1  #include "acs4.h"

3  #ifndef __CTOS__
    /******
5  /* TDP and TCO Version */
    /******

7
    void ACS4::ACS4_tpd1()
9    {
        sc_int<Gbit> Temp =g1_i.read();
11       g1.write(Temp);
        Temp =g2_i.read();

```

```

13     g2.write(Temp);
    Temp =g3_i.read();
15     g3.write(Temp);

17     ev_tpd1.cancel();
    }

19     void ACS4::ACS4_tpd2()
21     {
        sc_int<Abit> Temp =a3_a3_g1_i.read();
23         a3_a3_g1.write(Temp);

25         ev_tpd2.cancel();
    }

27     void ACS4::ACS4_tpd3()
29     {
        sc_int<Abit> Temp =a3_a1_g2_i.read();
31         a3_a1_g2.write(Temp);

33         ev_tpd3.cancel();
    }

35     void ACS4::ACS4_tpd4()
37     {
        sc_int<Abit> Temp =a2_a1_g1_i.read();
39         a2_a1_g1.write(Temp);

41         ev_tpd4.cancel();
    }

43     void ACS4::ACS4_tpd5()
45     {
        sc_int<Abit> Temp =a2_a3_g2_i.read();
47         a2_a3_g2.write(Temp);

49         ev_tpd5.cancel();
    }

51     void ACS4::ACS4_tpd6()
53     {
        sc_int<Abit> Temp =a1_a0_g3_i.read();
55         a1_a0_g3.write(Temp);

57         ev_tpd6.cancel();
    }

59     void ACS4::ACS4_tpd7()
61     {

```

```

63     sc_int<Abit> Temp =a0_a2_g3_i.read();
        a0_a2_g3.write(Temp);

65     ev_tpd7.cancel();
    }

67
void ACS4::ACS4_tpd8()
69 {
    sc_int<Abit> Temp =A0_i.read();
71     A0.write(Temp);

    ev_tpd8.cancel();
73 }

75
void ACS4::ACS4_tpd9()
77 {
    sc_int<Abit> Temp =A1_i.read();
79     A1.write(Temp);

    ev_tpd9.cancel();
81 }

83
void ACS4::ACS4_tpd10()
85 {
    sc_int<Abit> Temp =A2_i.read();
87     A2.write(Temp);

    ev_tpd10.cancel();
89 }

91
void ACS4::ACS4_tpd11()
93 {
    sc_int<Abit> Temp =A3_i.read();
95     A3.write(Temp);

    ev_tpd11.cancel();
97 }

99
void ACS4::ACS4_tpd12()
101 {
    sc_int<Abit> Temp =a0_a0_g0_i.read();
103     a0_a0_g0.write(Temp);

    ev_tpd12.cancel();
105 }

107
void ACS4::ACS4_tpd13()
109 {
    sc_int<Abit> Temp =a1_a2_g0_i.read();

```

```

111     a1_a2_g0.write(Temp);

113     ev_tpd13.cancel();
115 }

115 void ACS4::ACS4_tco()
117 {
    sc_int<Abit> Temp = a0_reg_i.read();
119     a0_reg.write(Temp);
    Temp = a1_reg_i.read();
121     a1_reg.write(Temp);
    Temp = a2_reg_i.read();
123     a2_reg.write(Temp);
    Temp = a3_reg_i.read();
125     a3_reg.write(Temp);

127     ev_tco.cancel();
129 }

131

131 void ACS4::as_beh_main_tpd( void )
133 {
    sc_int<Cbit> TempC0 = C0.read();
135     sc_int<Cbit> TempC1 = C1.read();
    g3_i.write( TempC0 + TempC1);
137     g1_i.write(TempC0);
    g2_i.write(TempC1);
139

    ev_tpd1.notify(tpd);
141 }

143 void ACS4::as_beh_a0_tpd( void )
145 {
    sc_int<Gbit> TempG1 = g1.read();
    sc_int<Abit> Temp = TempG1 + a3_reg.read();
147     a3_a3_g1_i.write(Temp);

149     ev_tpd2.notify(tpd);
151 }

151 void ACS4::as_beh_a1_tpd ( void )
153 {
    sc_int<Gbit> TempG2 = g2.read();
155     sc_int<Abit> Temp = TempG2 + a1_reg.read();
    a3_a1_g2_i.write(Temp);

157     ev_tpd3.notify(tpd);
159 }

```

```

161 void ACS4::as_beh_a2_tpd ( void )
162 {
163
164     sc_int<Gbit> TempG1 = g1.read();
165     sc_int<Abit> Temp = TempG1 + a1_reg.read();
166     a2_a1_g1_i.write(Temp);
167
168     ev_tpd4.notify(tpd);
169 }
170
171 void ACS4::as_beh_a3_tpd ( void )
172 {
173     sc_int<Gbit> TempG2 = g2.read();
174     sc_int<Abit> Temp = TempG2 + a3_reg.read();
175     a2_a3_g2_i.write(Temp);
176
177     ev_tpd5.notify(tpd);
178 }
179
180 void ACS4::as_beh_a4_tpd ( void )
181 {
182     sc_int<Gbit> TempG3 = g3.read();
183     sc_int<Abit> Temp = TempG3 + a0_reg.read();
184     a1_a0_g3_i.write(Temp);
185
186     ev_tpd6.notify(tpd);
187 }
188
189 void ACS4::as_beh_a5_tpd ( void )
190 {
191     sc_int<Gbit> TempG3 = g3.read();
192     sc_int<Abit> Temp = TempG3 + a2_reg.read();
193     a0_a2_g3_i.write(Temp);
194
195     ev_tpd7.notify(tpd);
196 }
197
198 void ACS4::as_beh_a0_a0_g0_tpd (void)
199 {
200     sc_int<Abit> Temp = a0_reg.read();
201     a0_a0_g0_i.write(Temp);
202
203     ev_tpd12.notify(tpd);
204 }
205
206 void ACS4::ACS1_tpd (void)
207 {

```

```

209     sc_int<Abit> Temp =0;
211     Temp = a0_a0_g0.read() - a0_a2_g3.read();
    if(Temp[Abit-1])
213     {
        Temp = a0_a2_g3.read();
215        A0_i.write(Temp);
    }
217    else
    {
219        Temp = a0_a0_g0.read();
        A0_i.write(Temp);
221    }

223    ev_tpd8.notify(tpd);
    }

225    void ACS4::as_beh_a1_a2_g0_tpd (void)
227    {
        sc_int<Abit> Temp = a2_reg.read();
229        a1_a2_g0_i.write(Temp);

231        ev_tpd13.notify(tpd);
    }

233    void ACS4::ACS2_tpd (void)
235    {

237        sc_int<Abit> Temp =0;
        Temp = a1_a2_g0.read() - a1_a0_g3.read();
239        if(Temp[Abit-1])
        {
241            Temp = a1_a0_g3.read();
            A1_i.write(a1_a0_g3.read());
243        }
        else
245        {
            Temp = a1_a2_g0.read();
247            A1_i.write(a1_a2_g0.read());
        }

249        ev_tpd9.notify(tpd);
251    }

253    void ACS4::ACS3_tpd (void)
    {
255        sc_int<Abit> Temp =0;
        Temp = a2_a3_g2.read() - a2_a1_g1.read();
257        if(Temp[Abit-1])

```

```

259     {
        Temp = a2_a1_g1.read();
        A2_i.write(a2_a1_g1.read());
261     }
    else
263     {
        Temp = a2_a3_g2.read();
        A2_i.write(a2_a3_g2.read());
265     }

267     ev_tpd10.notify(tpd);
269 }

271 void ACS4::ACS4_tpd (void)
    {
273     sc_int<Abit> Temp =0;
        Temp = a3_a1_g2.read() - a3_a3_g1.read();
275     if(Temp[Abit-1])
        {
277         Temp = a3_a3_g1.read();
            A3_i.write(a3_a3_g1.read());
279         }
        else
281         {
            Temp = a3_a1_g2.read();
            A3_i.write(a3_a1_g2.read());
283         }

285     ev_tpd11.notify(tpd);
287 }

289 void ACS4::sin_beh_main_tco(void)
    {
291     sc_int<Abit> Temp_A0 = 0;
        sc_int<Abit> Temp_A1 = 0;
293     sc_int<Abit> Temp_A2 = 0;
        sc_int<Abit> Temp_A3 = 0;
295     //asynchronous reset
        if (RST_n.read() == 1)
297     {
            if(CLEAR.read() == 0)
299            {
                Temp_A0 = A0.read();
301                Temp_A1 = A1.read();
                Temp_A2 = A2.read();
303                Temp_A3 = A3.read();
            }
305        }
        a0_reg_i.write(Temp_A0);

```



```

307     a1_reg_i.write(Temp_A1);
309     a2_reg_i.write(Temp_A2);
309     a3_reg_i.write(Temp_A3);

311     ev_tco.notify(tco);
    }

313
#else
315  /*****
    /* Clear Version */
317  /*****

    void ACS4::as_beh_main( void )
319  {
        sc_int<Cbit> TempC0 = C0.read();
321     sc_int<Cbit> TempC1 = C1.read();
        g3.write( TempC0 + TempC1);
323     g1.write(TempC0);
        g2.write(TempC1);
325     }

327 void ACS4::as_beh_a0( void )
    {
329     sc_int<Gbit> TempG1 = g1.read();
        sc_int<Abit> Temp =TempG1 + a3_reg.read();
331     a3_a3_g1.write(Temp);
    }

333
void ACS4::as_beh_a1( void )
    {
335     sc_int<Gbit> TempG2 = g2.read();
        sc_int<Abit> Temp = TempG2 + a1_reg.read();
337     a3_a1_g2.write(Temp);
    }

339

341 void ACS4::as_beh_a2( void )
    {
343
        sc_int<Gbit> TempG1 = g1.read();
345     sc_int<Abit> Temp = TempG1 + a1_reg.read();
        a2_a1_g1.write(Temp);
347     }

349 void ACS4::as_beh_a3( void )
    {
351     sc_int<Gbit> TempG2 = g2.read();
        sc_int<Abit> Temp = TempG2 + a3_reg.read();
353     a2_a3_g2.write(Temp);
    }

355

```

```

357 void ACS4::as_beh_a4( void )
359 {
361     sc_int<Gbit> TempG3 = g3.read();
363     sc_int<Abit> Temp = TempG3 + a0_reg.read();
365     a1_a0_g3.write(Temp);
367 }
369
371 void ACS4::as_beh_a5( void )
373 {
375     sc_int<Gbit> TempG3 = g3.read();
377     sc_int<Abit> Temp = TempG3 + a2_reg.read();
379     a0_a2_g3.write(Temp);
381 }
383
385 void ACS4::as_beh_a0_a0_g0(void)
387 {
389     sc_int<Abit> Temp = a0_reg.read();
391     a0_a0_g0.write(Temp);
393 }
395
397 void ACS4::ACS1(void)
399 {
401     sc_int<Abit> Temp =0;
403     Temp = a0_a0_g0.read() - a0_a2_g3.read();
405     if(Temp[Abit-1])
407     {
409         Temp = a0_a2_g3.read();
411         A0.write(Temp);
413     }
415     else
417     {
419         Temp = a0_a0_g0.read();
421         A0.write(Temp);
423     }
425 }
427
429 void ACS4::as_beh_a1_a2_g0(void)
431 {
433     sc_int<Abit> Temp = a2_reg.read();
435     a1_a2_g0.write(Temp);
437 }
439
441 void ACS4::ACS2(void)
443 {
445     sc_int<Abit> Temp =0;
447     Temp = a1_a2_g0.read() - a1_a0_g3.read();
449     if(Temp[Abit-1])

```

```

405     {
406         Temp = a1_a0_g3.read();
407         A1.write(a1_a0_g3.read());
408     }
409     else
410     {
411         Temp = a1_a2_g0.read();
412         A1.write(a1_a2_g0.read());
413     }
414 }
415
416 void ACS4::ACS3(void)
417 {
418     sc_int<Abit> Temp =0;
419     Temp = a2_a3_g2.read() - a2_a1_g1.read();
420     if(Temp[Abit-1])
421     {
422         Temp = a2_a1_g1.read();
423         A2.write(a2_a1_g1.read());
424     }
425     else
426     {
427         Temp = a2_a3_g2.read();
428         A2.write(a2_a3_g2.read());
429     }
430 }
431
432 void ACS4::ACS4(void)
433 {
434     sc_int<Abit> Temp =0;
435     Temp = a3_a1_g2.read() - a3_a3_g1.read();
436     if(Temp[Abit-1])
437     {
438         Temp = a3_a3_g1.read();
439         A3.write(a3_a3_g1.read());
440     }
441     else
442     {
443         Temp = a3_a1_g2.read();
444         A3.write(a3_a1_g2.read());
445     }
446 }
447
448 void ACS4::sin_beh_main(void)
449 {
450     sc_int<Abit> Temp_A0 = 0;
451     sc_int<Abit> Temp_A1 = 0;
452     sc_int<Abit> Temp_A2 = 0;
453     sc_int<Abit> Temp_A3 = 0;

```

```

//asynchronous reset
455 if (RST_n.read() == 1)
{
457     if(CLEAR.read() == 0)
    {
459         Temp_A0 = A0.read();
        Temp_A1 = A1.read();
461         Temp_A2 = A2.read();
        Temp_A3 = A3.read();
463     }
    }
465 a0_reg.write(Temp_A0);
a1_reg.write(Temp_A1);
467 a2_reg.write(Temp_A2);
a3_reg.write(Temp_A3);
469 }

471 #endif

473
475 #ifdef __CTOS__
    SC_MODULE_EXPORT(ACS4);
#endif

```

A.1.3 Test-Bench

C++ Source

```

#include<stdio.h>
2
#include"constants.h"
4
#ifdef MTI_SYSTEMC
6 #define NVAL 24
#endif
8
#include"starter.h"
10 #include"data_gen.h"
#include"data_writer.h"
12
#ifdef USE_VLOG
14 #include"acs4_rtl.h"
#else
16 #include"acs4.h"
#endif
18
20 #ifdef MTI_SYSTEMC

```

```

SC_MODULE(tb_acs4)
22 #else
int sc_main (int argc, char **argv)
24 #endif
{
26 #ifndef MTI_SYSTEMC
    sc_report_handler::set_actions("/IEEE Std 1666/deprecated", SC_DO_NOTHING);
28     int NVAL;

    if (argc != 2)
    {
32         printf("Use: %s <N>\n", argv[0]);
        return 1;
34     }

    NVAL = atoi(argv[1]);
    #endif

38     sc_signal<bool> RST_n_tb; /// asynchronous reset
    sc_signal<bool> CLEAR_tb; /// synchronous clear port
    sc_signal< sc_int<Cbit> > C0_tb;
42     sc_signal< sc_int<Cbit> > C1_tb;
    sc_signal< sc_int<Abit> > A0_tb;
44     sc_signal< sc_int<Abit> > A1_tb;
    sc_signal< sc_int<Abit> > A2_tb;
46     sc_signal< sc_int<Abit> > A3_tb;

48     #ifdef MTI_SYSTEMC
    sc_clock CLK;
    starter sta;
50     data_gen dg;
    data_writer dw;
52     #ifdef USE_VLOG
    acs4 uut;
54     #else
    ACS4 uut;
56     #endif

58     SC_CTOR(tb_acs4)
    : CLK("CLK", TB_CLK_PERIOD),
    sta("sta", TB_CLK_PERIOD, TB_TPD),
62     dg("dg", TB_CLK_PERIOD, TB_TPD, NVAL),
    dw("dw", TB_CLK_PERIOD, NVAL),
64     #ifdef USE_VLOG
    uut("uut", "acs4")
66     #else
    uut("uut", TB_TPD, TB_TCO)
68     #endif
    {

```

```

70  #else
    sc_clock CLK("CLK", TB_CLK_PERIOD);
72  starter sta("sta", TB_CLK_PERIOD, TB_TPD);
    data_gen dg("dg", TB_CLK_PERIOD, TB_TPD, NVAL);
74  data_writer dw("dw", TB_CLK_PERIOD, NVAL);
    ACS4 uut("uut", TB_TPD, TB_TCO);
76  #endif

78
    /// starter
80  sta.CLK(CLK);
    sta.RST_n(RST_n_tb);

82
    /// data gen
84  dg.CLK(CLK);
    dg.CLEAR(CLEAR_tb);
86  dg.C0(C0_tb);
    dg.C1(C1_tb);

88
    /// uut
90  uut.CLK(CLK);
    uut.RST_n(RST_n_tb);
92  uut.CLEAR(CLEAR_tb);
    uut.C0(C0_tb);
94  uut.C1(C1_tb);
    uut.A0(A0_tb);
96  uut.A1(A1_tb);
    uut.A2(A2_tb);
98  uut.A3(A3_tb);

100
    /// write results
102  dw.CLK(CLK);
    dw.A1(A1_tb);
104  dw.A2(A2_tb);
    dw.A3(A3_tb);
106  dw.A0(A0_tb);

108  #ifdef MTI_SYSTEMC
    }
110  #endif

112  #ifndef MTI_SYSTEMC
    sc_trace_file *tf = sc_create_vcd_trace_file("uut");
114  ((vcd_trace_file*)tf)->sc_set_vcd_time_unit(-9);

    sc_trace(tf, CLK, "CLK");
    sc_trace(tf, RST_n_tb, "RST_n_tb");
116  sc_trace(tf, CLEAR_tb, "CLEAR_tb");
118

```

```

120     sc_trace(tf, C0_tb, "C0_tb");
121     sc_trace(tf, C1_tb, "C1_tb");
122     sc_trace(tf, A0_tb, "A0_tb");
123     sc_trace(tf, A1_tb, "A1_tb");
124     sc_trace(tf, A2_tb, "A2_tb");
125     sc_trace(tf, A3_tb, "A3_tb");

126     sc_start((NVAL+SIM_CYCLES_OFFSET)*TB_CLK_PERIOD, SC_NS);

128     sc_close_vcd_trace_file(tf);

130     return 0;
131 }
132 #else
133 };
134 #endif
135 #ifdef MTI_SYSTEMC
136 SC_MODULE_EXPORT(tb_acs4);
137 #endif

```

A.1.4 Data Generator

Header

```

1  #include<systemc.h>
2  #include"constants.h"
3
4  #ifndef __DATA_GEN_H
5  #define __DATA_GEN_H
6
7  SC_MODULE(data_gen)
8  {
9      public :
10         sc_in<bool> CLK;
11         sc_out<bool> CLEAR;
12         sc_out< sc_int<Cbit> > C0;
13         sc_out< sc_int<Cbit> > C1;
14
15         private :
16
17         sc_time clk_period;
18         sc_time tpd;
19         unsigned int Nval;
20
21         void data_gen_beh();
22
23         public :
24         SC_HAS_PROCESS(data_gen);

```

```

25 data_gen(sc_module_name data_gen_ctor,
    int pclk_period,
27    int ptpd,
    int pN) :
29    sc_module(data_gen_ctor),
    clk_period(sc_time(pclk_period,SC_NS)),
31    tpd(sc_time(ptpd,SC_NS)),
    Nval(pN)
33
34    {
35        SC_THREAD(data_gen_beh);
        sensitive << CLK.pos();
37    }
38 };
39 #endif

```

C++ Source

```

#include "data_gen.h"
2
void data_gen::data_gen_beh()
4 {
    CLEAR.write(0);
6    C0.write(0);
    C1.write(0);
8
10    wait(2*clk_period);
    wait(tpd);
12
    CLEAR.write(1);
14
    wait(clk_period);
16
    CLEAR.write(0);
18
    unsigned int i;
20    for(i = 3; i<Nval; i++){
        C0.write(12+i-3);
22        C1.write(28+i-3);
        wait(clk_period);
24    }
26 }

```

A.1.5 Data Writer

Header


```

1 #include<systemc.h>
  #include"constants.h"
3
4 #ifndef __DATA_WRITER_H
5 #define __DATA_WRITER_H
6
7 SC_MODULE(data_writer)
8 {
9     public :
10         sc_in<bool> CLK;
11         sc_in< sc_int<Abit> > A0;
12         sc_in< sc_int<Abit> > A1;
13         sc_in< sc_int<Abit> > A2;
14         sc_in< sc_int<Abit> > A3;
15
16     private :
17
18         sc_time clk_period;
19         unsigned int Nval;
20         FILE *fp;
21         unsigned int Ccnt;
22         unsigned char done;
23
24     void data_writer_beh();
25
26     public :
27         SC_HAS_PROCESS(data_writer);
28         data_writer(sc_module_name data_writer_ctor,
29                     int pclk_period,
30                     int pN) :
31             sc_module(data_writer_ctor),
32             clk_period(sc_time(pclk_period,SC_NS)),
33             Nval(pN)
34         {
35             Ccnt = 0;
36             done = 0;
37             fp = fopen("./result.txt", "w");
38             SC_METHOD(data_writer_beh);
39             sensitive << CLK.pos();
40         }
41 };
42
43 #endif

```

C++ Source

```

1 #include"data_writer.h"
2
3 void data_writer::data_writer_beh()

```

```

{
5  signed int A0val;
   signed int A1val;
7  signed int A2val;
   signed int A3val;
9
   A0val = A0.read();
11  A1val = A1.read();
   A2val = A2.read();
13  A3val = A3.read();

15  fprintf(fp, "%d\n", A0val);
   fprintf(fp, "%d\n", A1val);
17  fprintf(fp, "%d\n", A2val);
   fprintf(fp, "%d\n", A3val);
19  fprintf(fp, "\n");
   Ccnt++;
21  if (Ccnt == Nval)
   {
23     fclose(fp);
       done = 1;
25  }
}

```

A.1.6 Starter

Header

```

#include<systemc.h>
2 #ifndef __STARTER_H
#define __STARTER_H
4
SC_MODULE(starter)
6 {
   public :
8   sc_in<bool> CLK;
   sc_out<bool> RST_n;
10
   private :
12   sc_time clk_period;
   sc_time tpd;
14   void starter_beh();

16   public :
   SC_HAS_PROCESS(starter);
18   starter(sc_module_name starter_ctor,
       int pclk_period,
20   int ptpd) :

```

```

22     sc_module(starter_ctor,
    clk_period(sc_time(pclk_period, SC_NS)),
    tpd(sc_time(ptpd, SC_NS))
24 {
    SC_THREAD(starter_beh);
26     sensitive << CLK.pos();
    }
28 };
30 #endif

```

C++ Source

```

#include "starter.h"
2
void starter::starter_beh()
4 {
    RST_n.write(0);
6    wait(clk_period);
    wait(tpd);
8    RST_n.write(1);
    wait(clk_period);
10 }

```

A.1.7 ACS4_rtl

Header

```

#ifndef _SCGENMOD_acs4_
2 #define _SCGENMOD_acs4_

4 #include "systemc.h"

6 class acs4 : public sc_foreign_module
{
8 public:
    sc_in<bool> CLK;
10    sc_in<bool> RST_n;
    sc_in<bool> CLEAR;
12    sc_in< sc_int<5> > C0;
    sc_in< sc_int<5> > C1;
14    sc_out< sc_int<8> > A0;
    sc_out< sc_int<8> > A1;
16    sc_out< sc_int<8> > A2;
    sc_out< sc_int<8> > A3;
18

20    acs4(sc_module_name nm, const char* hdl_name)
        : sc_foreign_module(nm),

```

```

22     CLK("CLK"),
    RST_n("RST_n"),
24     CLEAR("CLEAR"),
    C0("C0"),
26     C1("C1"),
    A0("A0"),
28     A1("A1"),
    A2("A2"),
30     A3("A3")
    {
32         elaborate_foreign_module(hdl_name);
    }
34     ~acs4()
    {}
36 };
38 #endif

```

A.2 MATLAB

A.2.1 From two's complement to integer function

```

function [ c2 ] = complement2int( a )
2 %Function take as input a string which represent a number in two's complement
  %and provides outside its value converted in integer
4 % [ c2 ] = complement2int( a )
  if a(1) == '1'
6     c2 = -2^((length(a))-1) + bin2dec(a(2:length(a)));
  else
8     c2 = bin2dec(a);
  end
10 end

```

A.2.2 From integer to two's complement function

```

1 function [ a_bin ] = int2complement( a, N )
  %Function take as input a integer number and provides outside
3 %a string which represent the number in two's complement
  % [ a_bin ] = int2complement( a, N )
5
  if a < 0
7      for i = 1:100
          if abs(a) < 2^(N+i-1)

```

```

9         a_bin = dec2bin(a+2^(N+i-1),N);
10        break
11    end
12
13 end
14
15 else
16     a_bin = dec2bin(a,N);
17 end
18
19 end

```

A.2.3 Input Creator

```

1 function [ C1, C2 ] = cCreator( Nval )
2 %This function creates the two vectors which contain
3 %the values of inputs C1 and C2
4 % function [ C1, C2 ] = cCreator( Nval )
5 C1 = zeros(Nval-3,1);
6 C2 = zeros(Nval-3,1);
7 for i=1:Nval-3
8     C1(i) = 12+i-1;
9     C2(i) = -4+i-1;
10 end
11 end

```

A.2.4 ACS4

```

1 function [ A0,A1,A2,A3 ] = acs4( Nval )
2 % This function is used to simulate the behaviour of ACS4
3 % realized in third laboratory of Integrated Systems Architecture
4 % [ A0,A1,A2,A3 ] = acs4( Nval )
5
6 %creating the input vector
7 [C1, C2] = cCreator(Nval);
8
9
10 %preallocation of output value
11 A0 = zeros(Nval-3,1);
12 A1 = zeros(Nval-3,1);
13 A2 = zeros(Nval-3,1);
14 A3 = zeros(Nval-3,1);
15
16 for i=1:Nval-3

```

```

17 C1_bin = int2complement(C1(i),5);
19 C2_bin = int2complement(C2(i),5);

21 C1(i) = complement2int(C1_bin);
23 C2(i) = complement2int(C2_bin);

25 G3 = C1(i)+C2(i);
27 G2 = C2(i);
29 G1 = C1(i);

31 if i == 1
33     a0_a0_g0 = 0;
35     a0_a2_g3 = G3;
37     a1_a2_g0 = 0;
39     a1_a0_g3 = G3;
41     a2_a3_g2 = G2;
43     a2_a1_g1 = G1;
45     a3_a1_g2 = G2;
47     a3_a3_g1 = G1;
49 else
51     a0_a0_g0 = A0(i-1);
53     a0_a2_g3 = A2(i-1) + G3;
55     a1_a2_g0 = A2(i-1);
57     a1_a0_g3 = G3 + A0(i-1);
59     a2_a3_g2 = A3(i-1) + G2;
61     a2_a1_g1 = A1(i-1) + G1;
63     a3_a1_g2 = A1(i-1) + G2;
65     a3_a3_g1 = A3(i-1) + G1;
67 end

69 A0(i) = max(a0_a0_g0, a0_a2_g3);
71 A1(i) = max(a1_a2_g0, a1_a0_g3);
73 A2(i) = max(a2_a3_g2, a2_a1_g1);
75 A3(i) = max(a3_a1_g2, a3_a3_g1);

77 A0_bin = int2complement(A0(i),8);
79 A1_bin = int2complement(A1(i),8);
81 A2_bin = int2complement(A2(i),8);
83 A3_bin = int2complement(A3(i),8);
85 A0(i) = complement2int(A0_bin);
87 A1(i) = complement2int(A1_bin);
89 A2(i) = complement2int(A2_bin);
91 A3(i) = complement2int(A3_bin);

93 end

95 end

```

A.2.5 Test-Bench

```
1  clc
   clear
3  close all

5  Nval = 23;

7  [A0,A1,A2,A3] = acs4(Nval);

9  file_id= fopen('uscita.txt','w') ;

11 for i=1:5
    fprintf(file_id,'%d\n',0);
13 fprintf(file_id,'%d\n',0);
    fprintf(file_id,'%d\n',0);
15 fprintf(file_id,'%d\n',0);
    fprintf(file_id,'\n');
17 end

19 for i=1:Nval-3
    fprintf(file_id,'%d\n',A0(i));
21 fprintf(file_id,'%d\n',A1(i));
    fprintf(file_id,'%d\n',A2(i));
23 fprintf(file_id,'%d\n',A3(i));
    fprintf(file_id,'\n');
25 end

27 fprintf(file_id,'\n');
    fprintf(file_id,'\n');
29 fclose(file_id);
```

A.3 C

```
#include <stdio.h>
2 #include <stdlib.h>
#include <string.h>

4

#define N 4

6

int main ()
8 {
    FILE *fptr, *fptr2, *fptr_o;
10 char s1[N],s2[N];
    int riga=1, errore = 0;
```

```

12     fptr = fopen("result.txt", "r");
14     fptr2 = fopen("uscita.txt", "r");
16     fptr_o = fopen("esito.txt", "w");

18     if(fptr == NULL) {
20         fprintf(fptr_o, "Errore_nell'apertura_del_file");
22         exit(1);
24     }
26     if(fptr2 == NULL){
28         fprintf(fptr_o, "Errore_nell'apertura_del_file");
30         exit(1);
32     }
34     if(fptr_o == NULL){
36         fprintf(fptr_o, "Errore_nell'apertura_del_file");
38         exit(1);
40     }

42     while(fscanf(fptr, "%s", s1) != EOF){
44         fscanf(fptr2, "%s", s2);
46         if (strcmp (s1,s2) != 0){
48             fprintf(fptr_o, "Errore_nella_riga_%d\n", riga);
49             errore = 1;
50         }
51         riga++;
52     }

54     if(errore != 1){
56         fprintf(fptr_o, "Tutto_corretto");
58     }

60     fclose(fptr);
62     fclose(fptr2);
64     fclose(fptr_o);
66     return 0;
68 }

```