

POLITECNICO DI TORINO

CORSO DI LAUREA MAGISTRALE IN INGEGNERIA ELETTRONICA

INTEGRATED SYSTEMS ARCHITECTURE

Laboratory 3

Bernunzo Angela 198721 Busignani Fabio 197883 Gianoglio Emanuele 200090

CONTENTS

ın	troau	Ction	1
1	HAR	DWARE DESCRIPTION	2
	1.1	A brief introduction to Viterbi algorithm	2
	1.2	Description of SystemC sources code	3
		1.2.1 Study of the architecture	3
		1.2.2 Realization of source codes	4
2	FIRS	T SIMULATION WITH G++	5
3	SEC	OND SIMULATION WITH MODELSIM	8
4	THIE	D SIMULATION WITH VERILOG SOURCE	9
Α	APP	ENDIX - CODE	10
	A.1	SystemC	10
		A.1.1 Constants	10
		A.1.2 ACS4	10
		A.1.3 Test-Bench	26
		A.1.4 Data Generator	29
		A.1.5 Data Writer	30
		A.1.6 Starter	32
		A.1.7 ACS4_rtl	33
	A.2	Matlab	34
		A.2.1 From two's complement to integer function	34
		A.2.2 From integer to two's complement function	34
		A.2.3 Input Creator	35
		A.2.4 ACS4	35
		A.2.5 Test-Bench	37
	A. 3	C	37

INTRODUCTION

The aim of this third laboratory is to design with *SystemC* a *4-state add-compare-select* (acs) unit and simulate it in different ways to achieve a significant test-bench. This project is divided into four different steps, three of them are simulations:

- 1. Description of our architecture in SystemC (Sec.1).
- 2. First simulation using G++ and GTKwave (Sec.2).
- 3. Second simulation using *Modelsim* (Sec.3).
- 4. Third simulation using *Modelsim mixed SystemC-verilog languages* (Sec.4).

In order to achieve this project we used the following softwares:

- **G++ Compiler** to compile the source code of Viterbi decoder;
- **GTKwave** to view the waveforms generated by source code for behavioral simulation;
- **Modelsim** to compile and simulate SystemC and verilog source codes of the architecture;
- Matlab and Code::Blocks to verify results obtained by first simulation.

In the following sections the steps that we have followed are shown.

1 HARDWARE DESCRIPTION

1.1 A BRIEF INTRODUCTION TO VITERBI ALGORITHM

The Viterbi algorithm is widely used to check sequential error-control codes, and to detect symbol in channels with memory.

It is useful to find the most likely noiseless sequence given a noise corrupted finite-state sequence.

To realize this behavior, this algorithm is described by a Mealy finite state machine, in which for every input an output signal is associated (Fig.1).




Figure 1.: 4-state STG and trellis

The state transition diagram (STG) in (Fig.1) can also be described using a time indexed equivalent *trellis diagram*, which describes all the state transition.

If a sequence of symbols, gnerated from a trellis, is corrupted by noise, the Viterbi algorithm can find the closest sequence of symbols in the given trellis.

Anyway, in this laboratory experience, we had to design an operation in trellis representation: the **Add-Compare-Select** function (*ACS*). This function is used to compute the new state metrics of the trellis.

1.2 DESCRIPTION OF SYSTEMC SOURCES CODE

For the realization of *SystemC* sources code we followed the given document to understand the design steps.

1.2.1 Study of the architecture

First of all we studied the architecture of ACS4, shown in (Fig.2).




Figure 2.: a_k computation architecture

By looking at (Fig.2) we observed that the ACS4 is made of:

- 7 adders;
- 4 ACS blocks;
- 4 registers.

We could divide all this structure in two macro block: combinational one and sequential one. However our choice is to divide each combinational component (each adder and ACS) in order to achieve a simulation which is as close as possible to verilog one. Because every component has different sensitivity list.

In fact, looking at (Sec.A.1.2), twelve function can be seen: eleven for combinational components, and one for sequential components.

1.2.2 Realization of source codes

After that the decisions about how to divide hardware in blocks are taken, we wrote the SystemC code.

To make a parametric design we created a header file containing the value of parameters (Sec.A.1.1).

ACS4 architecture is described through two file shown in (Sec.A.1.2):

- Header, in which we declared the function declarations of internal blocks, the internal, input and output signals. For each internal block we had to wrote the sensitivity list
- Cpp, in which we wrote the code that implements the methods.

In our codes two different model can be seen: *synthesizable* and *not-synthesizable* divided by preprocessor directives. The first model can be used for physical realization of the architecture (that is not the goal of this laboratory experience). While, the second model is used for hardware simulation of the system.

To realize the delays there isn't an assignment in SystemC. But, we exploited the **event-driven** simulation. In that way, we can signal an event with method notify(), delayed of a given amount of time. Each function works on dummy signals and every time that an event occurs, the values of these signal are put on the real ones.

There are two different delay values, one for propagation delay (t_{pd}) of combinational components and *clock-to-output delay* (t_{co}) of sequential components.

2 | FIRST SIMULATION WITH G++

Before starting with the simulation, we needed to create a test-bench. We had to provide a number of signal for testing the *ACS4*:

- a clock;
- an asynchronous reset;
- a synchronous clear;
- a couple of input signal.

Following the given example we realized a structural test-bench. This means that we built different classes:

- 1. **Starter**, shown in (Sec.A.1.6). It generates the asynchronous reset signal.
- 2. **Data Generation**, shown in (Sec.A.1.4). It generates the CLEAR and input (C0,C1) signals.
- 3. **Data Writer**, shown in (Sec.A.1.5). It implements a sequential process that allows to write the output of *ACS4* on a file.

The objects of all these class are connected together in the **test-bench** file, shown in (SecA.1.3).




Figure 3.: Test-bench block diagram

(Fig.3) shows how the different blocks are connected in *test-bench*.

To simulate with G++ compiler we wrote the Makefile, which is a file containing rules to manage the creation of an executable file. The content of this file is:

```
1 CC=g++
 #CFLAGS=-03 -Wall
3 CFLAGS=-00 -g -Wall
 #LFLAGS = -lsystemc -lm
5 LFLAGS = - 1 systemc
7 IDIR=/software/SystemC/systemc-2.2.0/include
 LDIR=/software/SystemC/systemc-2.2.0/lib-linux64
9 #IDIR=/usr/local/systemc-2.2.0/include
 #LDIR=/usr/local/systemc-2.2.0/lib-linux
#LDIR=/usr/local/systemc-2.2.0/lib-cygwin
SRCDIR=./src
 OBJDIR=./obj
15 BINDIR = . / bin
 TBDIR=./tb
 $(BINDIR)/tb_acs4 :: $(OBJDIR)/acs4.o $(OBJDIR)/starter.o \
                   $(OBJDIR)/data_gen.o $(OBJDIR)/data_writer.o
                   $(OBJDIR)/tb_acs4.o
                   $(CC) $? -o $@ -L $(LDIR) $(LFLAGS)
23 $ (OBJDIR) / tb_acs4.o :: $ (TBDIR) / tb_acs4.cpp
          $(CC) $(CFLAGS) -c $? -o $@ -I $(IDIR) -I $(SRCDIR)
 $(OBJDIR)/starter.o :: $(TBDIR)/starter.cpp
          $(CC) $(CFLAGS) -c $? -o $@ -I $(IDIR) -I $(SRCDIR)
29 $(OBJDIR)/data_gen.o :: $(TBDIR)/data_gen.cpp
          $(CC) $(CFLAGS) -c $? -o $@ -I $(IDIR) -I $(SRCDIR)
 $(OBJDIR)/data_writer.o :: $(TBDIR)/data_writer.cpp
          $(CC) $(CFLAGS) -c $? -o $@ -I $(IDIR) -I $(SRCDIR)
33
35 $(OBJDIR)/acs4.o :: $(SRCDIR)/acs4.cpp
          $(CC) $(CFLAGS) -c $? -o $@ -I $(IDIR) -I $(SRCDIR)
 clean ::
         rm -rf $(BINDIR)/* $(OBJDIR)/*
```

The waveforms resulted by this simulation are viewed using *GTKwave*, and show in (Fig.4)




Figure 4.: G++ compiler and GTKwave viewer

The results are stored in results.txt. This file is used by us to check the correct behavior of our *ACS4*. In fact, using *Matlab* we created another high level description of the architecture (shows in (Sec.A.2)) which store the results in output.txt. Finally using the C program shows in (Sec.A.3) we obtained that the results are correct. So, we could proceed with the others two simulation.

3 | SECOND SIMULATION WITH MODELSIM

The second simulation use *Modelsim* both to compile and to view the results. After a few modifications of test-bench file we started the simulation, obtaining as result the waveforms shown in (Fig.5)




Figure 5.: Modelsim simulation

Of course, the waveforms are the same that previous simulation, because the source codes are also the same.

THIRD SIMULATION WITH VERILOG SOURCE

For this last simulation we had substituted the *SystemC ACS4* module with the corresponding verilog one.

Following the steps indicated in the given example, that include the creation of a *SystemC* wrapper for connecting the verilog component (shows in (Sec.A.1.7)), we performed this last simulation using *Modelsim*.

The result is shown in (Fig.6).




Figure 6.: Modelsim simulation with verilog source

As we can see by (Fig.6) the simulation give us the same waveform than the previous ones. Also the width of output glitch, due to internal delay, is the same.

This means that our *SystemC* source codes describes the same architecture of verilog one.

A | APPENDIX - CODE

A.1 SYSTEMC

A.1.1 Constants

```
#ifndef __CONSTANTS_H
#define __CONSTANTS_H
#define Cbit 5
#define Abit 8

#define NPROC_TCO 1
#define NPROC_TPD 2

#define TB_CLK_PERIOD 20
#define TB_TPD 2
#define TB_TCO 1

#define SIM_CYCLES_OFFSET 5

#endif
```

A.1.2 ACS4

```
#include<systemc.h>
#include"constants.h"

#ifndef __ACS4_H
#define __ACS4_H

SC_MODULE (ACS4)

{
    //entity
    public:
    sc_in<bool> CLK;
    sc_in<bool> RST_n;
    sc_in<bool> CLEAR;
    sc_in< sc_int<Cbit> > C0;
    sc_in< sc_int<Cbit> > C1;
```

```
sc_out < sc_int < Abit > > A0;
16
     sc_out < sc_int < Abit > > A1;
     sc_out < sc_int < Abit > A2;
18
     sc_out < sc_int < Abit > A3;
20
    //internal signals
    private:
22
     sc_signal< sc_int<Abit> > a0_reg;
    sc_signal< sc_int<Abit> > a1_reg;
     sc_signal< sc_int<Abit> > a2_reg;
    sc_signal< sc_int<Abit> > a3_reg;
26
    sc_signal< sc_int<Gbit> > g1;
28
     sc_signal< sc_int<Gbit> > g2;
    sc_signal< sc_int<Gbit> > g3;
    sc\_signal < sc\_int < Abit > a0\_a0\_g0;
     sc\_signal < sc\_int < Abit > a0\_a2\_g3;
    sc\_signal < sc\_int < Abit > a1\_a2\_g0;
34
     sc_signal < sc_int < Abit > > a1_a0_g3;
    sc\_signal < sc\_int < Abit > a2\_a3\_g2;
     sc signal< sc int<Abit> > a2 a1 g1;
    sc_signal< sc_int<Abit> > a3_a1_g2;
38
     sc\_signal < sc\_int < Abit > > a3\_a3\_g1;
    #ifndef CTOS
       sc_signal< sc_int<Abit> > a0_reg_i;
       sc_signal< sc_int<Abit> > a1_reg_i;
       sc_signal< sc_int<Abit> > a2_reg_i;
       sc_signal< sc_int<Abit> > a3_reg_i;
       sc_signal< sc_int<Gbit> > g1_i;
       sc_signal< sc_int<Gbit> > g2_i;
       sc_signal< sc_int<Gbit> > g3_i;
50
       sc\_signal < sc\_int < Abit > a0\_a0\_g0\_i;
       sc\_signal < sc\_int < Abit > a0\_a2\_g3\_i;
52
       sc_signal< sc_int<Abit> > a1_a2_g0_i;
       sc_signal < sc_int < Abit > a1_a0_g3_i;
54
       sc_signal< sc_int<Abit> > a2_a3_g2_i;
       sc_signal< sc_int<Abit> > a2_a1_g1_i;
56
       sc_signal < sc_int < Abit > a3_a1_g2_i;
       sc_signal< sc_int<Abit> > a3_a3_g1_i;
       sc_signal< sc_int<Abit> > A0_i;
       sc_signal< sc_int<Abit> > A1_i;
       sc_signal< sc_int<Abit> > A2_i;
       sc_signal< sc_int<Abit> > A3_i;
64
```

```
sc_time tpd;
       sc_time tco;
       sc_event ev_tpd1;
       sc_event ev_tpd2;
68
       sc_event ev_tpd3;
       sc_event ev_tpd4;
       sc_event ev_tpd5;
       sc_event ev_tpd6;
72
       sc_event ev_tpd7;
       sc_event ev_tpd8;
       sc_event ev_tpd9;
       sc event ev tpd10;
76
       sc_event ev_tpd11;
       sc_event ev_tpd12;
78
       sc_event ev_tpd13;
       sc_event ev_tco;
       void ACS4_tpd1();
       void ACS4_tpd2();
       void ACS4_tpd3();
       void ACS4_tpd4();
84
       void ACS4_tpd5();
       void ACS4 tpd6();
       void ACS4_tpd7();
       void ACS4_tpd8();
88
       void ACS4_tpd9();
       void ACS4_tpd10();
       void ACS4_tpd11();
       void ACS4_tpd12();
       void ACS4_tpd13();
       void ACS4_tco();
       void as_beh_main_tpd( void );
       void as_beh_a0_tpd ( void );
       void as_beh_a1_tpd ( void );
       void as_beh_a2_tpd ( void );
       void as_beh_a3_tpd ( void );
       void as_beh_a4_tpd ( void );
100
       void as_beh_a5_tpd ( void );
       void ACS1_tpd (void);
102
       void ACS2_tpd (void);
       void ACS3_tpd (void);
104
       void ACS4_tpd (void);
       void sin_beh_main_tco(void);
106
       void as_beh_a0_a0_g0_tpd (void);
       void as_beh_a1_a2_g0_tpd (void);
108
     #else
110
       void as_beh_main( void );//asynchronous behavior input function
112
       void as_beh_a0 ( void );//asynchronous behavior a0 function
```

```
void as_beh_a1 (void);//asynchronous behavior a1 function
114
       void as_beh_a2 (void);//asynchronous behavior a2 function
       void as_beh_a3 (void);//asynchronous behavior a3 function
       void as_beh_a4 (void);//asynchronous behavior a4 function
       void as_beh_a5 (void);//asynchronous behavior a5 function
118
       void ACS1 (void);
120
       void ACS2 (void);
       void ACS3 (void);
122
       void ACS4 (void);
    124
       void sin beh main(void);
    #endif
126
128
     public:
    SC_HAS_PROCESS(ACS4);
130
    #ifndef __CTOS__
       ACS4(sc_module_name ACS4_ctor, int ptpd, int ptco):
132
       sc_module(ACS4_ctor), tpd(sc_time(ptco, SC_NS))
    #else
134
       ACS4(sc module name ACS4 ctor): sc module(ACS4 ctor)
    #endif
136
      #ifndef __CTOS__
138
         SC_METHOD(as_beh_main_tpd);
       #else
140
         SC_METHOD(as_beh_main);
       #endif
       sensitive << C1;
       sensitive << C0;
144
       #ifndef __CTOS__
         SC_METHOD(as_beh_a0_tpd); //adder A0
       #else
148
         SC_METHOD(as_beh_a0);
       #endif
150
       sensitive << g1;
       sensitive << a3_reg;
152
       #ifndef __CTOS__
         SC_METHOD(as_beh_a1_tpd);
       #else
         SC_METHOD(as_beh_a1);
       #endif
       sensitive << g2;
       sensitive << a1_reg;
160
       #ifndef __CTOS__
162
```

```
SC_METHOD(as_beh_a2_tpd);
       #else
164
         SC_METHOD(as_beh_a2);
       #endif
166
       sensitive << g1;
       sensitive << a1_reg;
168
       #ifndef __CTOS__
170
         SC_METHOD(as_beh_a3_tpd);
       #else
172
         SC_METHOD(as_beh_a3);
       #endif
174
       sensitive << g2;
       sensitive << a3_reg;
176
      #ifndef __CTOS__
178
         SC_METHOD(as_beh_a4_tpd);
       #else
         SC_METHOD(as_beh_a4);
       #endif
182
       sensitive << g3;
       sensitive << a0_reg;
184
       #ifndef __CTOS__
186
         SC_METHOD(as_beh_a5_tpd);
       #else
188
         SC_METHOD(as_beh_a5);
       #endif
       sensitive << g3;
       sensitive << a2_reg;
192
      #ifndef __CTOS__
194
         SC_METHOD(as_beh_a0_a0_g0_tpd);
       #else
196
         SC_METHOD(as_beh_a0_a0_g0);
       #endif
198
       sensitive << a0_reg;
200
       #ifndef __CTOS__
         SC_METHOD(ACS1_tpd);
202
         SC_METHOD(ACS1);
       #endif
       sensitive << a0_a2_g3;
       sensitive << a0_a0_g0;
208
       #ifndef __CTOS__
         SC_METHOD(as_beh_a1_a2_g0_tpd);
210
       #else
```

```
SC_METHOD(as_beh_a1_a2_g0);
212
       #endif
       sensitive << a2_reg;
214
       #ifndef __CTOS__
216
         SC_METHOD(ACS2_tpd);
       #else
218
         SC_METHOD(ACS2);
       #endif
220
       sensitive << a1_a0_g3;
       sensitive << a1_a2_g0;
222
       #ifndef __CTOS__
224
         SC_METHOD(ACS3_tpd);
       #else
226
         SC_METHOD(ACS3);
       #endif
       sensitive << a2_a3_g2;
       sensitive << a2_a1_g1;
230
       #ifndef __CTOS__
232
         SC_METHOD(ACS4_tpd);
       #else
234
         SC_METHOD(ACS4);
       #endif
236
       sensitive << a3_a1_g2;
       sensitive << a3_a3_g1;
238
      #ifndef __CTOS__
         SC_METHOD(sin_beh_main_tco);
       #else
242
         SC_METHOD(sin_beh_main);
       #endif
244
       sensitive << CLK.pos();
       sensitive << RST_n.neg();</pre>
246
       #ifndef __CTOS__
248
         SC_METHOD(ACS4_tpd1);
         sensitive << ev_tpd1;
250
         SC_METHOD(ACS4_tpd2);
252
         sensitive << ev_tpd2;
254
         SC_METHOD( ACS4_tpd3);
         sensitive << ev_tpd3;
256
         SC_METHOD( ACS4_tpd4);
258
         sensitive << ev_tpd4;
260
```

```
SC_METHOD(ACS4_tpd5);
        sensitive << ev_tpd5;
        SC_METHOD( ACS4_tpd6);
264
         sensitive << ev_tpd6;
266
         SC_METHOD( ACS4_tpd7);
         sensitive << ev_tpd7;
268
        SC_METHOD( ACS4_tpd8);
         sensitive << ev_tpd8;
272
        SC_METHOD( ACS4_tpd9);
        sensitive << ev_tpd9;
        SC_METHOD( ACS4_tpd10);
        sensitive << ev_tpd10;
278
        SC_METHOD( ACS4_tpd11);
        sensitive << ev_tpd11;
280
        SC_METHOD( ACS4_tpd12);
282
         sensitive << ev_tpd12;
284
        SC_METHOD( ACS4_tpd13);
        sensitive << ev_tpd13;
286
        SC_METHOD( ACS4_tco);
288
        sensitive << ev_tco;
290
      #endif
292
  };
  #endif
```

C++ Source

```
#include "acs4.h"

#ifndef __CTOS__

/******************************

/* TDP and TCO Version */

/***********************

void ACS4::ACS4_tpd1()

sc_int<Gbit> Temp =g1_i.read();

g1.write(Temp);
 Temp =g2_i.read();
```

```
g2.write(Temp);
13
      Temp =g3_i.read();
      g3.write(Temp);
15
      ev_tpd1.cancel();
17
19
    void ACS4::ACS4_tpd2()
      sc_int<Abit> Temp =a3_a3_g1_i.read();
      a3_a3_g1.write(Temp);
23
      ev_tpd2.cancel();
25
27
    void ACS4::ACS4_tpd3()
29
      sc_int<Abit> Temp =a3_a1_g2_i.read();
      a3_a1_g2.write(Temp);
31
      ev_tpd3.cancel();
33
35
    void ACS4::ACS4_tpd4()
37
      sc_int<Abit> Temp =a2_a1_g1_i.read();
      a2_a1_g1.write(Temp);
      ev_tpd4.cancel();
43
    void ACS4::ACS4_tpd5()
45
      sc_int<Abit> Temp =a2_a3_g2_i.read();
      a2_a3_g2.write(Temp);
47
      ev_tpd5.cancel();
49
    void ACS4::ACS4_tpd6()
53
      sc_int<Abit> Temp =a1_a0_g3_i.read();
      a1_a0_g3.write(Temp);
      ev_tpd6.cancel();
57
    }
    void ACS4::ACS4_tpd7()
61
```

```
sc_int<Abit> Temp =a0_a2_g3_i.read();
       a0_a2_g3.write(Temp);
63
       ev_tpd7.cancel();
65
     void ACS4::ACS4_tpd8()
69
       sc_int<Abit> Temp =A0_i.read();
       A0.write(Temp);
       ev_tpd8.cancel();
73
     }
75
     void ACS4::ACS4_tpd9()
77
       sc_int<Abit> Temp =A1_i.read();
       A1.write(Temp);
79
       ev_tpd9.cancel();
83
     void ACS4::ACS4_tpd10()
85
       sc_int<Abit> Temp =A2_i.read();
       A2.write(Temp);
       ev_tpd10.cancel();
89
     }
91
     void ACS4::ACS4_tpd11()
93
       sc_int<Abit> Temp =A3_i.read();
       A3.write(Temp);
95
       ev_tpd11.cancel();
97
99
     void ACS4::ACS4_tpd12()
101
       sc_int<Abit> Temp =a0_a0_g0_i.read();
       a0_a0_g0.write(Temp);
103
       ev_tpd12.cancel();
105
107
     void ACS4::ACS4_tpd13()
109
       sc_int<Abit> Temp =a1_a2_g0_i.read();
```

```
a1_a2_g0.write(Temp);
111
       ev_tpd13.cancel();
113
115
     void ACS4::ACS4_tco()
117
       sc_int<Abit> Temp =a0_reg_i.read();
       a0_reg.write(Temp);
119
       Temp = a1_reg_i.read();
       a1_reg.write(Temp);
121
       Temp = a2_reg_i.read();
       a2_reg.write(Temp);
123
       Temp = a3\_reg\_i.read();
       a3_reg.write(Temp);
       ev_tco.cancel();
127
     }
129
131
     void ACS4::as_beh_main_tpd( void )
133
       sc_int<Cbit> TempC0 = C0.read();
       sc_int<Cbit> TempC1 = C1.read();
135
       g3_i.write( TempC0 + TempC1);
       g1_i.write(TempC0);
137
       g2_i.write(TempC1);
139
       ev_tpd1.notify(tpd);
141
     void ACS4::as_beh_a0_tpd( void )
143
       sc_int<Gbit> TempG1 = g1.read();
145
       sc_int<Abit> Temp =TempG1 + a3_reg.read();
       a3_a3_g1_i.write(Temp);
147
       ev_tpd2.notify(tpd);
149
151
     void ACS4::as_beh_a1_tpd ( void )
153
       sc_int<Gbit> TempG2 = g2.read();
       sc_int<Abit> Temp = TempG2 + a1_reg.read();
155
       a3_a1_g2_i.write(Temp);
157
       ev_tpd3.notify(tpd);
159
```

```
void ACS4::as_beh_a2_tpd ( void )
163
       sc_int<Gbit> TempG1 = g1.read();
       sc_int<Abit> Temp = TempG1 + a1_reg.read();
165
       a2_a1_g1_i.write(Temp);
167
       ev_tpd4.notify(tpd);
169
     void ACS4::as_beh_a3_tpd ( void )
171
       sc_int<Gbit> TempG2 = g2.read();
173
       sc_int<Abit> Temp = TempG2 + a3_reg.read();
       a2_a3_g2_i.write(Temp);
175
       ev_tpd5.notify(tpd);
177
179
     void ACS4::as_beh_a4_tpd ( void )
181
       sc_int<Gbit> TempG3 = g3.read();
       sc_int<Abit> Temp = TempG3 + a0_reg.read();
183
       a1_a0_g3_i.write(Temp);
185
       ev_tpd6.notify(tpd);
187
     void ACS4::as_beh_a5_tpd ( void )
       sc_int<Gbit> TempG3 = g3.read();
191
       sc_int<Abit> Temp = TempG3 + a2_reg.read();
       a0_a2_g3_i.write(Temp);
193
195
       ev_tpd7.notify(tpd);
197
     void ACS4::as_beh_a0_a0_g0_tpd (void)
199
       sc_int<Abit> Temp = a0_reg.read();
201
       a0_a0_g0_i.write(Temp);
       ev_tpd12.notify(tpd);
205
     void ACS4::ACS1_tpd (void)
```

```
209
       sc_int<Abit> Temp =0;
       Temp = a0_a0_g0.read() - a0_a2_g3.read();
211
       if(Temp[Abit-1])
213
         Temp = a0_a2_g3.read();
         A0_i.write(Temp);
215
       else
217
         Temp = a0\_a0\_g0.read();
219
         A0_i.write(Temp);
221
       ev_tpd8.notify(tpd);
225
     void ACS4::as_beh_a1_a2_g0_tpd (void)
227
       sc_int<Abit> Temp = a2_reg.read();
       a1_a2_g0_i.write(Temp);
229
       ev_tpd13.notify(tpd);
231
233
     void ACS4::ACS2_tpd (void)
235
       sc_int<Abit> Temp =0;
237
       Temp = a1_a2_g0.read() - a1_a0_g3.read();
       if(Temp[Abit-1])
239
         Temp = a1_a0_g3.read();
241
         A1_i.write(a1_a0_g3.read());
       }
243
       else
245
         Temp = a1_a2_g0.read();
         A1_i.write(a1_a2_g0.read());
247
249
       ev_tpd9.notify(tpd);
251
     void ACS4::ACS3_tpd (void)
253
       sc_int<Abit> Temp =0;
255
       Temp = a2\_a3\_g2.read() - a2\_a1\_g1.read();
       if(Temp[Abit-1])
257
```

```
Temp = a2\_a1\_g1.read();
259
         A2_i.write(a2_a1_g1.read());
261
       else
263
         Temp = a2_a3_g2.read();
         A2_i.write(a2_a3_g2.read());
265
267
       ev_tpd10.notify(tpd);
269
     void ACS4::ACS4_tpd (void)
271
       sc_int<Abit> Temp =0;
273
       Temp = a3_a1_g2.read() - a3_a3_g1.read();
       if(Temp[Abit-1])
275
         Temp = a3_a3_g1.read();
277
         A3_i.write(a3_a3_g1.read());
       }
279
       else
281
         Temp = a3_a1_g2.read();
         A3_i.write(a3_a1_g2.read());
283
285
       ev_tpd11.notify(tpd);
287
     void ACS4::sin_beh_main_tco(void)
289
       sc_int < Abit > Temp_A0 = 0;
291
       sc_int < Abit > Temp_A1 = 0;
       sc_int < Abit > Temp_A2 = 0;
293
       sc_int < Abit > Temp_A3 = 0;
       //asynchronous reset
295
       if(RST_n.read() == 1)
297
         if(CLEAR.read() == 0)
            Temp\_A0 = A0.read();
            Temp\_A1 = A1.read();
            Temp\_A2 = A2.read();
            Temp\_A3 = A3.read();
303
305
       a0_reg_i.write(Temp_A0);
```

```
a1_reg_i.write(Temp_A1);
307
      a2_reg_i.write(Temp_A2);
      a3_reg_i.write(Temp_A3);
309
      ev_tco.notify(tco);
311
313
  #else
   /* Clear Version */
void ACS4::as beh main(void)
319
      sc_int<Cbit> TempC0 = C0.read();
      sc_int<Cbit> TempC1 = C1.read();
      g3.write( TempC0 + TempC1);
      g1.write(TempC0);
323
      g2.write(TempC1);
325
    void ACS4::as_beh_a0( void )
327
      sc_int<Gbit> TempG1 = g1.read();
329
      sc_int<Abit> Temp =TempG1 + a3_reg.read();
      a3_a3_g1.write(Temp);
331
333
    void ACS4::as_beh_a1( void )
335
      sc_int<Gbit> TempG2 = g2.read();
      sc_int<Abit> Temp = TempG2 + a1_reg.read();
337
      a3_a1_g2.write(Temp);
    }
339
    void ACS4::as_beh_a2( void )
341
343
      sc_int<Gbit> TempG1 = g1.read();
      sc_int<Abit> Temp = TempG1 + a1_reg.read();
345
      a2_a1_g1.write(Temp);
    }
347
    void ACS4::as_beh_a3( void )
      sc_int<Gbit> TempG2 = g2.read();
351
      sc_int<Abit> Temp = TempG2 + a3_reg.read();
      a2_a3_g2.write(Temp);
353
355
```

```
void ACS4::as_beh_a4( void )
357
       sc_int<Gbit> TempG3 = g3.read();
       sc_int<Abit> Temp = TempG3 + a0_reg.read();
359
       a1_a0_g3.write(Temp);
361
     void ACS4::as_beh_a5( void )
363
       sc_int<Gbit> TempG3 = g3.read();
365
       sc_int<Abit> Temp = TempG3 + a2_reg.read();
       a0_a2_g3.write(Temp);
367
     }
369
     void ACS4::as_beh_a0_a0_g0(void)
371
       sc_int<Abit> Temp = a0_reg.read();
       a0_a0_g0.write(Temp);
373
375
     void ACS4::ACS1(void)
377
       sc_int<Abit> Temp =0;
379
       Temp = a0_a0_g0.read() - a0_a2_g3.read();
       if(Temp[Abit-1])
381
         Temp = a0_a2_g3.read();
383
         A0.write(Temp);
       }
       else
387
         Temp = a0\_a0\_g0.read();
         A0.write(Temp);
389
       }
391
     void ACS4::as_beh_a1_a2_g0(void)
393
       sc_int<Abit> Temp = a2_reg.read();
395
       a1_a2_g0.write(Temp);
397
     void ACS4::ACS2(void)
399
401
       sc_int<Abit> Temp =0;
       Temp = a1_a2_g0.read() - a1_a0_g3.read();
403
       if(Temp[Abit-1])
```

```
405
         Temp = a1_a0_g3.read();
         A1.write(a1_a0_g3.read());
407
       else
409
         Temp = a1_a2_g0.read();
411
          A1.write(a1_a2_g0.read());
413
415
     void ACS4::ACS3(void)
417
       sc_int<Abit> Temp =0;
       Temp = a2_a3_g2.read() - a2_a1_g1.read();
       if(Temp[Abit-1])
421
         Temp = a2\_a1\_g1.read();
         A2.write(a2_a1_g1.read());
423
       else
425
         Temp = a2_a3_g2.read();
427
          A2.write(a2_a3_g2.read());
       }
429
     }
431
     void ACS4::ACS4(void)
433
       sc_int<Abit> Temp =0;
       Temp = a3_a1_g2.read() - a3_a3_g1.read();
435
       if(Temp[Abit-1])
437
         Temp = a3_a3_g1.read();
         A3.write(a3_a3_g1.read());
439
       else
441
         Temp = a3_a1_g2.read();
443
          A3.write(a3_a1_g2.read());
       }
445
     }
447
     void ACS4::sin_beh_main(void)
449
       sc_int < Abit > Temp_A0 = 0;
       sc_int < Abit > Temp_A1 = 0;
451
       sc_int < Abit > Temp_A2 = 0;
       sc_int < Abit > Temp_A3 = 0;
453
```

```
//asynchronous reset
       if(RST_n.read() == 1)
455
         if(CLEAR.read() == 0)
457
           Temp\_A0 = A0.read();
459
           Temp\_A1 = A1.read();
           Temp\_A2 = A2.read();
461
           Temp_A3 = A3.read();
463
       a0_reg.write(Temp_A0);
465
       a1_reg.write(Temp_A1);
       a2_reg.write(Temp_A2);
467
       a3_reg.write(Temp_A3);
469
471 #endif
473
   #ifdef __CTOS__
     SC_MODULE_EXPORT(ACS4);
475
   #endif
```

A.1.3 Test-Bench

C++ Source

```
#include<stdio.h>

#include"constants.h"

#ifdef MTI_SYSTEMC

#define NVAL 24
#endif

#include"starter.h"

#include"data_gen.h"
#include"data_writer.h"

#ifdef USE_VLOG
#include"acs4_rtl.h"
#else
#include"acs4.h"
#endif

#ifdef MTI_SYSTEMC
```

```
SC_MODULE(tb_acs4)
  #else
  int sc_main (int argc, char **argv)
24 #endif
  #ifndef MTI_SYSTEMC
      sc_report_handler::set_actions("/IEEE_Std_1666/deprecated", SC_DO_NOTHING);
      int NVAL;
28
      if (argc != 2)
          printf("Use: \%s < N > \n", argv[0]);
32
          return 1;
      NVAL = atoi(argv[1]);
   #endif
    sc_signal<bool> RST_n_tb; /// asynchronous reset
    sc_signal<bool> CLEAR_tb; /// synchronous clear port
    sc_signal< sc_int<Cbit> > C0_tb;
    sc signal< sc int<Cbit>> C1 tb;
    sc signal < sc int < Abit > > A0 tb;
    sc_signal< sc_int<Abit> > A1_tb;
    sc_signal< sc_int<Abit> > A2_tb;
    sc_signal< sc_int<Abit> > A3_tb;
    #ifdef MTI_SYSTEMC
    sc clock CLK;
      starter sta;
      data_gen dg;
      data writer dw;
    #ifdef USE_VLOG
    acs4 uut;
    #else
      ACS4 uut;
56
    #endif
58
    SC_CTOR(tb_acs4)
    : CLK("CLK", TB_CLK_PERIOD),
        sta("sta", TB_CLK_PERIOD, TB_TPD),
        dg("dg", TB_CLK_PERIOD, TB_TPD, NVAL),
62
      dw("dw", TB_CLK_PERIOD, NVAL),
    #ifdef USE_VLOG
    uut("uut", "acs4")
    #else
      uut("uut", TB_TPD, TB_TCO)
    #endif
    {
```

```
#else
       sc_clock CLK("CLK", TB_CLK_PERIOD);
       starter sta("sta", TB_CLK_PERIOD, TB_TPD);
       data_gen dg("dg", TB_CLK_PERIOD, TB_TPD, NVAL);
       data_writer dw("dw", TB_CLK_PERIOD, NVAL);
74
       ACS4 uut("uut", TB_TPD, TB_TCO);
    #endif
78
    /// starter
    sta.CLK(CLK);
    sta.RST_n(RST_n_tb);
    /// data gen
    dg.CLK(CLK);
    dg.CLEAR(CLEAR_tb);
    dg.C0(C0_tb);
    dg.C1(C1_tb);
    /// uut
    uut.CLK(CLK);
    uut.RST n(RST n tb);
    uut.CLEAR(CLEAR_tb);
    uut.C0(C0_tb);
    uut.C1(C1_tb);
    uut.A0(A0_tb);
    uut.A1(A1_tb);
    uut.A2(A2\_tb);
    uut.A3(A3_tb);
    /// write results
    dw.CLK(CLK);
102
    dw.A1(A1_tb);
    dw.A2(A2_tb);
104
    dw.A3(A3_tb);
    dw.A0(A0_tb);
106
    #ifdef MTI_SYSTEMC
108
    #endif
110
    #ifndef MTI_SYSTEMC
       sc_trace_file *tf = sc_create_vcd_trace_file("uut");
       ((vcd_trace_file*)tf)->sc_set_vcd_time_unit(-9);
114
       sc_trace(tf, CLK, "CLK");
116
    sc_trace(tf, RST_n_tb, "RST_n_tb");
       sc_trace(tf, CLEAR_tb, "CLEAR_tb");
118
```

```
sc_trace(tf, C0_tb, "C0_tb");
       sc_trace(tf, C1_tb, "C1_tb");
       sc_trace(tf, A0_tb, "A0_tb");
       sc_trace(tf, A1_tb, "A1_tb");
122
       sc_trace(tf, A2_tb, "A2_tb");
       sc_trace(tf, A3_tb, "A3_tb");
124
       sc_start((NVAL+SIM_CYCLES_OFFSET)*TB_CLK_PERIOD, SC_NS);
126
       sc_close_vcd_trace_file(tf);
128
      return 0;
130
     }
    #else
132
     };
    #endif
  #ifdef MTI_SYSTEMC
136 SC_MODULE_EXPORT(tb_acs4);
  #endif
```

A.1.4 Data Generator

```
#include<systemc.h>
  #include"constants.h"
  #ifndef __DATA_GEN_H
5 #define __DATA_GEN_H
7 SC_MODULE(data_gen)
   public:
    sc_in<bool> CLK;
    sc_out<bool> CLEAR;
    sc_out< sc_int<Cbit> > C0;
    sc_out< sc_int<Cbit> > C1;
   private:
   sc_time clk_period;
    sc_time tpd;
unsigned int Nval;
    void data_gen_beh();
   public:
    SC_HAS_PROCESS(data_gen);
```

```
data_gen(sc_module_name data_gen_ctor,
      int pclk_period,
      int ptpd,
        int pN):
      sc_module(data_gen_ctor),
29
      clk_period(sc_time(pclk_period,SC_NS)),
      tpd(sc_time(ptpd,SC_NS)),
      Nval(pN)
33
      SC_THREAD(data_gen_beh);
35
      sensitive << CLK.pos();</pre>
37
  };
  #endif
```

C++ Source

```
#include "data_gen.h"
  void data_gen::data_gen_beh()
    CLEAR.write(0);
    C0.write(0);
    C1.write(0);
    wait(2*clk_period);
    wait(tpd);
    CLEAR.write(1);
    wait(clk_period);
    CLEAR.write(0);
    unsigned int i;
    for(i = 3; i<Nval; i++){
       C0.write(12+i-3);
       C1.write(28+i-3);
       wait(clk_period);
24
```

A.1.5 Data Writer

```
#include<systemc.h>
  #include"constants.h"
  #ifndef __DATA_WRITER_H
<sub>5</sub> #define __DATA_WRITER_H
7 SC_MODULE(data_writer)
    public:
    sc_in<bool> CLK;
    sc_in < sc_int < Abit > > A0;
    sc_in< sc_int<Abit> > A1;
    sc_in < sc_int < Abit > A2;
    sc_in < sc_int < Abit > > A3;
    private:
    sc_time clk_period;
    unsigned int Nval;
    FILE *fp;
    unsigned int Ccnt;
    unsigned char done;
    void data_writer_beh();
    public:
    SC_HAS_PROCESS(data_writer);
    data_writer(sc_module_name data_writer_ctor,
           int pclk_period,
                 int pN):
                 sc_module(data_writer_ctor),
                 clk_period(sc_time(pclk_period,SC_NS)),
                 Nval(pN)
33
      Ccnt = 0;
35
      done = 0;
      fp = fopen("./result.txt", "w");
      SC_METHOD(data_writer_beh);
      sensitive << CLK.pos();
39
41 };
43 #endif
```

C++ Source

```
#include"data_writer.h"

void data_writer::data_writer_beh()
```

```
signed int A0val;
    signed int A1val;
    signed int A2val;
    signed int A3val;
    A0val = A0.read();
    A1val = A1.read();
    A2val = A2.read();
    A3val = A3.read();
    fprintf(fp, "%d\n", A0val);
    fprintf(fp, "%d\n", A1val);
    fprintf(fp, "%d\n", A2val);
    fprintf(fp, "%d\n", A3val);
    fprintf(fp, "\n");
    Ccnt++;
    if (Ccnt == Nval)
      fclose(fp);
23
      done = 1;
    }
25
```

A.1.6 **Starter**

```
#include<systemc.h>
 #ifndef __STARTER_H
  #define __STARTER_H
  SC_MODULE(starter)
6 {
    public:
    sc_in<bool> CLK;
    sc_out<bool> RST_n;
    private:
    sc_time clk_period;
    sc_time tpd;
    void starter_beh();
    public:
16
    SC_HAS_PROCESS(starter);
    starter(sc_module_name starter_ctor,
18
      int pclk_period,
      int ptpd) :
```

```
sc_module(starter_ctor),
clk_period(sc_time(pclk_period, SC_NS)),
tpd(sc_time(ptpd, SC_NS))

24 {
SC_THREAD(starter_beh);
sensitive << CLK.pos();
}

28 };

#endif
```

C++ Source

```
#include "starter.h"

void starter::starter_beh()

{
    RST_n.write(0);
    wait(clk_period);
    wait(tpd);
    RST_n.write(1);
    wait(clk_period);
}
```

A.1.7 ACS4_rtl

```
#ifndef _SCGENMOD_acs4_
<sup>2</sup> #define _SCGENMOD_acs4_
4 #include "systemc.h"
6 class acs4 : public sc_foreign_module
8 public:
      sc_in<bool> CLK;
      sc_in<bool> RST_n;
10
      sc_in<bool> CLEAR;
      sc_in < sc_int < 5 > C0;
      sc_in < sc_int < 5 > C1;
      sc_out < sc_int < 8 > > A0;
      sc_out < sc_int < 8 > A1;
      sc_out < sc_int < 8 > A2;
      sc_out < sc_int < 8 > A3;
      acs4(sc_module_name nm, const char* hdl_name)
       : sc_foreign_module(nm),
```

```
CLK("CLK"),
22
         RST_n("RST_n"),
         CLEAR("CLEAR"),
24
         C0("C0"),
         C1("C1"),
26
         A0("A0"),
         A1("A1"),
28
         A2("A2"),
         A3("A3")
          elaborate_foreign_module(hdl_name);
32
      ~acs4()
      {}
  };
  #endif
```

A.2 MATLAB

A.2.1 From two's complement to integer function

```
function [ c2 ] = complement2int( a )

%Function take as input a string which represent a number in two's complement
%and provides outside its value converted in integer

% [ c2 ] = complement2int( a )

if a(1) == '1'

c2 = -2^((length(a))-1) + bin2dec(a(2:length(a)));

else

c2 = bin2dec(a);
end
end
```

A.2.2 From integer to two's complement function

```
function [ a_bin ] = int2complement( a, N )

%Function take as input a integer number and provides outside

%a string which represent the number in two's complement

% [ a_bin ] = int2complement( a, N )

if a < 0

for i = 1:100

if abs(a) < 2^(N+i-1)
```

A.2.3 Input Creator

A.2.4 ACS4

```
function [ A0,A1,A2,A3 ] = acs4( Nval )

% This function is used to simulate the behavioural of ACS4

% realized in third laboratory of Integrated Systems Architecture

% [ A0,A1,A2,A3 ] = acs4( Nval )

%creating the input vector
[C1, C2] = cCreator(Nval);

%prealocation of output value

A0 = zeros(Nval-3,1);
A1 = zeros(Nval-3,1);
A2 = zeros(Nval-3,1);
A3 = zeros(Nval-3,1);
A3 = zeros(Nval-3,1);

for i=1:Nval-3
```

```
17
     C1_bin = int2complement(C1(i),5);
     C2_bin = int2complement(C2(i),5);
19
     C1(i) = complement2int(C1_bin);
21
     C2(i) = complement2int(C2_bin);
23
     G3 = C1(i) + C2(i);
     G2 = C2(i);
25
     G1 = C1(i);
27
     if i == 1
        a0_a0_g0 = 0;
        a0_a2_g3 = G3;
        a1_a2_g0 = 0;
        a1_a0_g3 = G3;
        a2_a3_g2 = G2;
33
        a2_a1_g1 = G1;
        a3_a1_g2 = G2;
35
        a3_a3_g1 = G1;
     else
37
        a0_a0_g0 = A0(i-1);
        a0_a2_g3 = A2(i-1) + G3;
39
        a1_a2_g0 = A2(i-1);
        a1_a0_g3 = G3 + A0(i-1);
        a2_a3_g2 = A3(i-1) + G2;
        a2_a1_g1 = A1(i-1) + G1;
        a3_a1_g2 = A1(i-1) + G2;
        a3_a3_g1 = A3(i-1) + G1;
45
     end
47
     A0(i) = \max(a0_a0_g0, a0_a2_g3);
     A1(i) = \max(a1_a2_g0, a1_a0_g3);
49
     A2(i) = \max(a2_a3_g2, a2_a1_g1);
     A3(i) = \max(a3_a1_g2, a3_a3_g1);
51
     A0_bin = int2complement(A0(i),8);
53
     A1_bin = int2complement(A1(i),8);
     A2_bin = int2complement(A2(i),8);
55
     A3_bin = int2complement(A3(i),8);
     A0(i) = complement2int(A0_bin);
     A1(i) = complement2int(A1_bin);
     A2(i) = complement2int(A2_bin);
     A3(i) = complement2int(A3_bin);
  end
  end
```

A.2.5 Test-Bench

```
clc
   clear
3 close all
_{5} Nval = 23;
_{7} [A0,A1,A2,A3] = acs4(Nval);
g file_id= fopen('uscita.txt','w');
<sub>11</sub> for i=1:5
   fprintf(file_id,'%d\n',0);
fprintf(file_id,'%d\n',0);
   fprintf(file_id,'%d\n',0);
<sup>15</sup> fprintf(file_id,'%d\n',0);
   fprintf(file_id,'\n');
17 end
<sub>19</sub> for i=1:Nval-3
   fprintf(file_id,'%d\n',A0(i));
<sup>21</sup> fprintf(file_id,'%d\n',A1(i));
   fprintf(file_id,'%d\n',A2(i));
fprintf(file_id,'%d\n',A3(i));
   fprintf(file_id,'\n');
25 end
<sup>27</sup> fprintf(file_id,'\n');
   fprintf(file_id,'\n');
   fclose(file_id);
```

A.3 **C**

```
#include <stdio.h>
#include <stdlib.h>
#include <string.h>

#define N 4

int main ()

FILE *fptr, *fptr2, *fptr_o;
char s1[N],s2[N];
int riga=1, errore = 0;
```

```
12
       fptr = fopen("result.txt","r");
       fptr2 = fopen("uscita.txt","r");
14
       fptr_o = fopen("esito.txt","w");
16
       if(fptr == NULL) {
            fprintf(fptr_o, "Errore_nell'apertura_del_file");
18
            exit(1);
            }
20
       if(fptr2 == NULL){
            fprintf(fptr_o, "Errore_nell'apertura_del_file");
22
            exit(1);
            }
       if(fptr_o == NULL){
            fprintf(fptr_o, "Errore_nell'apertura_del_file");
26
            exit(1);
            }
28
       while(fscanf(fptr,"%s",s1) != EOF){
            fscanf(fptr2,"%s",s2);
            if (strcmp (s1,s2) != 0){
32
                fprintf(fptr_o, "Errore, nella, riga, %d\n", riga);
                errore = 1;
34
            }
           riga++;
36
       }
38
       if(errore != 1){
            fprintf(fptr_o, "Tutto_corretto");
       }
       fclose(fptr);
       fclose(fptr2);
46
       fclose(fptr_o);
       return 0;
48
```