Tobias Dreher 11.09.2012


TDT 4200 Problem set 2

```
Task 1
a)
SISD:
      Single Instruction, Single Data
      Executes one instruction at a time and can fetch or store one item of data at a time
      Example: Sequential working algorithm like Backtracking
SIMD:
      Single Instruction, Multiple Data
      Applying one instruction at a time to more than one item of data at a time
      Example: Parallelized loops or vector processing
MISD:
      Multiple Instruction, Single Data
      Applying different instructions to one item of data
      Example: Search the shortest/best path in an unknown graph
MIMD:
      Multiple Instruction, Multiple Data
      Different instructions works with different data
      Example: (Independent) processes in an operation system
b)
   - You can split large data in smaller pieces to send them
   - You can override the system buffer policy because outgoing messages are buffered in user
      defined spaces
c)
Less code means less errors. In this case you avoid the danger of a dead lock.
d)
Deadlock:
      // rank 0
      MPI Ssend(&dataA, 1, MPI INT, 1, 99, MPI COMM WORLD;
      MPI Recv(&dataB, 1, MPI INT, 1, 99, MPI COMM WORLD, MPI STATUS IGNORE);
      // rank 1
      MPI Ssend(&dataB, 1, MPI INT, 0, 99, MPI COMM WORLD);
      MPI Recv(&dataA, 1, MPI INT, 0, 99, MPI COMM WORLD MPI STATUS IGNORE);
Correct:
      MPI Request req[2]:
      MPI Irecv(&dataB, 1, MPI INT, 1, 99, MPI COMM WORLD, reg);
      MPI Irecv(&dataA, 1, MPI INT, 0, 99, MPI COMM WORLD, req + 1);
      MPI Send(&dataA, 1, MPI INT, 1, 99, MPI COMM WORLD);
      MPI Send(&dataB, 1, MPI INT, 0, 99, MPI COMM WORLD);
      MPI Waitall(2, req, MPI STATUSES IGNORE);
```

Tobias Dreher 11.09.2012

Task 2

- a) r = 678, speedup = 101.72
- b) r = 835, speedup = 51.03
- c) r = 748, speedup = 40.26
- d) r = 875, speedup = 18.04



Tobias Dreher 11.09.2012

Task 3

a)

First step: Processors with odd ranks communicate with the processors right of them in full duplex.

$$t_1 = 50 \, ms + \frac{1024 \, bytes}{1 \, \frac{bytes}{ms}} = 1074 \, ms$$

Second step: Processors with odd ranks communicate with the processors left of them in full duplex.

$$t_2 = 50 \text{ ms} + \frac{1024 \text{ bytes}}{1 \frac{\text{bytes}}{\text{ms}}} = 1074 \text{ ms}$$

$$t = t_1 + t_2 = 2148 \, ms$$

b)

First step: Processors with odd ranks communicate with the processors right of them in full duplex.

$$t_1 = 50 \, ms + \frac{1024 \, bytes}{2 * 1 \, \frac{bytes}{ms}} = 562 \, ms$$

Second step: Processors with odd ranks communicate with the processors left of them in full duplex.

$$t_2 = 50 \text{ ms} + \frac{1024 \text{ bytes}}{2 \frac{\text{bytes}}{\text{ms}}} = 562 \text{ ms}$$

Third step: Processors in the upper half communicate with the processors under them in full duplex.

$$t_3 = 50 \text{ ms} + \frac{1024 \text{ bytes}}{8 * 1 \frac{\text{bytes}}{\text{ms}}} = 178 \text{ ms}$$

$$t = t_1 + t_2 + t_3 = 1302 \text{ ms}$$

c)

First step: Processors with odd ranks communicate with the processors right of them in full duplex.

$$t_1 = 50 \, ms + \frac{1024 \, bytes}{4 * 1 \, \frac{bytes}{ms}} = 306 \, ms$$

Second step: Processors with odd ranks communicate with the processors left of them in full duplex.

$$t_2 = 50 \text{ ms} + \frac{1024 \text{ bytes}}{4*1 \frac{\text{bytes}}{\text{ms}}} = 306 \text{ ms}$$

Tobias Dreher 11.09.2012

Third step: Processors in the top row and in the third row communicate with the processors under them in full duplex.

$$t_3 = 50 \text{ ms} + \frac{1024 \text{ bytes}}{4*1 \frac{\text{bytes}}{\text{ms}}} = 306 \text{ ms}$$

Fourth step: Processors in the second row and in the fourth row communicate with the processors under them in full duplex (fourth row communicate with the first row). $t_4 = 50 \text{ ms} + \frac{1024 \text{ bytes}}{4*1 \frac{\text{bytes}}{\text{ms}}} = 306 \text{ ms}$

$$t_4 = 50 \text{ ms} + \frac{1024 \text{ bytes}}{4 * 1 \frac{\text{bytes}}{\text{ms}}} = 306 \text{ ms}$$

$$t = t_1 + t_2 + t_3 + t_4 = 1224 \, ms$$