

EE3220 System-on-Chip Design

Lecture Note 5

ARM Cortex-M4 Instruction Set

Outline


- Cortex-M4 Memory Map
 - Cortex-M4 Memory Map
 - Bit-band Operations
 - Cortex-M4 Program Image and Endianness
- ARM Cortex-M4 Processor Instruction Set
 - ARM and Thumb Instruction Set
 - Cortex-M4 Instruction Set

ARM Cortex-M4 Processor Memory Map

Cortex-M4 Memory Map

- The Cortex-M4 processor has 4 GB of memory address space
 - Support for bit-band operation (detailed later)
 - the device takes a region of memory (the **Bit-band** region) and maps each **bit** in that region to an entire word in a second memory region (the **Bit-band** Alias Region)
- The 4GB memory space is architecturally defined as a number of regions
 - Each region is given for recommended usage
 - Easy for software programmer to port between different devices
- Nevertheless, despite of the default memory map, the actual usage of the memory map can also be flexibly defined by the user, except some fixed memory addresses, such as internal private peripheral bus

Cortex-M4 Memory Map




Cortex-M4 Memory Map

- Code Region
 - Primarily used to store program code
 - Can also be used for data memory
 - On-chip memory, such as on-chip FLASH
- SRAM Region
 - Primarily used to store data, such as heaps and stacks
 - Can also be used for program code
 - On-chip memory; despite its name “SRAM”, the actual device could be SRAM, SDRAM or other types
- Peripheral Region
 - Primarily used for peripherals, such as Advanced High-performance Bus (AHB) or Advanced Peripheral Bus (APB) peripherals
 - On-chip peripherals

Cortex-M4 Memory Map

- External RAM Region
 - Primarily used to store large data blocks, or memory caches
 - Off-chip memory, slower than on-chip SRAM region
- External Device Region
 - Primarily used to map to external devices
 - Off-chip devices, such as SD card
- Internal Private Peripheral Bus (PPB)
 - Used inside the processor core for internal control
 - Within PPB, a special range of memory is defined as System Control Space (SCS)
 - The Nested Vectored Interrupt Controller (NVIC) is part of SCS

Cortex-M4 Memory Map Example



Bit-band Operations

- Bit-band operation allows a single load/store operation to access a single bit in the memory, for example, to change a single bit of one 32-bit data:
 - Normal operation without bit-band (read-modify-write)
 - Read the value of 32-bit data
 - Modify a single bit of the 32-bit value (keep other bits unchanged)
 - Write the value back to the address
 - Bit-band operation
 - Directly write a single bit (0 or 1) to the “bit-band alias address” of the data
- Bit-band alias address
 - Each bit-band alias address is mapped to a real data address
 - When writing to the bit-band alias address, only a single bit of the data will be changed

Bit-band Operation Example

- For example, in order to set bit[3] in word data in address 0x20000000:

;Read-Modify-Write operation

```
LDR    R1, =0x20000000 ;Setup address
LDR    R0, [R1]         ;Read
ORR.W  R0, #0x8         ;Modify bit
STR    R0, [R1]         ;Write back
```


;Bit-band operation

```
LDR    R1, =0x2200000C ;Setup address
MOV     R0, #1          ;Load data
STR     R0, [R1]        ;Write
```

- Read-Modify-Write operation
 - Read the real data address (0x20000000)
 - Modify the desired bit (retain other bits unchanged)
 - Write the modified data back
- Bit-band operation
 - Directly set the bit by writing '1' to address 0x2200000C, which is the alias address of the fourth bit of the 32-bit data at 0x20000000
 - In effect, this single instruction is mapped to 2 bus transfers: read data from 0x20000000 to the buffer, and then write to 0x20000000 from the buffer with bit [3] set


Bit-band Alias Address

- Each bit of the 32-bit data is one-to-one mapped to the bit-band alias address
 - For example, the fourth bit (bit [3]) of the data at 0x20000000 is mapped to the bit-band alias address at 0x2200000C
 - Hence, to set bit [3] of the data at 0x20000000, we only need to write '1' to address 0x2200000C
 - In Cortex-M4, there are two pre-defined bit-band alias regions: one for SRAM region, and one for peripherals region




Bit-band Alias Address

- SRAM region
 - 32MB memory space (0x22000000 – 0x23FFFFFF) is used as the bit-band alias region for IMB data (0x20000000 – 0x200FFFFFF)
- Peripherals region
 - 32MB memory space (0x42000000 – 0x43FFFFFF) is used as the bit-band alias region for IMB data (0x40000000 – 0x400FFFFFF)




Benefits of Bit-Band Operations

- Faster bit operations
- Fewer instructions
- Atomic operation, avoid hazards
 - For example, if an interrupt is triggered and served during the Read-Modify-Write operations, and the interrupt service routine modifies the same data, a data conflict will occur




Cortex-M4 Program Image

- The program image in Cortex-M4 contains
 - Vector table -- includes the starting addresses of exceptions (vectors) and the value of the main stack point (MSP);
 - C start-up routine;
 - Program code – application code and data;
 - C library code – program codes for C library functions.




Cortex-M4 Program Image

- After Reset, the processor:
 - First reads the initial MSP value;
 - Then reads the reset vector;
 - Branches to the start of the programme execution address (reset handler);
 - Subsequently executes program instructions




Cortex-M4 Endianness

- Endian refers to the order of bytes stored in memory
 - Big endian: lowest byte of a word-size data is stored in bit 0 to bit 7
 - Big endian: lowest byte of a word-size data is stored in bit 24 to bit 31
- Cortex-M4 supports both little endian and big endian
- However, Endianness only exists in the hardware level



Little endian 32-bit memory



Big endian 32-bit memory


ARM Cortex-M4 Processor Instruction Set

ARM and Thumb® Instruction Set


- Early ARM instruction set
 - 32-bit instruction set, called the ARM instructions
 - Powerful and good performance
 - Larger program memory compared to 8-bit and 16-bit processors
 - Larger power consumption
- Thumb-1 instruction set
 - 16-bit instruction set, first used in ARM7TDMI processor in 1995
 - ARM7 + 16 bit Thumb + JTAG Debug + fast Multiplier + enhanced ICE
 - Provides a subset of the ARM instructions, giving better code density compared to 32-bit RISC architecture
 - Code size is reduced by ~30%, but performance is also reduced by ~20%

ARM Shift Operations


- ARM data processing instructions enable the programmer to perform arithmetic and logical operations on data values in registers.




LSL #5




LSR #5




ASR #5, positive operand



ASR #5, negative operand



ROR #5



RRX

Multiple Register Transfer Addressing Mode

■ STMIA, **Store Multiple Increment After**


- STMIA r9!, {r0, r1, r5}
- Store r0, r1, r5 contents to memory location r9 is pointing to
- Automatically increment with auto-indexing on r9
- <https://developer.arm.com/documentation/dui0068/b/thumb-instruction-reference/thumb-memory-access-instructions/ldmia-and-stmia>

Examples

```
LDMIA  r3!, {r0,r4}
LDMIA  r5!, {r0-r7}
STMIA  r0!, {r6,r7}
STMIA  r3!, {r3,r5,r7}
```

Incorrect examples

```
LDMIA  r3!,{r0,r9} ; high registers not allowed
STMIA  r5!, {}      ; must be at least one register
                        ; in list
STMIA  r5!,{r1-r6} ; value stored from r5 is unpredictable
```



STMIA r9!, {r0,r1,r5}


ARM Branch Instructions

- These instructions determines which instructions get executed next.

Branch	Interpretation	Normal uses
B	Unconditional	Always take this branch
BAL	Always	Always take this branch
BEQ	Equal	Comparison equal or zero result
BNE	Not equal	Comparison not equal or non-zero result
BPL	Plus	Result positive or zero
BMI	Minus	Result minus or negative
BCC	Carry clear	Arithmetic operation did not give carry-out
BLO	Lower	Unsigned comparison gave lower
BCS	Carry set	Arithmetic operation gave carry-out
BHS	Higher or same	Unsigned comparison gave higher or same
BVC	Overflow clear	Signed integer operation; no overflow occurred
BVS	Overflow set	Signed integer operation; overflow occurred
BGT	Greater than	Signed integer comparison gave greater than
BGE	Greater or equal	Signed integer comparison gave greater or equal
BLT	Less than	Signed integer comparison gave less than
BLE	Less or equal	Signed integer comparison gave less than or equal
BHI	Higher	Unsigned comparison gave higher
BLS	Lower or same	Unsigned comparison gave lower or same

ARM and Thumb Instruction Set

- Mix of ARM and Thumb-I Instruction sets
 - Benefit from both 32-bit ARM (high performance) and 16-bit Thumb-I (high code density)
 - A multiplexer is used to switch between two states: ARM state (32-bit) and Thumb state (16-bit), which requires a switching overhead



- Thumb-2 instruction set
 - Consists of both 32-bit Thumb instructions and original 16-bit Thumb-I instruction sets
 - Compared to 32-bit ARM instructions set, code size is reduced by ~26%, while keeping a similar performance
 - Capable of handling all processing requirements in one operation state

Cortex-M4 Instruction Set

- Cortex-M4 processor
 - ARMv7-M architecture
 - Supports 32-bit Thumb-2 instructions
 - Possible to handle all processing requirements in one operation state (Thumb state)
 - Compared with traditional ARM processors (use state switching), advantages include:
 - No state switching overhead – both execution time and instruction space are saved
 - No need to separate ARM code and Thumb code source files, which makes the development and maintenance of software easier
 - Easier to get optimised efficiency and performance

Cortex-M4 Instruction Set

- ARM assembly syntax:

label

mnemonic operand1, operand2, ... ; Comments

- Label is used as a reference to an address location;
- Mnemonic is the name of the instruction;
- Operand1 is the destination of the operation;
- Operand2 is normally the source of the operation;
- Comments are written after “;”, which does not affect the program;
- For example

MOVS R3, #0x11 ;Set register R3 to 0x11

- Note that the assembly code can be assembled by either ARM assembler (armasm) or assembly tools from a variety of vendors (e.g. GNU tool chain). When using GNU tool chain, the syntax for labels and comments is slightly different

Cortex-M4 Instruction Set

Mnemonic	Operands	Brief description	Flags
ADC, ADCS	{Rd,} Rn, Op2	Add with Carry	N,Z,C,V
ADD, ADDS	{Rd,} Rn, Op2	Add	N,Z,C,V
ADD, ADDW	{Rd,} Rn, #imm 2	Add	N,Z,C,V
ADR	Rd, label	Load PC-relative Address	
AND, ANDS	{Rd,} Rn, Op2	Logical AND	N,Z,C
ASR, ASRS	Rd, Rm, <Rs #n>	Arithmetic Shift Right	N,Z,C
B	label	Branch	
BFC	Rd, #lsb, #width	Bit Field Clear	
BFI	Rd, Rn, #lsb, #width	Bit Field Insert	
BIC, BICS	{Rd,} Rn, Op2	Bit Clear	N,Z,C
BKPT	#imm	Breakpoint	
BL	label	Branch with Link	
BLX	Rm	Branch indirect with Link	
BX	Rm	Branch indirect	

ARM Add Instruction

- **N: Negative**
 - The N flag is set by an instruction if the result is negative. In practice, N is set to the two's complement sign bit of the result (bit 31).
- **Z: Zero**
 - The Z flag is set if the result of the flag-setting instruction is zero.
- **C: Carry (or Unsigned Overflow)**
 - The C flag is set if the result of an unsigned operation overflows the 32-bit result register.
- **V: (Signed) Overflow**
 - The V flag works the same as the C flag, but for signed operations.

Examples

```
ADD    r2, r1, r3
SUBS   r8, r6, #240    ; sets the flags on the result
RSB    r4, r4, #1280   ; subtracts contents of r4 from 1280
ADCHI  r11, r0, r3     ; only executed if C flag set and Z
                        ; flag clear
RSCSLE r0, r5, r0, LSL r4 ; conditional, flags set
```

Cortex-M4 Instruction Set

Mnemonic	Operands	Brief description	Flags
CBNZ	Rn, label	Compare and Branch if Non Zero	
CBZ	Rn, label	Compare and Branch if Zero	
CLREX		Clear Exclusive	
CLZ	Rd, Rm	Count Leading Zeros	
CMN	Rn, Op2	Compare Negative	N,Z,C,V
CMP	Rn, Op2	Compare	N,Z,C,V
CPSID	i	Change Processor State, Disable Interrupts	
CPSIE	i	Change Processor State, Enable Interrupts	
DMB		Data Memory Barrier	
DSB		Data Synchronization Barrier	
EOR, EORS	{Rd,} Rn, Op2	Exclusive OR	N,Z,C
ISB	-	Instruction Synchronization Barrier	

ARM CMP Instruction

- These instructions compare the value in a register with Operand2. They update the condition flags on the result, but do not place the result in any register.
- The CMP instruction subtracts the value of Operand2 from the value in Rn. This is the same as a SUBS instruction, except that the result is discarded.

Examples

```
CMP    r2, r9
CMN    r0, #6400
CMPGT  r13, r7, LSL #2
```

Incorrect example

```
CMP    r2, pc, ASR r0 ; pc not permitted with register controlled shift
```

Cortex-M4 Instruction Set

Mnemonic	Operands	Brief description	Flags
IT		If-Then condition block	
LDM	Rn{!}, reglist	Load Multiple registers, increment after	
LDMDB, LDMEA	Rn{!}, reglist	Load Multiple registers, decrement before	
LDMFD, LDMIA	Rn{!}, reglist	Load Multiple registers, increment after	
LDR	Rt, [Rn, #offset]	Load Register with word	
LDRB, LDRBT	Rt, [Rn, #offset]	Load Register with byte	
LDRD	Rt, Rt2, [Rn, #offset]	Load Register with two bytes	
LDREX	Rt, [Rn, #offset]	Load Register Exclusive	
LDREXB	Rt, [Rn]	Load Register Exclusive with Byte	
LDREXH	Rt, [Rn]	Load Register Exclusive with Halfword	
LDRH, LDRHT	Rt, [Rn, #offset]	Load Register with Halfword	

Cortex-M4 Instruction Set

Mnemonic	Operands	Brief description	Flags
LDRSB, LDRSBT	Rt, [Rn, #offset]	Load Register with Signed Byte	
LDRSH, LDRSHT	Rt, [Rn, #offset]	Load Register with Signed Halfword	
LDRT	Rt, [Rn, #offset]	Load Register with word	
LSL, LSLs	Rd, Rm, <Rs #n>	Logical Shift Left	N,Z,C
LSR, LSRS	Rd, Rm, <Rs #n>	Logical Shift Right	N,Z,C
MLA	Rd, Rn, Rm, Ra	Multiply with Accumulate, 32-bit result	
MLS	Rd, Rn, Rm, Ra	Multiply and Subtract, 32-bit result	
MOV, MOVS	Rd, Op2	Move	N,Z,C
MOVT	Rd, #imm 6	Move Top	
MOVW, MOV	Rd, #imm 6	Move 16-bit constant	N,Z,C
MRS	Rd, spec_reg	Move from Special Register to general register	
MSR	spec_reg, Rm	Move from general register to Special Register	N,Z,C,V

Cortex-M4 Instruction Set

Mnemonic	Operands	Brief description	Flags
MUL, MULS	{Rd,} Rn, Rm	Multiply, 32-bit result	N,Z
MVN, MVNS	Rd, Op2	Move NOT	N,Z,C
NOP		No Operation	
ORN, ORNS	{Rd,} Rn, Op2	Logical OR NOT	N,Z,C
ORR, ORRS	{Rd,} Rn, Op2	Logical OR	N,Z,C
PKHTB, PKHBT	{Rd,} Rn, Rm, Op2	Pack Halfword	
POP	reglist	Pop registers from stack	
PUSH	reglist	Push registers onto stack	
QADD	{Rd,} Rn, Rm	Saturating double and Add	Q
QADD16	{Rd,} Rn, Rm	Saturating Add 16	
QADD8	{Rd,} Rn, Rm	Saturating Add 8	

Cortex-M4 Instruction Set

Mnemonic	Operands	Brief description	Flags
QASX	{Rd, } Rn, Rm	Saturating Add and Subtract with Exchange	
QDADD	{Rd, } Rn, Rm	Saturating Add	Q
QDSUB	{Rd, } Rn, Rm	Saturating double and Subtract	Q
QSAX	{Rd, } Rn, Rm	Saturating Subtract and Add with Exchange	
QSUB	{Rd, } Rn, Rm	Saturating Subtract	Q
QSUB16	{Rd, } Rn, Rm	Saturating Subtract 16	
QSUB8	{Rd, } Rn, Rm	Saturating Subtract 8	
RBIT	Rd, Rn	Reverse Bits	
REV	Rd, Rn	Reverse byte order in a word	
REV16	Rd, Rn	Reverse byte order in each halfword	
REVSH	Rd, Rn	Reverse byte order in bottom halfword and sign extend	
ROR, RORS	Rd, Rm, <Rs #n>	Rotate Right	N,Z,C

ARM REV Instruction

- **REV{cond} Rd, Rn**
where:
 - **cond** is an optional condition code.
 - **Rd** is the destination register.
 - **Rn** is the register holding the operand.
- You can use this instruction to change endianness. REV converts 32-bit big-endian data into little-endian data or 32-bit little-endian data into big-endian data.
- https://www.keil.com/support/man/docs/armasm/armasm_dom1361289889712.htm

Example

```
REV    r3, r7
```

Cortex-M4 Instruction Set

Mnemonic	Operands	Brief description	Flags
RRX, RRXS	Rd, Rm	Rotate Right with Extend	N,Z,C
RSB, RSBS	{Rd,} Rn, Op2	Reverse Subtract	N,Z,C,V
SADD16	{Rd,} Rn, Rm	Signed Add 16	GE
SADD8	{Rd,} Rn, Rm	Signed Add 8	GE
SASX	{Rd,} Rn, Rm	Signed Add and Subtract with Exchange	GE
SBC, SBCS	{Rd,} Rn, Op2	Subtract with Carry	N,Z,C,V
SBFX	Rd, Rn, #lsb, #width	Signed Bit Field Extract	
SDIV	{Rd,} Rn, Rm	Signed Divide	
SEV		Send Event	
SHADD16	{Rd,} Rn, Rm	Signed Halving Add 16	
SHADD8	{Rd,} Rn, Rm	Signed Halving Add 8	
SHASX	{Rd,} Rn, Rm	Signed Halving Add and Subtract with Exchange	

Cortex-M4 Instruction Set

Mnemonic	Operands	Brief description	Flags
SHSAX	{Rd,} Rn, Rm	Signed Halving Subtract and Add with Exchange	
SHSUB16	{Rd,} Rn, Rm	Signed Halving Subtract 16	
SHSUB8	{Rd,} Rn, Rm	Signed Halving Subtract 8	
SMLABB, SMLABT, SMLATB, SMLATT	Rd, Rn, Rm, Ra	Signed Multiply Accumulate Long (halfwords)	Q
SMLAD, SMLADX	Rd, Rn, Rm, Ra	Signed Multiply Accumulate Dual	Q
SMLAL	RdLo, RdHi, Rn, Rm	Signed Multiply with Accumulate (32 x 32 + 64), 64-bit result	
SMLALBB, SMLALBT, SMLALTB, SMLALTT	RdLo, RdHi, Rn, Rm	Signed Multiply Accumulate Long, halfwords	
SMLALD, SMLALDX	RdLo, RdHi, Rn, Rm	Signed Multiply Accumulate Long Dual	
SMLAWB, SMLAWT	Rd, Rn, Rm, Ra	Signed Multiply Accumulate, word by halfword	Q
SMLSD	Rd, Rn, Rm, Ra	Signed Multiply Subtract Dual	Q
SMLSLD	RdLo, RdHi, Rn, Rm	Signed Multiply Subtract Long Dual	
SMMLA	Rd, Rn, Rm, Ra	Signed Most significant word Multiply Accumulate	

Cortex-M4 Instruction Set

Mnemonic	Operands	Brief description	Flags
SMMLS, SMMLR	Rd, Rn, Rm, Ra	Signed Most significant word Multiply Subtract	
SMMUL, SMMULR	{Rd,} Rn, Rm	Signed Most significant word Multiply	
SMUAD	{Rd,} Rn, Rm	Signed dual Multiply Add	Q
SMULBB, SMULBT SMULTB, SMULTT	{Rd,} Rn, Rm	Signed Multiply (halfwords)	
SMULL	RdLo, RdHi, Rn, Rm	Signed Multiply (32 x 32), 64-bit result	
SMULWB, SMULWT	{Rd,} Rn, Rm	Signed Multiply word by halfword	
SMUSD, SMUSDX	{Rd,} Rn, Rm	Signed dual Multiply Subtract	
SSAT	Rd, #n, Rm {,shift #s}	Signed Saturate	Q
SSAT16	Rd, #n, Rm	Signed Saturate 16	Q
SSAX	{Rd,} Rn, Rm	Signed Subtract and Add with Exchange	GE
SSUB16	{Rd,} Rn, Rm	Signed Subtract 16	
SSUB8	{Rd,} Rn, Rm	Signed Subtract 8	

Cortex-M4 Instruction Set

Mnemonic	Operands	Brief description	Flags
STM	Rn{!}, reglist	Store Multiple registers, increment after	
STMDB, STMEA	Rn{!}, reglist	Store Multiple registers, decrement before	
STMFD, STMIA	Rn{!}, reglist	Store Multiple registers, increment after	
STR	Rt, [Rn, #offset]	Store Register word	
STRB, STRBT	Rt, [Rn, #offset]	Store Register byte	
STRD	Rt, Rt2, [Rn, #offset]	Store Register two words	
STREX	Rd, Rt, [Rn, #offset]	Store Register Exclusive	
STREXB	Rd, Rt, [Rn]	Store Register Exclusive Byte	
STREXH	Rd, Rt, [Rn]	Store Register Exclusive Halfword	
STRH, STRHT	Rt, [Rn, #offset]	Store Register Halfword	
STRT	Rt, [Rn, #offset]	Store Register word	
SUB, SUBS	{Rd,} Rn, Op2	Subtract	N,Z,C,V

Cortex-M4 Instruction Set

Mnemonic	Operands	Brief description	Flags
SUB, SUBW	{Rd,} Rn, #imm 2	Subtract	N,Z,C,V
SVC	#imm	Supervisor Call	
SXTAB	{Rd,} Rn, Rm, {,ROR #}	Extend 8 bits to 32 and add	
SXTAB16	{Rd,} Rn, Rm, {,ROR #}	Dual extend 8 bits to 16 and add	
SXTAH	{Rd,} Rn, Rm, {,ROR #}	Extend 16 bits to 32 and add	
SXTB16	{Rd,} Rm {,ROR #n}	Signed Extend Byte 16	
SXTB	{Rd,} Rm {,ROR #n}	Sign extend a byte	
SXTH	{Rd,} Rm {,ROR #n}	Sign extend a halfword	
TBB	[Rn, Rm]	Table Branch Byte	
TBH	[Rn, Rm, LSL #1]	Table Branch Halfword	
TEQ	Rn, Op2	Test Equivalence	N,Z,C
TST	Rn, Op2	Test	N,Z,C

Cortex-M4 Instruction Set

Mnemonic	Operands	Brief description	Flags
UADD16	{Rd,} Rn, Rm	Unsigned Add 16	GE
UADD8	{Rd,} Rn, Rm	Unsigned Add 8	GE
USAX	{Rd,} Rn, Rm	Unsigned Subtract and Add with Exchange	GE
UHADD16	{Rd,} Rn, Rm	Unsigned Halving Add 16	
UHADD8	{Rd,} Rn, Rm	Unsigned Halving Add 8	
UHASX	{Rd,} Rn, Rm	Unsigned Halving Add and Subtract with Exchange	
UHSAX	{Rd,} Rn, Rm	Unsigned Halving Subtract and Add with Exchange	
UHSUB16	{Rd,} Rn, Rm	Unsigned Halving Subtract 16	
UHSUB8	{Rd,} Rn, Rm	Unsigned Halving Subtract 8	
UBFX	Rd, Rn, #lsb, #width	Unsigned Bit Field Extract	
UDIV	{Rd,} Rn, Rm	Unsigned Divide	
UMAAL	RdLo, RdHi, Rn, Rm	Unsigned Multiply Accumulate Accumulate Long (32 x 32 + 32 +32), 64-bit result	

Cortex-M4 Instruction Set

Mnemonic	Operands	Brief description	Flags
UMLAL	RdLo, RdHi, Rn, Rm	Unsigned Multiply with Accumulate ($32 \times 32 + 64$), 64-bit result	
UMULL	RdLo, RdHi, Rn, Rm	Unsigned Multiply (32×32), 64-bit result	
UQADD16	{Rd,} Rn, Rm	Unsigned Saturating Add 16	
UQADD8	{Rd,} Rn, Rm	Unsigned Saturating Add 8	
UQASX	{Rd,} Rn, Rm	Unsigned Saturating Add and Subtract with Exchange	
UQSAX	{Rd,} Rn, Rm	Unsigned Saturating Subtract and Add with Exchange	
UQSUB16	{Rd,} Rn, Rm	Unsigned Saturating Subtract 16	
UQSUB8	{Rd,} Rn, Rm	Unsigned Saturating Subtract 8	
USAD8	{Rd,} Rn, Rm	Unsigned Sum of Absolute Differences	
USADA8	{Rd,} Rn, Rm, Ra	Unsigned Sum of Absolute Differences and Accumulate	
USAT	Rd, #n, Rm {,shift #s}	Unsigned Saturate	Q
USAT16	Rd, #n, Rm	Unsigned Saturate 16	Q

Cortex-M4 Instruction Set

Mnemonic	Operands	Brief description	Flags
UASX	{Rd,} Rn, Rm	Unsigned Add and Subtract with Exchange	GE
USUB16	{Rd,} Rn, Rm	Unsigned Subtract 16	GE
USUB8	{Rd,} Rn, Rm	Unsigned Subtract 8	GE
UXTAB	{Rd,} Rn, Rm, {,ROR #}	Rotate, extend 8 bits to 32 and Add	
UXTAB16	{Rd,} Rn, Rm, {,ROR #}	Rotate, dual extend 8 bits to 16 and Add	
UXTAH	{Rd,} Rn, Rm, {,ROR #}	Rotate, unsigned extend and Add Halfword	
UXTB	{Rd,} Rm {,ROR #n}	Zero extend a Byte	
UXTB16	{Rd,} Rm {,ROR #n}	Unsigned Extend Byte 16	
UXTH	{Rd,} Rm {,ROR #n}	Zero extend a Halfword	
VABS.F32	Sd, Sm	Floating-point Absolute	
VADD.F32	{Sd,} Sn, Sm	Floating-point Add	
VCMP.F32	Sd, <Sm #0.0>	Compare two floating-point registers, or one floating-point register and zero	FPSCR

Cortex-M4 Instruction Set

Mnemonic	Operands	Brief description	Flags
VCMPE.F32	Sd, <Sm #0.0>	Compare two floating-point registers, or one floating-point register and zero with Invalid Operation check	FPSCR
VCVT.S32.F32	Sd, Sm	Convert between floating-point and integer	
VCVT.S16.F32	Sd, Sd, #fbits	Convert between floating-point and fixed point	
VCVTR.S32.F32	Sd, Sm	Convert between floating-point and integer with rounding	
VCVT<B H>.F32.F16	Sd, Sm	Converts half-precision value to single-precision	
VCVTT<B T>.F32.F16	Sd, Sm	Converts single-precision register to half-precision	
VDIV.F32	{Sd,} Sn, Sm	Floating-point Divide	
VFMA.F32	{Sd,} Sn, Sm	Floating-point Fused Multiply Accumulate	
VFNMA.F32	{Sd,} Sn, Sm	Floating-point Fused Negate Multiply Accumulate	
VFMS.F32	{Sd,} Sn, Sm	Floating-point Fused Multiply Subtract	
VFNMS.F32	{Sd,} Sn, Sm	Floating-point Fused Negate Multiply Subtract	
VLDM.F<32 64>	Rn{!}, list	Load Multiple extension registers	

Cortex-M4 Instruction Set

Mnemonic	Operands	Brief description	Flags
VLDR.F<32 64>	<Dd Sd>, [Rn]	Load an extension register from memory	
VLMA.F32	{Sd,} Sn, Sm	Floating-point Multiply Accumulate	
VLMS.F32	{Sd,} Sn, Sm	Floating-point Multiply Subtract	
VMOV.F32	Sd, #imm	Floating-point Move immediate	
VMOV	Sd, Sm	Floating-point Move register	
VMOV	Sn, Rt	Copy ARM core register to single precision	
VMOV	Sm, Sm l, Rt, Rt2	Copy 2 ARM core registers to 2 single precision	
VMOV	Dd[x], Rt	Copy ARM core register to scalar	
VMOV	Rt, Dn[x]	Copy scalar to ARM core register	
VMRS	Rt, FPSCR	Move FPSCR to ARM core register or APSR	N,Z,C,V
VMSR	FPSCR, Rt	Move to FPSCR from ARM Core register	FPSCR
VMUL.F32	{Sd,} Sn, Sm	Floating-point Multiply	

Cortex-M4 Instruction Set

Mnemonic	Operands	Brief description	Flags
VNEG.F32	Sd, Sm	Floating-point Negate	
VNMLA.F32	Sd, Sn, Sm	Floating-point Multiply and Add	
VNMLS.F32	Sd, Sn, Sm	Floating-point Multiply and Subtract	
VNMUL	{Sd,} Sn, Sm	Floating-point Multiply	
VPOP	list	Pop extension registers	
VPUSH	list	Push extension registers	
VSQRT.F32	Sd, Sm	Calculates floating-point Square Root	
VSTM	Rn{!}, list	Floating-point register Store Multiple	
VSTR.F<32 64>	Sd, [Rn]	Stores an extension register to memory	
VSUB.F<32 64>	{Sd,} Sn, Sm	Floating-point Subtract	
WFE		Wait For Event	
WFI		Wait For Interrupt	

Note: full explanation of each instruction can be found in Cortex-M4 Devices' Generic User Guide (Ref-4)

Cortex-M4 Instruction Set

■ Cortex-M4 Suffix

- Some instructions can be followed by suffixes to update processor flags or execute the instruction on a certain condition

Suffix	Description	Example	Example explanation
S	Update APSR (flags)	ADDS R1, #0x21	Add 0x21 to R1 and update APSR
EQ, NE, CS, CC, MI, PL, VS, VC, HI, LS, GE, LT, GT, LE	Condition execution e.g. EQ= equal, NE= not equal, LT= less than	BNE label	Branch to the label if not equal

Data Insertion and Alignment

- Insert data inside programs
 - DCD: insert a word-size data
 - DCB: insert a byte-size data
 - ALIGN:
 - used before inserting a word-size data
 - Uses a number to determine the alignment size
- For example

```
...  
ALIGN                4                ; Align to a word boundary  
MY_DATA              DCD      0x12345678 ; Insert a word-size data  
MY_STRING DCB        "Hello",      0    ; Null terminated string  
...
```

Summary

- Cortex-M4 Memory Map
 - Cortex-M4 Memory Map
 - Cortex-M4 Program Image and Endianness
- ARM Cortex-M4 Processor Instruction Set
 - ARM and Thumb Instruction Set
 - Cortex-M4 Instruction Set