

**City University of Hong Kong**

**2021 – 2022 Sem B**

**EE3220 System-on-Chip Design**

**Lab Report 2**

**Lab 3: Designing Embedded System with MicroBlaze**

**Laboratory 4: Creating custom IP for MicroBlaze and PWM**

**Laboratory 5: Using Seven Segment Display and Pmod with MicroBlaze**

# Objective of the Experiment

## Lab 3:

1. Use Vivado to embody a MicroBlaze soft processor core
2. Add some peripherals to the MicroBlaze
3. Generate bitstream and export hardware
4. Write C program in Vitis IDE
5. Program the MicroBlaze core on the FPGA with Vitis IDE
6. Control the LEDs from the program with Vitis IDE

## Lab 4:

1. Create a custom IP by using Vivado
2. Combine the IP with MicroBlaze soft processor
3. Generate pulse width modulation (PWM) signal
4. Use PWM to display various colours on LED

## Lab 5:

1. Append third party IP to Vivado
2. Instantiate the PmodSSD in Vivado
3. Combine the IP with MicroBlaze soft processor
4. Use seven-segment multiplexing in MicroBlaze program to display numbers on seven-segment display

# Apparatus Used in The Experiment

## Hardware:




Figure 1: PYNQ-Z2

PYNQ-Z2, is the development board based on Xilinx Zynq SoC xc7z020clg400-1. It provides a Jupyter-based framework with Python APIs for using Xilinx platforms which is suitable for the beginner who design embedded systems without having to use ASIC-style design tools. It has many useful features and interfaces.

## Software:



Figure 2: Vivado



Figure 3: Vitis IDE

Vivado, a High-Level Synthesis (HLS) design suite superseding Xilinx ISE, provides an SoC-strength, IP-centric, and system-centric. Vivado transforms a C, C++, or System C into a register transfer level (RTL) that the user can integrate into a Xilinx field programmable gate array (FPGA).

Vitis IDE (Xilinx Vitis), is part of the Vitis unified software platform, designed to develop the embedded software applications targeted toward Xilinx embedded processors. Vitis IDE is based on the Eclipse open-source standard, and it works with hardware designs created by Vivado.

# Procedure of The Experiment

## Lab3:

There are a total of 2 parts with 4 Checkpoints:

1. Part 1: Embedded system design and Implementation in Vivado

Create a new project in Vivado with the Pynq-Z2 board, create Block Design of the flow navigator, and add MicroBlaze. Run the Block Automation with changing the memory to 64KB, then regenerate layout and click wizard IP to set the clocks. Click Run connection automation and modify the resets. Add a constant IP with value 1 and connect the resetn and ext\_reset\_in of the Processor System Reset. Take the snapshot for the block design (Checkpoint 1).

Add AXI GPIO to the design and rename it to LEDS, select “leds 4 bits” and repeat to add two GPIO IPs with name switches, select “sws 2 bits” and buttons select “btns 4 bits”. Click Run connection automation to regenerate layout. Create a HDL Wrapper by creating a constraint file named “pynq\_z2\_constr”. Double click the pynq\_z2\_constr.xdc file and enter the constraints. Generate bitstream and Export Hardware with the bitstream file. Take some snapshots for previous steps (Checkpoint 2).

2. Part 2: Software Development using Vitis

Create a new Vitis project with the xsa. Write a C file under the src folder to control the LEDs. Build the project and program the FPGA. The LEDs of the development board should be turned on.

Modify the program to turn on 2 and 3 LEDs separately. Take snapshots. (Checkpoint 3).

Modify the program to show a binary counting from 1 to 4 (0001 to 0100) on the LEDs. Take snapshots. (Checkpoint 4).

## Lab4:

There are a total of 3 parts with 3 Checkpoints:

1. Part 1: Create and Package a custom PWM Controller IP in Vivado

Create a new project at Vivado and set the Target language to VHDL. Create File “PWM\_Controller” with file type VHDL. Create File “pwm\_tb” with file type VHDL. Write the test bench code on pwm\_tb to verify the PWM controller module. Run simulation

and Run Behavioural Simulation. Then, modify the duty cycles to 20%, 40%, and 60% and observe the change in the pulse widths. (Checkpoint 1)

2. Part2: Build the embedded system with MicroBlaze and the custom PWM IP

Create a new AXI4 peripheral IP with name pwm\_controller, interface with name pwm\_AXI. Modify the code, run synthesis and package IP tab. Create a block “MicroBlaze\_pwm”. Add the MicroBlaze and pwm\_controller IP. Then, configure the clock wizard and add a constant. Run connection automation and regenerate layout. Create Port and connect the ports to the outputs of PWM\_Controller IP. Create HDL wrapper, generate bitstream and Export Hardware. Take some snapshots of the previous steps. (Checkpoint 2)

3. Part 3: Software Development using Vitis IDE

Create a new project in Vitis IDE with the xsa file. Write a C file under the src folder. Build the project and program the FPGA. The LEDs of the board should be turned on. Then, modify the program to display pink and yellow colours. (Checkpoint 3)

## Lab5:

There are a total of 2 parts with 3 Checkpoints:

1. Part 1: MicroBlaze and Pmod IP Instantiation in Vivado

Create a new Vivado project. Add the PmodSSD, MicroBlaze, constant, AXI\_GPIO as 4-bits buttons. Run connection automation and regenerate layout. Create two new ports named PmodA and PmodB. Regenerate Layout again. Validate the design. Create HDL wrapper, generate bitstream and Export Hardware. Take snapshots of the block design and the bitstream generation. (Checkpoint 1)

2. Part 2: Software Development using Vitis IDE

Create a new Vitis project with the xsa file. Write a C file under the src folder. Build the project and program the FPGA. The seven-segment display of the board should be displaying numbers. Modify the program to display the last two digits of the SID. (Checkpoint 2) Modify the program to display a count of numbers from 0 to 5. (Checkpoint 3)

## Result

### Lab3:

1. Check Point 1:




Figure 4: Screenshot of current block design.

2. Check Point 2:




Figure 5: Screenshot of current block design.




Figure 6: Screenshot of export Hardware Platform.

### 3. Check Point 3:




Figure 7: Modified program turning on LED 1.




Figure 8: Modified program turning on LED 2.




Figure 9: Modified program turning on LED 3.

### 4. Check Point 4:




Figure 10: Modified program showing a binary counting on the LEDs.




Figure 11: Screenshots of the board showing a binary counting on the LEDs.



## Lab4:

### 1. Check Point 1:

```

pwm_tb.vhd
C:/Users/EEUser/lab4/srcs/sim_1/new/pwm_tb.vhd

21 library IEEE;
22 use IEEE.STD_LOGIC_1164.ALL;
23 use IEEE.numeric_std.all;
24 entity pwm_tb is
25 -- Port ( )
26 end pwm_tb;
27 Architecture Behavioral of pwm_tb is
28 signal clk: std_logic := '0';
29 signal rst: std_logic := '1';
30 signal pwm_1_enable: std_logic;
31 signal pwm_2_enable: std_logic;
32 signal pwm_3_enable: std_logic;
33 signal pwm_1_out: std_logic;
34 signal pwm_2_out: std_logic;
35 signal pwm_3_out: std_logic;
36 signal pwm_1_dutycycle: integer := 20; --20% duty cycle
37 signal pwm_2_dutycycle: integer := 40; --40% duty cycle
38 signal pwm_3_dutycycle: integer := 60; --60% duty cycle
39 signal pwm_1_dc_counter: unsigned(7 downto 0) := to_unsigned((pwm_1_dutycycle *
40 256 / 100), 8);
41 signal pwm_2_dc_counter: unsigned(7 downto 0) := to_unsigned((pwm_2_dutycycle *
42 256 / 100), 8);
43 signal pwm_3_dc_counter: unsigned(7 downto 0) := to_unsigned((pwm_3_dutycycle *
44 256 / 100), 8);
45 component PWM_Controller is
46 port(
47 clk: in std_logic;
48 rst: in std_logic;
49 pwm_1_enable: in std_logic;
50 pwm_2_enable: in std_logic;
51 pwm_3_enable: in std_logic;
52 pwm_1_dc_counter: in unsigned(7 downto 0);
53 pwm_2_dc_counter: in unsigned(7 downto 0);
54 pwm_3_dc_counter: in unsigned(7 downto 0);
55 pwm_1_out: out std_logic;
56 pwm_2_out: out std_logic;
57 pwm_3_out: out std_logic
58 );
59 end component;
60 begin
61 -- instantiate pwm controller
62 pwm_ctrl: PWM_Controller
63 port map
64 (

```

Figure 12: Modified Test Bench Code.




Figure 13: Pulse widths before the changes.




Figure 14: Pulse widths after the changes.

### 2. Check Point 2:




Figure 15: Screenshot of current block design.




Figure 16: Successfully generated Bitstream.

### 3. Check Point 3:




Figure 17: Modified program displaying LED with pink colours.




Figure 18: Screenshot of modified program displaying LED with yellow colours.

## Lab5:

### 1. Check Point 1:




Figure 19: Screenshot of current block design.




Figure 20: Successfully generated Bitstream File.

### 2. Check Point 2:




Figure 21: Modified program displaying "80".




Figure 22: Modified program displaying "31".

### 3. Check Point 3:




Figure 23: Modified program displaying a count of numbers from 0 to 5.




Figure 24: Screenshots of the board displaying a count of numbers from 0 to 5.



## Extension work

Modifying program on Lab4 Checkpoint 3 to display LED with RGB colour changing:



Figure 25: Screenshot of Colour indexing from 1 to 12

```

Lab4_Vitis_system  Lab4_Vitis  pwm.c
7 #define slv_reg0 0x44A00000 //BASEADDR of pwm_controller registers. This value is obtained from xparamet
8
9 void pwmRGB(Xuint32 *r, Xuint32 *g, Xuint32 *b, int rVal, int gVal, int bVal, int duration){
10     *r = (u32) rVal; //red color value
11     *g = (u32) gVal; //green color value
12     *b = (u32) bVal; //blue color value
13     usleep(duration);
14 }
15
16 int main()
17 {
18     Xuint32 *pwm_1_dc_count; // declare pointers;
19     Xuint32 *pwm_2_dc_count;
20     Xuint32 *pwm_3_dc_count;
21     Xuint32 *enable_reg;
22
23     // initialize pointers to the address of the axi peripheral slave registers
24     enable_reg = (u32 *) (slv_reg0);
25     pwm_1_dc_count = (u32 *) (slv_reg0 + 4);
26     pwm_2_dc_count = (u32 *) (slv_reg0 + 8);
27     pwm_3_dc_count = (u32 *) (slv_reg0 + 12);
28
29     // enable the PWM outputs and set the duty cycle counter values for the registers
30     *(enable_reg) = 0x07; // enable all the 3 pwm outputs
31
32     while(1){
33         pwmRGB(pwm_1_dc_count, pwm_2_dc_count, pwm_3_dc_count, 255, 0, 0, 200000);
34         pwmRGB(pwm_1_dc_count, pwm_2_dc_count, pwm_3_dc_count, 255, 128, 0, 200000);
35         pwmRGB(pwm_1_dc_count, pwm_2_dc_count, pwm_3_dc_count, 255, 255, 0, 200000);
36         pwmRGB(pwm_1_dc_count, pwm_2_dc_count, pwm_3_dc_count, 128, 255, 0, 200000);
37         pwmRGB(pwm_1_dc_count, pwm_2_dc_count, pwm_3_dc_count, 0, 255, 0, 200000);
38         pwmRGB(pwm_1_dc_count, pwm_2_dc_count, pwm_3_dc_count, 0, 255, 128, 200000);
39         pwmRGB(pwm_1_dc_count, pwm_2_dc_count, pwm_3_dc_count, 0, 255, 255, 200000);
40         pwmRGB(pwm_1_dc_count, pwm_2_dc_count, pwm_3_dc_count, 0, 128, 255, 200000);
41         pwmRGB(pwm_1_dc_count, pwm_2_dc_count, pwm_3_dc_count, 0, 0, 255, 200000);
42         pwmRGB(pwm_1_dc_count, pwm_2_dc_count, pwm_3_dc_count, 0, 0, 255, 200000);
43         pwmRGB(pwm_1_dc_count, pwm_2_dc_count, pwm_3_dc_count, 127, 0, 255, 200000);
44         pwmRGB(pwm_1_dc_count, pwm_2_dc_count, pwm_3_dc_count, 255, 0, 127, 200000);
45         pwmRGB(pwm_1_dc_count, pwm_2_dc_count, pwm_3_dc_count, 255, 0, 127, 200000);
46     }
47     return 0;
48 }
49

```

Figure 26: Modified program displaying LED with RGB colour changing.

Color	R	G	B
1	255	0	0
2	255	128	0
3	255	255	0
4	128	255	0
5	0	255	0
6	0	255	128
7	0	255	255
8	0	128	255
9	0	0	255
10	127	0	255
11	255	0	255
12	255	0	127

Table 27: Color with their respective RGB value





Figure 28: Showcasing of LED with RGB color changing

## Analyzed Results

The observed result of the lab is matched with the expected result from the lab instructions to a large extent, in which the behavior of the board, LED, and seven-segment display are matched with what we had written in the code.

In lab 3, as shown in the code, the LEDs 1 to 4 are turned on by setting the value of the function XGpio\_DiscreteWrite(). By using this concept, the LEDs 1 to 4 can blink with binary counting by adding a for loop and the usleep() function.

In lab 4, as shown in the code and result, the duty cycle is proportional to PWM output. In addition, the slave register can declare as RGB by PWM signal and output.

In lab 5, as shown in the code, the display number of the seven-segment display by setting the number then passes to various functions. First, pass the number to extract\_digit(), it will separate the two digital numbers. Then, call the decode() of each digit to get the SSD value. Lastly, call display() function which will call on\_digit() and display\_digit() functions to display the digit on the seven-segment display. The on\_digit() function will turn on the digits SSD and display\_digit() will call the Xil\_Out32(), which is provided in xil\_io class, to perform an output operation.

## Discussion

### Inconvenience

As the online mode is adopted for lab sessions, other than the technical difficulties, there are other inconveniences caused by the limitations of adopting online lab sessions. Such as there are only a limited number of TAs in the lab to serve the students which is much higher than the number of TA staff. Thus, when the camera angle and environmental brightness are affected, which damages the video quality and causes difficulties in observing the change of color of the LED and other accessories, which the students have no way to adjust them.

### Latency

Since online mode is adopted for lab sessions, the equipment for the lab is connected to the lab computer then to the internet, and the only way for students to control that equipment is by TeamViewer which causes latency on controlling the remote computer, such as editing the C/C++ code on the remote computer or observing the result of the LEDs. Also, the video quality is variable due to the consistence of the connection between the student and the lab is constant.

## Conclusion and Summary

Overall, in Lab 3, we learned the basics of how to use Vivado to create and add some peripherals to MicroBlaze IP. Also, we learned how to generate bitstream and export hardware. We got familiar with using Vitis IDE to program the MicroBlaze. Lastly, we grasped how to control the LEDs by the C program.

For Lab 4, we understood how to create the custom IP and generate pulse width modulation (PWM) at Vivado. Furthermore, we recognized how to use PWM to display various colors on RGB LED.

For Lab 5, we learned how to add PmodSSD, which is the third-party IP to Vivado. In addition, we understood how to control the display number on a seven-segment display by modifying the C program.

## Reference

- [1] Xilinx, "Zynq-7000 SoC Product Selection Guide," 2019. [Online]. Available: <https://www.xilinx.com/support/documents/selectio-n-guides/zynq-7000-product-selection-guide.pdf>. [Accessed 27 4 2022].
- [2] Xilinx, "PYNQ Introduction," 2021. [Online]. Available: <https://pynq.readthedocs.io/en/latest/index.html>. [Accessed 24 4 2022].
- [3] Xilinx, "Vivado," 2022. [Online]. Available: <https://www.xilinx.com/support/university/vivado.html>. [Accessed 24 4 2022].
- [4] Xilinx, "Vitis Unified Software Platform Overview - 2021.2 English," 15 12 2021. [Online]. Available: <https://docs.xilinx.com/r/en-US/ug1400-vitis-embedded/Vitis-Unified-Software-Platform-Overview>. [Accessed 24 4 2022].
- [5] Xilinx, "Vivado Design Suite User High-Level Synthesis," 4 5 2021. [Online]. Available: <https://docs.xilinx.com/v/u/en-US/ug902-vivado-high-level-synthesis>. [Accessed 24 4 2022].
- [6] EE3220: System-On-Chip Design Lab 3: Designing Embedded System with MicroBlaze.
- [7] EE3220: System On-Chip Design Lab 4: Creating custom IP for MicroBlaze and PWM.
- [8] EE3220: System-On-Chip Design Lab 5: Using Seven Segment Display and Pmod with.