# **Tutorial 9: PYNQ Overlay Tutorial (Part 1)**

# (Part 1: Use Vitis HLS to Create a Custom IP)

You can find more details about this tutorial in <a href="https://pynq.readthedocs.io/en/latest/overlay\_design\_methodology/overlay\_tutorial.html">https://pynq.readthedocs.io/en/latest/overlay\_design\_methodology/overlay\_tutorial.html</a>

# **Objectives**

After completing this tutorial, you will be able to:

- Write HLS code to design a hardware module
- Run the simulation in HLS and export the custom IP

### **High-level synthesis (HLS)**

High-level synthesis allows you to design hardware modules with C/C++ language, the C synthesis will translate you design into Verilog/VHDL modules.

From Xilinx document UG902:

High-level synthesis (HLS) bridges hardware and software domains, providing the following primary benefits:

- Improved productivity for hardware designers
- Improved system performance for software designers

Using a high-level synthesis design methodology allows you to:

- Develop algorithms at the C-level
- Verify at the C-level
- Control the C synthesis process through optimization directives
- Create multiple implementations from the C source code using optimization directives
- Create readable and portable C source code

### **Overlay Introduction**


A programmer can download overlays into the Xilinx Programmable Logic, and overlays can provide functionality required by the software application. An *overlay* is a class of Programmable Logic design. Overlays are designed to be configurable, and reusable for broad set of applications. A PYNQ overlay will have a Python interface, allowing a software programmer to use it like any other Python package. [1]


## **Steps**

# A. Launch Vitis HLS and create an empty project targeting the Pynq board.


Open Vitis HLS 2020.1, click Create Project to start the wizard. You will see New Vitis HLS
 Project dialog box. Enter ex\_HLS in the Project name field and provide a suitable Location.
 Click Next.









2. In the **Add/Remove Files** dialog box, click **Next**. We will create new **Design Files** for our design later.




In the **Add/Remove Files** dialog box, click **Next**. We will create new **TestBench Files** for our design later.




3. In **Solution Configuration**, choose **Boards** Selection and click **pynq-z2**, then click **ok**.



#### Click Finish.




You will see a new empty HLS project with the following hierarchy. The **Source** contains your design files and your testbench files are in **Test Bench**.



### **B.** Create new HLS files


We are going to finish a simple design. The hardware module calculates the sum of two Integer inputs.

1. In the **Explorer**, right click **Source**, and select **New file...**.




Create a new file

2. We recommend you **create a new folder** named **src** and put all your files inside the folder. Create a new file named **ex.cpp**. Click **Save**. Repeat this step and add another file **ex.h**.



3. Similarly, right click **Test Bench**, and select **New file...**. Create a new testbech file named **ex\_tb.cpp**. You can put the **ex\_tb.cpp** file in the **src** folder as well. Now you will see the below hierarchy.




4. For this simple example we are going to design the **IP** that adds two 32-bit integers together. It would be better for you if you have basic concept about C/C++. Put the following code in the design file **ex.cpp**, and the full code for the accelerator is:

#### In ex.h, put following code

```
#ifndef __EX__
#define __EX__

void add(int a, int b, int& c);
#endif
```

- 5. In the code, #pragma provides optimizations and techniques to direct Vitis HLS to produce a micro-architecture that satisfies the desired performance and area goals. The INTERFACE defines how RTL ports are created. Our simple design uses an **AXI-4-Lite interface** so that the design can be controlled by a CPU.
- 6. From menu bar, Project->Project Settings..., select Synthesis, fill in Top function as add



7. Put following code in the testbench file **ex\_tb.cpp**:

```
#include <iostream>
#include "ex.h"
using namespace std;
int main()
    int a;
    int b;
    int gc;
    int c;
    for (a = -100; a < 100; a++)
        for (b = -100; b \le 100; b++)
            gc = a + b;
            add(a,b,c);
            if (gc != c)
                cout << "Error when a=" << a << ", b=" << b;
                return 1;
            }
        }
    }
    return 0;
}
```


7. In HLS, all design files and testbench files are written in high-level languages such as C++. In Xilinx HLS, the hardware module is defined as a C++ function. The testbench is the main function that will call your designed function. The results are compared with the golden standard. If the main function returns 0, the design is correct, otherwise the simulation fails.

# C. Run C Simulation, C Synthesis, C/RTL Cosimulation, and export RTL design

At the **top** of HLS tool, find four buttons, they are **C Simulation**, **C Synthesis**, **C/RTL Cosimulation**, and **export RTL design**, respectively.




1. Click **Run C Simulation**, then click **OK** in the new dialog. It will compile your testbench file in pure software level and do the functional simulation. If everything is correct, you will get the result with 0 error.




2. Click **C Synthesis**, wait until it finishes. This step translate your C++ design file into Verilog/VHDL. After it finishes, you will get a report about estimated latencty and resource consumption of your design.



3. Click **Run C/RTL Cosimulation**, here we use default settings, click **OK** in the new dialog. This step translate your testbench file and does the RTL simulation with XSim. Based on the coverage ratio of your testbench, it takes several minutes. And you will get a report when it finishes.



4. At last, click **Export RTL**. We select Verilog and click **OK** in the new dialog. Wait until it finishes.



You may face the error:

```
Vitis HLS Console

ERROR: [IMPL 213-28] Failed to generate IP.

command 'ap_source' returned error code

while executing

"source F:/EE3220/ex_HLS/solution1/export.tcl"

invoked from within

"hls::main F:/EE3220/ex_HLS/solution1/export.tcl"

("uplevel" body line 1)

invoked from within

"uplevel 1 hls::main {*}$args"

(procedure "hls_proc" line 5)

invoked from within

"hls_proc $argv"

Finished export RTL.
```

We provide the solution:

You can refer to https://support.xilinx.com/s/article/76960?language=en\_US for detail.

For example, we use Vitis HLS 2020.1 on Windows:

Please download the **y2k22\_patch-1.2.zip** patch at the bottom of <a href="https://support.xilinx.com/s/article/76960?language=en\_US">https://support.xilinx.com/s/article/76960?language=en\_US</a>, then decompress and move the patch under the **installation root location**, e.g., C:\Xilinx\y2k22\_patch.

Then you need enter into the **installation root location** (e.g., C:\Xilinx) in the **Command Prompt** and input the following command line:

Vivado\2020.1\tps\win64\python-2.7.16\python.exe y2k22\_patch\patch.py

We can see the following output:

```
C:\>cd Xilinx

C:\\xilinx>Vivado\2020.1\tps\win64\python-2.7.16\python.exe y2k22_patch\patch.py

[2022-03-19] INFO: This script (version: 1.2) patches Xilinx Tools for HLS Y2k22 bug for the following release:


2014.*, 2015.*, 2016.*, 2017.*, 2018.*, 2019.*, 2020.* and 2021.*

[2022-03-19] UPPATE: C:\Xilinx\Vitis\2020.1\common\scripts
[2022-03-19] COPY: C:\Xilinx\Vitinx\Vitis\2020.1\common\scripts
[2022-03-19] UPPATE: C:\Xilinx\Vivado\2020.1\common\scripts
[2022-03-19] UPPATE: C:\Xilinx\Vivado\2020.1\common\scripts
[2022-03-19] UPPATE: C:\Xilinx\Vivado\2020.1\common\scripts
[2022-03-19] UPPATE: C:\Xilinx\Vivado\2020.1\common\scripts
[2022-03-19] COPY: C:\Xilinx\Vivado\2020.1\common\scripts
[2022-03-19] COPY: C:\Xilinx\Vivado\2020.1\common\scripts\automg_patch_20220104.tcl
[2022-03-19] COPY: C:\Xilinx\vivado\2020.1\common\scripts\automg_patch_20220104.tcl
```


The patch process requires Python.

If you install other version of Vivado and Vitis (including HLS) versions 2014.x through 2021.2, the decompression of **y2k22\_patch-1.2.zip** patch under the **installation root location**, Python and entering into the **installation root location** for inputting the specific command line are also necessary. Please open the **README** file in the **y2k22\_patch** file folder, and follow the


instructions for the **specific version** that you are applying the patch to. For example, you can find the proper command line from the following figure in the **README** file mentioned above:



We click **Export RTL**. We select Verilog and click **OK** in the new dialog again. Wait until it finishes. We can check the generated IP.



Save your project folder. In the next tutorial, we will build the SoC system with this simple IP and test on the Pynq board. And you are expected to build a system in the following figure, with Zynq PS, Processor System Reset, the Add IP built by Vitis HLS in this tutorial, and AXI Interconnect.



In the figure above, we can see how the created IP block is integrated to the overall SoC. We will elaboate more details in the next tutorial 10.

## Reference

- [1] https://pynq.readthedocs.io/en/latest/overlay\_design\_methodology.html
- [2] <a href="https://pynq.readthedocs.io/en/latest/overlay\_design\_methodology/overlay\_tutorial.html">https://pynq.readthedocs.io/en/latest/overlay\_design\_methodology/overlay\_tutorial.html</a>
- [3] https://support.xilinx.com/s/article/76960?language=en\_US

End