# **Experiment-3**


#### Aim:

Design a single stage common source amplifier with resistive load for a gain of 10 and analyse its transient and AC characteristics.

**Tool Used:** LTspice software

#### **Theory:**

When the input signal is applied at the gate terminal and source terminal, then the output voltage is amplified and obtained across the resistor at the load in the drain terminal. This is called a common source amplifier. The circuit diagram of the common source amplifier with N-channel MOSFET along with the coupling and biasing capability is shown.



This circuit will be similar to the common-emitter follower of Bipolar Junction transistor. If we use P-channel FET, the polarity of the input voltage will be reversed.

For a Level 3 NMOS let's assume

$$VDD = 1.8V$$

$$VT = 0.4V$$

$$VGS = 0.6V$$

$$Kn = 120 \mu A/V^2$$
,


Which gives a value of (W/L) = 448 for 1mA ID.

Also, for these values' gm is attained as  $10m\Omega$ -1, therefore for gain 10, RD is taken as  $1K\Omega$ .

The value of VDS should be maintained above (VGS - VT = 0.6 - 0.4 = 0.2V) for the transistor to stay in saturation region.

As W/L is 416, the width is taken as  $448\mu m$  and the length is taken as  $1\mu m$ .

## **Circuit Schematic:** [Level 3]




#### **DC Operating Point**

#### --- Operating Point ---


```
V(drain):
                0.200254
                                voltage
V(gate):
                0.6
                                voltage
V(n001):
                1.8
                                voltage
∇(out):
                2.00254e-008
                                voltage
V(n002):
                                voltage
                0.00159975
Id(M1):
                                device current
Ig (M1):
                                device current
                -2.10249e-013
Ib (M1):
                                device current
                -0.00159975
                                device current
Is (M1):
I(C2):
                6e-020
                                device current
                                device current
                -2.00254e-020
I(C1):
I(R3):
                6e-006
                                device current
                6e-006
I(R2):
                                device current
I(R1):
                0.00159975
                                device current
I(Vin):
                6e-020
                                device current
I (Vdd):
                -0.00160575
                                device current
```

#### **Output Waveforms:**


## Transient Response:



## **AC Analysis:**



## **Output Waveforms:**



## **Result:**

The common source amplifier for level3 of CMOS inverter circuit is designed for a gain of 10 and the transient and AC characteristics are verified to be correct.