Learning-Verilog A collection of Verilog projects and experiments documenting my learning journey Start date: 12th of August 2025 Tools used: Icarus Verilog GTKWave Each folder contains testbatch and design code along with output screenshots. Projects: Half Adder Full Adder Multiplexer