

# AXP717C Single Cell NVDC PMU with E-gauge

## 1 Features

- 3.9V 5.5V Input Operating Range and Support single Cell Battery
- Battery fuel gauge: E-gauge 3.0
- Support TWSI(Two Wire Serial Interface)
- 3A switch charger, CV accuracy +/-0.5%
- Support USB BC1.2& type C CC input
- High battery discharge efficiency with 30 mΩ
- High integration includes all MOSFETS, current sensing and loop compensation
- Power off current <35uA (BATFET off, RTCLDO output on)</li>
- 3 DCDCS

DCDC1: 0.5~1.54V, IMAX=4A

DCDC2: 0.5~3.4V, IMAX=3A

DCDC3: 0.5~1.84V, IMAX=1.5A

• 14 LDOS

RTCLDO: 1.8V/ 2.5V/ 3V/ 3.3V, 30mA; Support supplied by backup battery (button battery)

A/B/CLDO: 0.5~3.5V, 0.1V/step

ALDO2, BLDO1/3, CLDO1/3/4: IMAX=500mA

ALDO1/4, BLDO4, CLDO2: IMAX=400mA

ALDO3, BLDO2: IMAX=200mA

CPUSLDO: for CPUs, 0.5~1.4V, IMAX=30mA, Supplied by DCDC3

- Startup sequence and default voltage of DCDC/LDO setting
- Charging LED with breathing function
- Protection

Input Over-Voltage Protection

Battery Thermal Sense Hot/Cold Charge Suspend

Programmable Safety Timer for Charger

Die Thermal regulation for Charger

Thermal Shutdown

DCDC Over-Voltage/Under-Voltage Protection

**LDO Current Limit Protection** 

# 2 Applications

Tablets, E-ink, Smart speaker

# 3 Description

AXP717C is a highly integrated power management IC (PMIC) targeting at single cell Li-battery(Li-ion or Li-polymer) applications that require multi-channel power conversion outputs. It provides an easy and flexible power management solution for multi-core processors to meet the complex and accurate requirements of power control.


AXP717C supports NVDC switch charge. Besides, it supports 17 channel power outputs which include 3 channels DCDC and 14 channels LDO. To ensure the security and stability of the system, AXP717C provides multiple channels 14-bit ADC for voltage/temperature monitor and integrates protection circuits such as over-voltage protection (OVP), over-current protection (OCP) and over-temperature protection (OTP). Moreover, AXP717C features a unique E-Gauge™ (Fuel Gauge) system, making power gauge easy and exact.

AXP717C supports TWSI for system to dynamically adjust output voltages, charge current and configure interrupt condition.

#### **Device Information**

Part Number	Number Package	
AXP717C	QFN-52	6mm * 6mm


## **Simplified Application Diagram**





# **Revision History**

Revision	Date	Author	Description
1.0	Mar. 7, 2023	AWA 1017	Initial version
			1. Update Figure 6-1
1.1	May 17, 2023	AWA 1017	2. Revise description of registers in Chapter 6.15
			3. Update Chapter 8.1





# Contents

I Features	1
2 Applications	1
3 Description	1
Revision History	2
Contents	3
Figures	5
Tables	6
4 Pin Configuration and Functions	7
5 Specifications	9
5.1 Absolute Maximum Ratings <sup>(1)</sup>	9
5.2 ESD Ratings	9
5.3 Recommended Operating Conditions	9
5.4 Thermal Information	9
5.5 Electrical Characteristics	9
6 Detail Description	
6.1 Overview	14
6.2 Function Block Diagram	15
6.3 Serial Interface Communication	16
6.4 Power Path	16
6.5 Power On/Off and reset	16
6.5.1 Power on reset(POR)	16
6.5.2 Power up from BAT	16
6.5.3 Power up from VBUS	16
6.5.4 System power on/off management	17
6.6 Multi-Power Outputs	19
6.7 Charger	20
6.7.1 Characteristics	20
6.7.2 Charging condition	20
6.7.3 Charging process	21
6.7.4 Charging protection	22
6.7.5 Charging indication	23
6.8 BOOST	24
6.9 BATFET	24
6.10 RBFET	24
6.11 ADC	24
6.12 E-Gauge	24
Copyright©Shenzhen X-Powers Technology Co., Ltd. All Rights Reserved.	3




6.13 IRQ /BACKUP	25
6.13.1 IRQ	25
6.13.2 BACKUP	25
6.14 Register	26
6.14.1 Register List	26
6.14.2 Register Description	27
7 Application Information	
7.1 Typical Application	48
8 Package, Carrier, Storage and Baking Information	49
8.1 Package	49
8.2 Carrier	50
8.3 Storage	50
8.3.1 Moisture Sensitivity Level(MSL)	50
8.3.2 Bagged Storage Conditions	50
8.3.3 Out-of-bag Duration	51
8.4 Baking	51
9 Reflow Profile	52



# **Figures**

Figure 4-1	Pin Map	7
	System power up and shut down sequence	
Figure 6-2	Sleep and Wakeup	19
Figure 7-1	Typical Application	48
Figure 8-1	Package Information	49
Figure 8-2	AXP717C Marking	49
Figure 8-3	AXP717C Tape Dimension Drawing	50
Figure 9-1	AXP717C Typical Reflow Profile	52





# **Tables**

Table 4-1	Pin Description	7
Table 5-1	Absolute Maximum Ratings	9
Table 5-2	ESD Ratings	9
Table 5-3	Recommended Operating Conditions	9
Table 5-4	Thermal Information	9
Table 5-5	Electrical Characteristics	10
Table 6-1	Multi-Power Outputs	20
Table 6-2	Default values of charging parameters	21
Table 6-3	Relationship among temperature, equivalent resistance, detected voltage and ADC data	22
Table 6-4	CHGLED function	23
Table 6-5	ADC channel	24
Table 8-1		
	AXP717C Packing Quantity Information	
Table 8-3	MSL Summary	
Table 8-4		
Table 8-5	Out-of-bag Duration	51
Table 8-6	Baking Conditions	51
Table 9-1	AXP717C Reflow Profile Conditions	52



# 4 Pin Configuration and Functions

Figure 4-1 Pin Map




Table 4-1 Pin Description

NO.	Pin Name	I/O(1)	Description
1	PWROK	DIO	Power good indication output
2	DM	DIO	BC1.2 detection, connect to DM of USB connector
3	DP	DIO	BC1.2 detection, connect to DP of USB connector
4	CC1	DIO	Type-C cc logic, connect to CC1 of USB connector
5	CC2	DIO	Type-C cc logic, connect to CC2 of USB connector
6	PWRON	DIO	Power On-Off key input, Internal pulled up.
7	VREF	Р	Internal reference voltage
8	GND	G	GND for internal analog circuit
9	VIN1	PI	DCDC1 input source
10/11	LX1	PIO	Inductor pin for DCDC1
12	FB1	Al	DCDC1 feedback pin
13	ALDO1	PO	Output pin of ALDO1
14	ALDO2	PO	Output pin of ALDO2



15				700 1110
17       ALDO4       PO       Output pin of ALDO4         18       BLD01       PO       Output pin of BLD01         20       BLDOIN       PI       BLDO input source, connected to VSYS or DCDC output         21       BLDO3       PO       Output pin of BLD03         22       BLD04       PO       Output pin of BLD04         23       CLD01       PO       Output pin of CLD01         24       CLD02       PO       Output pin of CLD02         25       CLDOIN       PI       CLD0 input source, connected to VSYS or DCDC output         26       CLD03       PO       Output pin of CLD03         27       CLD04       PO       Output pin of CPUSLDO         28       CPUSLDO       PO       Output pin of CPUSLDO         29       FB3       AI       DCDC3 feedback pin         30       LX3       PIO       Inductor pin for DCDC3         31       VIN3       PI       DCDC3 input source         32       VIN2       PI       DCDC2 input source         33       LX2       PIO       Inductor pin for DCDC2         34       FB2       AI       DCDC2 feedback pin         35       VRTC       PO       RTC po	15	ALDOIN	PI	ALDO input source, connected to VSYS
BLDO1	16	ALDO3	PO	Output pin of ALDO3
19	17	ALDO4	PO	Output pin of ALDO4
BLDOIN	18	BLDO1	PO	Output pin of BLDO1
21BLDO3POOutput pin of BLDO322BLD04POOutput pin of BLD0423CLD01POOutput pin of CLD0124CLD02POOutput pin of CLD0225CLDOINPICLD0 input source, connected to VSYS or DCDC output26CLD03POOutput pin of CLD0327CLD04POOutput pin of CPUSLDO28CPUSLDOPOOutput pin of CPUSLDO29FB3AlDCDC3 feedback pin30LX3PIOInductor pin for DCDC331VIN3PIDCDC3 input source32VIN2PIDCDC2 input source33LX2PIOInductor pin for DCDC234FB2AlDCDC2 feedback pin35VRTCPORTC power output36BACKUPPInput pin of backup battery.37IRQDIOConnect the IRQ to a logic rail via a resistor. The IRQ pin sends a low level signal to host to report device status and fault.38CHGLEDDOCharge status output to indicate various charger operation.39TSAlBattery Temperature Sensor Input40DCDCENDODCDCEN is the same as that of CLDO2. High level available, internal pulled up to RTCLDO.41/42BATPBattery connection point43/44VSYSPSystem connection point	19	BLDO2	PO	Output pin of BLDO2
22BLD04POOutput pin of BLD0423CLD01POOutput pin of CLD0124CLD02POOutput pin of CLD0225CLDOINPICLD0 input source, connected to VSYS or DCDC output26CLD03POOutput pin of CLD0327CLD04POOutput pin of CLD0428CPUSLDOPOOutput pin of CPUSLDO29FB3AlDCDC3 feedback pin30LX3PIOInductor pin for DCDC331VIN3PIDCDC3 input source32VIN2PIDCDC2 input source33LX2PIOInductor pin for DCDC234FB2AlDCDC2 feedback pin35VRTCPORTC power output36BACKUPPInput pin of backup battery.37IRQDIOConnect the IRQ to a logic rail via a resistor. The IRQ pin sends a low level signal to host to report device status and fault.38CHGLEDDOCharge status output to indicate various charger operation.39TSAlBattery Temperature Sensor Input40DCDCENDOCDCEN is the same as that of CLDO2. High level available, internal pulled up to RTCLDO.41/42BATPBattery connection point43/44VSYSPSystem connection point	20	BLDOIN	PI	BLDO input source, connected to VSYS or DCDC output
23CLD01POOutput pin of CLD0124CLD02POOutput pin of CLD0225CLD0INPICLD0 input source, connected to VSYS or DCDC output26CLD03POOutput pin of CLD0327CLD04POOutput pin of CLD0428CPUSLDOPOOutput pin of CPUSLDO29FB3AlDCDC3 feedback pin30LX3PIOInductor pin for DCDC331VIN3PIDCDC3 input source32VIN2PIDCDC2 input source33LX2PIOInductor pin for DCDC234FB2AlDCDC2 feedback pin35VRTCPORTC power output36BACKUPPInput pin of backup battery.37IRQDIOConnect the IRQ to a logic rail via a resistor. The IRQ pin sends a low level signal to host to report device status and fault.38CHGLEDDOCharge status output to indicate various charger operation.39TSAlBattery Temperature Sensor Input40DCDCENDOCharge status output to indicate various charger operation.40DCDCENDOCharge status output to indicate various charger operation.41/42BATPBattery connection point43/44VSYSPSystem connection point	21	BLDO3	PO	Output pin of BLDO3
24CLDO2POOutput pin of CLDO225CLDOINPICLDO input source, connected to VSYS or DCDC output26CLDO3POOutput pin of CLDO327CLDO4POOutput pin of CLDO428CPUSLDOPOOutput pin of CPUSLDO29FB3AIDCDC3 feedback pin30LX3PIOInductor pin for DCDC331VIN3PIDCDC3 input source32VIN2PIDCDC2 input source33LX2PIOInductor pin for DCDC234FB2AIDCDC2 feedback pin35VRTCPORTC power output36BACKUPPInput pin of backup battery.37IRQDIOConnect the IRQ to a logic rail via a resistor. The IRQ pin sends a low level signal to host to report device status and fault.38CHGLEDDOCharge status output to indicate various charger operation.39TSAIBattery Temperature Sensor Input40DCDCENDODCDCEN is the same as that of CLDO2. High level available, internal pulled up to RTCLDO.41/42BATPBattery connection point43/44VSYSPSystem connection point	22	BLDO4	PO	Output pin of BLDO4
25 CLDOIN PI CLDO input source, connected to VSYS or DCDC output 26 CLDO3 PO Output pin of CLDO3 27 CLDO4 PO Output pin of CLDO4 28 CPUSLDO PO Output pin of CPUSLDO 29 FB3 AI DCDC3 feedback pin 30 LX3 PIO Inductor pin for DCDC3 31 VIN3 PI DCDC3 input source 32 VIN2 PI DCDC2 input source 33 LX2 PIO Inductor pin for DCDC2 34 FB2 AI DCDC2 feedback pin 35 VRTC PO RTC power output 36 BACKUP P Input pin of backup battery.  IRQ output. 37 IRQ DIO Connect the IRQ to a logic rail via a resistor. The IRQ pin sends a low level signal to host to report device status and fault. 38 CHGLED DO Charge status output to indicate various charger operation. 39 TS AI Battery Temperature Sensor Input Be connected to external DCDC enable pin. The start-up sequence of DCDCEN is the same as that of CLDO2. High level available, internal pulled up to RTCLDO. 41/42 BAT P Battery connection point 43/44 VSYS P System connection point	23	CLDO1	PO	Output pin of CLDO1
26 CLDO3 PO Output pin of CLDO3 27 CLDO4 PO Output pin of CLDO4 28 CPUSLDO PO Output pin of CPUSLDO 29 FB3 Al DCDC3 feedback pin 30 LX3 PIO Inductor pin for DCDC3 31 VIN3 PI DCDC3 input source 32 VIN2 PI DCDC2 input source 33 LX2 PIO Inductor pin for DCDC2 34 FB2 Al DCDC2 feedback pin 35 VRTC PO RTC power output 36 BACKUP P Input pin of backup battery. IRQ output. 37 IRQ DIO Connect the IRQ to a logic rail via a resistor. The IRQ pin sends a low level signal to host to report device status and fault. 38 CHGLED DO Charge status output to indicate various charger operation. 39 TS Al Battery Temperature Sensor Input 40 DCDCEN DO DCDCEN is the same as that of CLDO2. High level available, internal pulled up to RTCLDO. 41/42 BAT P Battery connection point 43/44 VSYS P System connection point	24	CLDO2	PO	Output pin of CLDO2
27       CLD04       PO       Output pin of CLD04         28       CPUSLDO       PO       Output pin of CPUSLDO         29       FB3       Al       DCDC3 feedback pin         30       LX3       PIO       Inductor pin for DCDC3         31       VIN3       PI       DCDC3 input source         32       VIN2       PI       DCDC2 input source         33       LX2       PIO       Inductor pin for DCDC2         34       FB2       Al       DCDC2 feedback pin         35       VRTC       PO       RTC power output         36       BACKUP       P       Input pin of backup battery.         IRQ output.       Connect the IRQ to a logic rail via a resistor. The IRQ pin sends a low level signal to host to report device status and fault.         38       CHGLED       DO       Charge status output to indicate various charger operation.         39       TS       Al       Battery Temperature Sensor Input         40       DCDCEN       DO       DCDCEN is the same as that of CLDO2.         High level available, internal pulled up to RTCLDO.         41/42       BAT       P       Battery connection point         43/44       VSYS       P       System connection point   <	25	CLDOIN	PI	CLDO input source, connected to VSYS or DCDC output
28 CPUSLDO PO Output pin of CPUSLDO 29 FB3 Al DCDC3 feedback pin 30 LX3 PIO Inductor pin for DCDC3 31 VIN3 PI DCDC3 input source 32 VIN2 PI DCDC2 input source 33 LX2 PIO Inductor pin for DCDC2 34 FB2 Al DCDC2 feedback pin 35 VRTC PO RTC power output 36 BACKUP P Input pin of backup battery.  IRQ output.  37 IRQ DIO Connect the IRQ to a logic rail via a resistor. The IRQ pin sends a low level signal to host to report device status and fault.  38 CHGLED DO Charge status output to indicate various charger operation. 39 TS Al Battery Temperature Sensor Input  Be connected to external DCDC enable pin. The start-up sequence of DCDCEN is the same as that of CLDO2.  High level available, internal pulled up to RTCLDO.  41/42 BAT P Battery connection point 43/44 VSYS P System connection point	26	CLDO3	PO	Output pin of CLDO3
29 FB3 AI DCDC3 feedback pin 30 LX3 PIO Inductor pin for DCDC3 31 VIN3 PI DCDC3 input source 32 VIN2 PI DCDC2 input source 33 LX2 PIO Inductor pin for DCDC2 34 FB2 AI DCDC2 feedback pin 35 VRTC PO RTC power output 36 BACKUP P Input pin of backup battery.  IRQ output.  37 IRQ DIO Connect the IRQ to a logic rail via a resistor. The IRQ pin sends a low level signal to host to report device status and fault.  38 CHGLED DO Charge status output to indicate various charger operation.  39 TS AI Battery Temperature Sensor Input  Be connected to external DCDC enable pin. The start-up sequence of DCDCEN is the same as that of CLDO2.  High level available, internal pulled up to RTCLDO.  41/42 BAT P Battery connection point 43/44 VSYS P System connection point	27	CLDO4	PO	Output pin of CLDO4
30	28	CPUSLDO	PO	Output pin of CPUSLDO
31	29	FB3	Al	DCDC3 feedback pin
32 VIN2 PI DCDC2 input source  33 LX2 PIO Inductor pin for DCDC2  34 FB2 AI DCDC2 feedback pin  35 VRTC PO RTC power output  36 BACKUP P Input pin of backup battery.  37 IRQ DIO Connect the IRQ to a logic rail via a resistor. The IRQ pin sends a low level signal to host to report device status and fault.  38 CHGLED DO Charge status output to indicate various charger operation.  39 TS AI Battery Temperature Sensor Input  Be connected to external DCDC enable pin. The start-up sequence of DCDCEN is the same as that of CLDO2.  High level available, internal pulled up to RTCLDO.  41/42 BAT P Battery connection point  43/44 VSYS P System connection point	30	LX3	PIO	Inductor pin for DCDC3
33	31	VIN3	PI	DCDC3 input source
34 FB2 Al DCDC2 feedback pin 35 VRTC PO RTC power output 36 BACKUP P Input pin of backup battery.  IRQ output. 37 IRQ DIO Connect the IRQ to a logic rail via a resistor. The IRQ pin sends a low level signal to host to report device status and fault.  38 CHGLED DO Charge status output to indicate various charger operation.  39 TS Al Battery Temperature Sensor Input  Be connected to external DCDC enable pin. The start-up sequence of DCDCEN is the same as that of CLDO2.  High level available, internal pulled up to RTCLDO.  41/42 BAT P Battery connection point  43/44 VSYS P System connection point	32	VIN2	PI	DCDC2 input source
35 VRTC PO RTC power output 36 BACKUP P Input pin of backup battery.  IRQ output.  37 IRQ DIO Connect the IRQ to a logic rail via a resistor. The IRQ pin sends a low level signal to host to report device status and fault.  38 CHGLED DO Charge status output to indicate various charger operation.  39 TS AI Battery Temperature Sensor Input  Be connected to external DCDC enable pin. The start-up sequence of DCDCEN is the same as that of CLDO2.  High level available, internal pulled up to RTCLDO.  41/42 BAT P Battery connection point  43/44 VSYS P System connection point	33	LX2	PIO	Inductor pin for DCDC2
36 BACKUP P Input pin of backup battery.  1RQ output.  37 IRQ DIO Connect the IRQ to a logic rail via a resistor. The IRQ pin sends a low level signal to host to report device status and fault.  38 CHGLED DO Charge status output to indicate various charger operation.  39 TS AI Battery Temperature Sensor Input  Be connected to external DCDC enable pin. The start-up sequence of DCDCEN is the same as that of CLDO2.  High level available, internal pulled up to RTCLDO.  41/42 BAT P Battery connection point  43/44 VSYS P System connection point	34	FB2	Al	DCDC2 feedback pin
IRQ output.  Connect the IRQ to a logic rail via a resistor. The IRQ pin sends a low level signal to host to report device status and fault.  Charge status output to indicate various charger operation.  Al Battery Temperature Sensor Input  Be connected to external DCDC enable pin. The start-up sequence of DCDCEN is the same as that of CLDO2.  High level available, internal pulled up to RTCLDO.  Al/42 BAT P Battery connection point  43/44 VSYS P System connection point	35	VRTC	PO	RTC power output
37 IRQ DIO Connect the IRQ to a logic rail via a resistor. The IRQ pin sends a low level signal to host to report device status and fault.  38 CHGLED DO Charge status output to indicate various charger operation.  39 TS AI Battery Temperature Sensor Input  Be connected to external DCDC enable pin. The start-up sequence of DCDCEN is the same as that of CLDO2.  High level available, internal pulled up to RTCLDO.  41/42 BAT P Battery connection point  43/44 VSYS P System connection point	36	BACKUP	Р	Input pin of backup battery.
level signal to host to report device status and fault.  38 CHGLED DO Charge status output to indicate various charger operation.  39 TS AI Battery Temperature Sensor Input  Be connected to external DCDC enable pin. The start-up sequence of DCDCEN is the same as that of CLDO2.  High level available, internal pulled up to RTCLDO.  41/42 BAT P Battery connection point  43/44 VSYS P System connection point				IRQ output.
38 CHGLED DO Charge status output to indicate various charger operation. 39 TS AI Battery Temperature Sensor Input  Be connected to external DCDC enable pin. The start-up sequence of DCDCEN is the same as that of CLDO2.  High level available, internal pulled up to RTCLDO.  41/42 BAT P Battery connection point  43/44 VSYS P System connection point	37	IRQ	DIO	Connect the IRQ to a logic rail via a resistor. The IRQ pin sends a low
39 TS AI Battery Temperature Sensor Input Be connected to external DCDC enable pin. The start-up sequence of DCDCEN is the same as that of CLDO2. High level available, internal pulled up to RTCLDO.  41/42 BAT P Battery connection point 43/44 VSYS P System connection point			®	level signal to host to report device status and fault.
Be connected to external DCDC enable pin. The start-up sequence of DCDCEN is the same as that of CLDO2. High level available, internal pulled up to RTCLDO.  41/42 BAT P Battery connection point  43/44 VSYS P System connection point	38	CHGLED	DO	Charge status output to indicate various charger operation.
40 DCDCEN DO DCDCEN is the same as that of CLDO2. High level available, internal pulled up to RTCLDO.  41/42 BAT P Battery connection point  43/44 VSYS P System connection point	39	TS	Al	Battery Temperature Sensor Input
High level available, internal pulled up to RTCLDO.  41/42 BAT P Battery connection point  43/44 VSYS P System connection point				Be connected to external DCDC enable pin. The start-up sequence of
41/42 BAT P Battery connection point 43/44 VSYS P System connection point	40	DCDCEN	DO	DCDCEN is the same as that of CLDO2.
43/44 VSYS P System connection point				High level available, internal pulled up to RTCLDO.
	41/42	BAT	Ρ //	Battery connection point
45/46 SW P Switching node connecting to output inductor	43/44	VSYS	Р	System connection point
, 0 0 1	45/46	SW	Р	Switching node connecting to output inductor
47/48 VMID Power output	47/48	VMID	Р	VMID Power output
49/50 VBUS P VBUS input	49/50	VBUS	Р	VBUS input
51 SDA DIO Data pin for serial interface.	51	SDA	DIO	Data pin for serial interface.
52 SCK DI Clock pin for serial interface.	52	SCK	DI	Clock pin for serial interface.

<sup>(1)</sup> O for output, I for input, IO for input/output, D for digital, A for analog, P for power, and G for ground.



# 5 Specifications

# 5.1 Absolute Maximum Ratings (1)

Over operating free-air temperature range (unless otherwise noted)

Table 5-1 Absolute Maximum Ratings

SYMBOL	DESCRIPTION	MIN	MAX	UNIT
VBUS		-0.3	12	V
Others pin (exp VBUS,EP,	Valta as was as /with was as at the CND)	-0.3	7	V
GND)	Voltage range(with respect to GND)	-0.3	7	V
EP to GND		-0.3	0.3	V
T <sub>a</sub>	Operating Temperature Range	-40	85	°C
$T_J$	Junction Temperature Range	-40	125	°C
$T_s$	Storage Temperature Range	-40	150	°C
VBUS Others pin (exp VBUS,EP, GND) EP to GND T <sub>a</sub> T <sub>J</sub>	Maximum Soldering Temperature (at leads, 10sec)		300	°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

## 5.2 ESD Ratings

#### Table 5-2 ESD Ratings

		VALUE	UNIT
VECD	Human body model(HBM) <sup>(1)</sup>	±2000	٧
VESD	Charged device model(CDM) <sup>(2)</sup>	±750	٧

<sup>(1)</sup> Reference: ESDA/JEDEC JS-001-2017.

# 5.3 Recommended Operating Conditions

**Table 5-3 Recommended Operating Conditions** 

SYMBOL	DESCRIPTION	MIN	MAX	UNIT
VIN	Input voltage(VBUS)	3.9	5.5	<b>V</b>
VBAT	Battery voltage		4.4	<b>V</b>

## 5.4 Thermal Information

Table 5-4 Thermal Information

Thermal Metr	Thermal Metric <sup>(1)</sup>		UNIT
$\theta_{JA}$	Junction-to-ambient thermal resistance	24.43	
$\theta_{ extsf{JB}}$	Junction-to-board thermal resistance	3.26	°C/W
$\theta_{JC}$	Junction-to-case(top) thermal resistance	11.91	

<sup>(1)</sup> Thermal metrics are calculated refer to JEDEC document JESD51.

## 5.5 Electrical Characteristics

 $T_A=25$ °C

<sup>(2)</sup> Reference: ESDA/JEDEC JS-002-2018.



#### **Table 5-5 Electrical Characteristics**

Symbol	Parameters	Test Conditions	MIN	TYP	MAX	UNIT
QUIESCENT C	CURRENTS					
		no VBUS, BATFET Disabled, with only RTCLDO on;		35		uA
I <sub>BAT</sub>	Battery discharge current in different cases.	no VBUS, BATFET enabled, PMIC is power on, all DCDC/ ALDO/BLDO/ CLDO is off		300		uA
		no VBUS, PMIC is work in green mode.		100		uA
VBUS/BAT PC	)WER UP					
$V_{ extsf{VBUS\_OP}}$	VBUS operating range		3.9		5.5	V
$V_{VBUS\_UVLOZ}$	VBUS under voltage threshold		3.5		3.9	V
$V_{\text{SLEEPZ}}$	Sleep mode rising threshold(VBUS-VBAT)			150		mV
$V_{\text{VBUS\_OV}}$	VBUS over-voltage rising threshold			7		V
$V_{BAT\_UVLO}$	VBAT under voltage threshold		_1	2.3		V
V <sub>BAT_UVLOZ</sub>	VBAT under voltage hysteresis			2.45		V
$V_{OFF}$	VSYS power off threshold		2.6		3.3	V
V <sub>OFF_HYST</sub>	VSYS power off hysteresis			0.3		V
$V_{SYS\_OVP}$	VSYS over-voltage turn-off		5.8		6	V
THERMAL SH	UTDOWN					
T <sub>SHUT</sub>	Thermal Shutdown Rising Temperature	Temperature rising		145		°C
T <sub>SHUT_HYS</sub>	Thermal Shutdown Hysteresis	Temperature falling		20		°C
Battery Charg	ger					
V <sub>BATREG_RANGE</sub>	Typical Charge voltage range	V <sub>BATREG</sub> =4.0/4.1/4.2/4.35/4.4V	4		4.4	V
V <sub>BATREG</sub>	Charge voltage resolution accuracy	V <sub>BAT</sub> = 4.2V, T <sub>J</sub> = 25°C	-0.50%		0.50%	
I <sub>CHG_REG_RANGE</sub>	Typical Fast charge current regulation range		0		3072	mA
I <sub>CHG_REG_ACC</sub>	Fast charge current regulation accuracy	$V_{BAT} = 3.2V \text{ or } 3.8V,$ $I_{CHG} = 1024 \text{ mA}, T_{J} = 25^{\circ}\text{C}$	-20%		20%	
$V_{BATLOWV}$	Battery low voltage threshold	Fast charge to precharge		3		V
I <sub>PRECHG_RANGE</sub>	Precharge current range		64		1024	mA
I <sub>PRECHG_ACC</sub>	Precharge current accuracy	$V_{BAT}$ =2.5V, $I_{PRECHG}$ = 256mA, $T_{J}$ = 25°C	-30%		30%	
I <sub>TERM_RANGE</sub>	Termination current range		64		1024	mA
$V_{TRICHG}$	Battery trickle charge threshold	V <sub>BAT</sub> falling		2		V
I <sub>TRICHG</sub>	Battery trickle charge current	$V_{BAT} < 2 V$		10		mA
$V_{RECHG}$	Recharge Threshold below VBATREG	V <sub>BAT</sub> falling		100		mV
FSW	PWM Switching Frequency			1.5		MHz




					////	
POWER-PAT	TH MANAGEMENT					
V	Typical system regulation	Isys = 0A, V <sub>BAT</sub> > VS <sub>YS_MIN</sub> , BATFET Disabled		V <sub>BAT</sub> + 50mV		V
$V_{SYS}$	voltage	Isys= 0A, V <sub>BAT</sub> <v<sub>SYS_MIN, BATFET Disabled</v<sub>		V <sub>SYS_MIN</sub> +1 50mV		V
$V_{SYS\_MIN}$	Minimum DC System Voltage Output	$V_{BAT} < V_{SYS\_MIN}$ , SYS_MIN = 3.5V, ISYS= 0A		3.65		V
Input Voltag	ge / Current Regulation		_	_		_
V <sub>INDPM_RANGE</sub>	Typical Input voltage regulation range		3.88		5.08	V
$V_{INDPM\_ACC}$	Input voltage regulation accuracy	V <sub>INDPM</sub> =4.36V	-3%		3%	
I <sub>INDPM_RANGE</sub>	Input current regulation range		100		3250	mA
I <sub>INDPM_ACC</sub>	Input current regulation accuracy	I <sub>INLIM</sub> =500mA	450		550	mA
BAT OVER-V	OLTAGE					
$V_{BATOVP}$	Battery over-voltage threshold	$V_{\scriptsize  exttt{BAT}}$ rising, as percentage of $V_{\scriptsize  exttt{BAT},REG}$	1	104%* V <sub>BAT_REG</sub>		V
$V_{BATOVP\_HYST}$	Battery over-voltage hysteresis	$V_{\mathtt{BAT}}$ falling, as percentage of $V_{\mathtt{BAT},\mathtt{REG}}$	10	2%		
DCDC		1000				
DCDC1/2/3						
V <sub>IN</sub>	Input Voltage ®		2.6		5.5	V
UVP				85%		
OVP				130%		
FSW	Switching Frequency			3		MHz
Accuracy	Output Accuracy	Accuracy, PWM mode, V <sub>OUT</sub> <1V	-30		30	mV
Accuracy	Output Accuracy	Accuracy, PWM mode, V <sub>OUT</sub> >1V	-3.00%		3.00%	
DCDC1						
		Output Range	0.5		1.54	V
$V_{OUT}$	Output Voltage	Step Size, V <sub>OUT</sub> =0.5V~1.2V		10		mV
		Step Size, V <sub>OUT</sub> =1.22V~1.54V		20		mV
I <sub>OUT</sub>	Output Load Current			4		А
DCDC2				1	1	1
		Output Range	0.5		3.4	V
V <sub>out</sub>	Output Voltage	Step Size, V <sub>OUT</sub> =0.5V~1.2V		10		mV
VOUT	- Carput voltage	Step Size, V <sub>OUT</sub> =1.22V~1.54V		20		mV
		Step Size, V <sub>OUT</sub> =1.6~3.4V		100		mV
I <sub>OUT</sub>	Output Load Current			3		А
DCDC3	_		,			1
		Output Range	0.5		1.84	V
$V_{\text{OUT}}$	Output Voltage	Step Size, V <sub>OUT</sub> =0.5V~1.2V		10		mV
		Step Size, V <sub>OUT</sub> =1.22V~1.84V		20		mV
I <sub>OUT</sub>	Output Load Current			1.5		А



LDO					///I	
RTCLDO						
	Output Voltage		1.8		3.3	V
$V_{OUT}$	Output voltage accuracy		-10%		+10%	Ť
ОПТ	Output Load Current			30		mA
CPUSLDO				1		1
VIN	Input Voltage	Input is DCDC3	0.8		1.84	V
	in bear a see Ba	Output Range	0.5		1.4	V
		Step size		50		mV
$V_{OUT}$	Output Voltage	Accuracy,VIN=0.8V~1.84V, V <sub>OUT</sub> <1V, I <sub>load</sub> =10mA	-30		30	mV
		Accuracy,VIN=0.8V~1.84V, V <sub>OUT</sub> >1V, I <sub>load</sub> =10mA	-3%		3%	
оит	Output Load Current			30		mA
LIM	Current Limit			300		mA
ALDO/BLD	D/CLDO 1~4					
/IN	Input Voltage		2.6	15	5.5	V
$V_{Drop}$	Dropout	V <sub>OUT</sub> =3.3V		200		mV
		Output Range	0.5		3.5	V
		Step size		100		m۷
	Output Voltage	Accuracy, ALDOIN=2.6V~5.5V, V <sub>OUT</sub> <1V, I <sub>load</sub> =10mA only for ALDO3/4	-20		20	mV
V <sub>out</sub>		Accuracy, ALDOIN=2.6V~5.5V, V <sub>OUT</sub> >1V, I <sub>load</sub> =10mA only for ALDO3/4	-2%		2%	
		Accuracy, ALDOIN=2.6V~5.5V, V <sub>ALDO4</sub> =1.8V, I <sub>load</sub> <50mA	-1%		1%	
		Accuracy, xLDOIN=2.6V~5.5V, V <sub>OUT</sub> <1V, I <sub>load</sub> =10mA	-30		30	mV
		Accuracy,xLDOIN=2.6V~5.5V, V <sub>OUT</sub> >1V, I <sub>load</sub> =10mA	-3%		3%	
		ALDO2, BLDO1/3, CLDO1/3/4		500		mΑ
OUT	Output Load Current	ALDO1/4, BLDO4, CLDO2		400	<u> </u>	mΑ
		ALDO3, BLDO2		200		mΑ
LIM	Current Limit			500		mΑ
BOOST						ī
/ <sub>BST_REG_RANG</sub>	Typical Boost mode regulation voltage range		4.55		5.51	V
V <sub>BST_REG_STEP</sub>	Typical Boost Mode Regulation voltage step			64		mV
V <sub>BST_REG_ACC</sub>	Boost mode regulation voltage accuracy	V <sub>BST</sub> =5.126V	-3%		3%	
$V_{\rm BST\_BAT\_LOWV}$	Battery voltage exiting boost mode	BAT falling	2.4	2.6	3.0	V



I <sub>BST</sub>	Boost mode output current range				1.0	A
$V_{BST\_OVP}$	Boost mode over-voltage threshold	Rising threshold		5.8		V
$V_{BST\_OVP\_HYS}$	Boost mode over-voltage threshold hysteresis	Falling threshold	100		300	mV
FSW	PWM Switching Frequency, and digital clock	Oscillator frequency		1.5		MHz
TWSI & IO						
TWSI (SCL, S	DA)					
VIH	Input high threshold level, SCL and SDA		1.3			V
VIL	Input low threshold level				0.8	٧
VOL	Output low threshold level	Sink Current = 5mA, sink current			0.4	V
Logic I/O pin	Characteristics (IRQ/PWRON/PWF	ROK)			-	
VIH	Input high threshold level		1.3			V
VIL	Input low threshold level				0.8	V





# 6 Detail Description

## 6.1 Overview

AXP717C is a highly integrated power management IC(PMIC) targeting at single cell Li-battery (Li-ion or Li-polymer) applications that require multi-channel power conversion outputs. It provides an easy and flexible power management solution for multi-core processors to meet the complex and accurate requirements of power control.

AXP717C supports 3A switch charger. Besides, it supports 17 channel power outputs which include 3 channels DCDC and 14 channels LDO. To ensure the security and stability of the system, AXP717C provides multiple channels 14-bit ADC for voltage/temperature monitor and integrates protection circuits such as over-voltage protection(OVP), over-current protection(OCP) and over-temperature protection(OTP). Moreover, AXP717C features a unique E-Gauge™ (Fuel Gauge) system, making power gauge easy and exact.


AXP717C supports TWSI for system to dynamically adjust output voltages, charge current and configure interrupt condition.

AXP717C is available in 6mm x 6mm 52-pin QFN package.





# 6.2 Function Block Diagram





## 6.3 Serial Interface Communication

AXP717C supports TWSI protocol and performs as a TWSI slave device with default address 0x68/0x69(8 bits). When AXP717C powers on, SCK/SDA pin of TWSI will be pulled up to IO Power and then Host can adjust and monitor AXP717C with rich feedback information.

Note: "Host" here refers to processor.

### 6.4 Power Path

VBUS as the charger input, connecting to VSYS pin through a switch charger, provides power to system and charges battery through BATFET. Charge current can be adjusted automatically according to the feedback current which is detected with an internal resistor.

The device provides automatic power path selection for system from VBUS, battery or both. When battery voltage is above VSYS, BATFET is turned on and AXP717C enters supplement mode. If an adapter is not inserted, system current is provided only by battery. At this time, BATFET is at fully on state.

## 6.5 Power On/Off and reset

### 6.5.1 Power on reset(POR)

AXP717C is powered from the higher voltage between VBUS and BAT. When VBUS voltage( $V_{VBUS}$ ) is higher than  $V_{VBUS\_UVLOZ}$  or BAT voltage( $V_{BAT}$ ) is higher than  $V_{BAT\_UVLOZ}$ , the device is POR, and all registers are reset to the default value.

### 6.5.2 Power up from BAT

If only battery is present and  $V_{BAT}$  is higher than UVLO threshold, BATFET(connecting battery to system) is off by default and need to be turned on by pressing the PWRON key or inserting an adapter. Serial Interface communication is not available before power on.

## 6.5.3 Power up from VBUS

When VBUS is inserted and  $V_{VBUS}$  is higher than  $V_{VBUS\_UVLOZ}$ , the VBUS insertion IRQ is sent and the register bit reg49H[7] is set to 1 to indicate VBUS is inserted. Then PMU detects the input source whether it is good or not. If VBUS is good, the RBFET is open and VSYS is working.

#### 6.5.3.1 Good source condition

PMU needs to check the power capability of the input source. Only when the input source meets the following requirements can it start the buck converter.

- a. VBUS voltage is lower than V<sub>ACOV</sub>(typical 7V)
- b. VBUS voltage is higher than V<sub>VBUSUVLO</sub> when pulling I<sub>BADBUS</sub> (typical 15mA)

Once the input source meets the requirements above, the register bit reg00H[5](VBUS\_GD) is set to 1 to indicate the input source is good.

#### 6.5.3.2 Set input voltage limit(VINDPM)

AXP717C supports wide range of input voltage(3.9V $\sim$ 5.5V).  $V_{INDPM}$  can be set through reg16H[3:0]. The range of  $V_{INDPM}$  is from 3.88V to 5.08V and the step is 80mV.

When VBUS voltage reaches  $V_{INDPM}$ , the charge current will decrease automatically until the current is zero. If  $I_{SYS}$  is over the input power supply capability, VSYS will drop. If  $V_{BAT}$  is above VSYS, PMU will enter the supplement mode.



#### 6.5.3.3 Set input current limit(IINDPM)

AXP717C supports input current limit to avoid adaptor overload.  $I_{INDPM}$  can be set through reg17H[5:0]. The range of  $I_{INDPM}$  is from 100mA to 3.25A and the step is 100mA.

When input current reaches  $I_{INDPM}$ , the charge current will decrease automatically until the current is zero. If  $I_{SYS}$  is over the input power supply capability, VSYS will drop. If  $V_{BAT}$  is above VSYS, PMU will enter the supplement mode.

### 6.5.4 System power on/off management

PMU has power off and power on status. When at off state, all voltage outputs are turned off except RTCLDO.

#### 6.5.4.1 Power on-off Key (POK)

The Power on-off Key (POK) can be connected between PWRON pin and GND of AXP717C. AXP717C can automatically identify the four status (Long-press, Short-press, Negative edge, Positive edge) and then correspond respectively.

#### 6.5.4.2 Power on

Power on sources include:

- (1). POK. AXP717C can be powered on by pressing and holding POK for a period of time that longer than "ONLEVEL" .
- (2). VBUS low to high. The function can be configured by customization.
- (3). VBAT low to high. The function can be configured by customization.
- (4). IRQ Low level. IRQ pin is low level for more than 4ms, AXP717C will be powered on. The function can be configured by customization.
- (5). Battery is charged to normal(VBAT>3.3V and is charging). The function can be configured by customization.

After power on, DCDCs and LDOs will be soft booted in preset timing sequence.


#### 6.5.4.3 Power Off

Power off sources include:

- (1). POK. AXP717C can be powered off by pressing and holding POK for a period of time that longer than "OFFLEVEL". The function can be configured by REG22H [1] and REG22H [0] decides whether the PMU auto turns on or not when it shuts down after OFFLEVEL POK.
- (2). Write "1" to REG27H [0].
- (3). VSYSGOOD high to low. When VSYS<VOFF or VBUS>7V, AXP717C will be powered off. The default of VOFF is 2.6V which can be configured by REG24H [6:4].
- (4). The output voltage of DCDC is 15% lower than the setting value. The function can be configured by REG23H [3:0].
- (5). The output voltage of DCDC is much larger than their setting(130%). The function can be configured by REG23H [4].
- (6). Die temperature is over the warning level2(145°C). The function can be configured by REG22H [2].
- (7). LDO over current(typical 500mA for ALDO/BLDO/CLDO). The function can be configured by REG22H [3].



Figure 6-1 System power up and shut down sequence



#### 6.5.4.4 Sleep and wakeup

When the running system needs to enter Sleep mode, maybe one or several power outputs should be disabled or changed to other voltage. Wakeup can be initiated by the following sources:


- 1. Software wakeup (REG25H [1] is set to 1)
- 2. IRQ pin wakeup (REG 25H [5] =1 and IRQ pin is low level for more than 4ms)

These sources will make all the power outputs resume to the default voltage or the setting voltage, which is configured by REG25H[2], and all shutdown powers will resume by the startup sequence.

The control process under sleep and wakeup modes is as below.



Figure 6-2 Sleep and Wakeup



#### 6.5.4.5 System Reset

System reset means the related registers will be reset when PMU is power off. The system will power off and then power on. VRTC will not be off during restart. Restart can be initiated by the following sources:

(1). PWROK drive low.

The PWROK pin can be used as the reset signal of application system. During AXP717C startup, PWROK outputs low level, which will be pulled up to startup the system after output voltage reaches the regulated value.

When application system works normally, if the PWROK pin is driven low for 128us, the PMU will be restarted. The function can be configured by REG27H [3].

- (2). Write "1" to REG27H [1] to restart the PMU.
- (3). Watchdog timeout. The function can be configured by REG19H [0] and REG1AH [5:4].

#### 6.5.4.6 POR

Power on reset means all the registers will be reset when PMU is power down. All voltage outputs are turned off including RTCLDO and VREF. Pressing and holding POK for more than 16s can force POR.

## 6.6 Multi-Power Outputs

The following table has listed the multi-power outputs and their functions of AXP717C.



Table 6-1 Multi-Power Outputs

Output Path	Туре	Default Voltage	Startup Sequence	Application Suggestion	Load Capacity
DCDC1	BUCK			CPU	4000mA
DCDC2	BUCK			SYS	3000mA
DCDC3	BUCK			DRAM	1500mA
ALDO1	LDO			AVDD-CSI	400mA
ALDO2	LDO			IO/AF-CSI VCC-PE	500mA
ALDO3	LDO			VCC-USB/VCC-PL	200mA
ALDO4	LDO		Contantina	AVCC/PLL/DRAM	400mA
BLDO1	LDO			WIFI	500mA
BLDO2	LDO	Customization	Customization	LPDDR	200mA
BLDO3	LDO			MOTOR	500mA
BLDO4	LDO			DVDD-CSI	400mA
CLDO1	LDO			MIPI/LVDS.etc	500mA
CLDO2	LDO			СТР	400mA
CLDO3	LDO			VCC-SENSOR/NAND.etc	500mA
CLDO4	LDO			LCD	500mA
VCPUS	LDO			CPUs	30mA
VRTC	LDO		Always on	RTC	30mA

AXP717C includes 3 synchronous step-down DCDCs and 14 LDOs. The work frequency of DCDC1/2/3 is 3MHz. External small inductors and capacitors can be connected. In addition, DCDC1/2/3 can be set in fixed PWM mode or auto mode (automatically switchable according to the load). See register REG81H.

DCDC1/2/3 has DVM enable option. In DVM mode, when there is a change in the output voltage, DCDC will change to the new targeted value step by step. It supports two kinds of DVM slope: 1 step/15.625us and 1step/31.250us. The slope can be chosen by REG82H [0].

AXP717C can configure the default voltage, the startup sequence and other control of all power output.

Startup sequence: The startup sequence has eight levels from 0 to 7. When the sequence is 0, it means the output is booted at the first step. When the sequence code is 1, it means the output is booted at the second step. When the sequence is 7, it means the output is not booted.

Default voltage setting: The default voltage of each channel can be set to each step within the output range.

## 6.7 Charger

#### 6.7.1 Characteristics

- Range of input voltage:3.9V~5.5V, switch charger, supports single cell Li-battery
- Pre-charge current settable (I<sub>PRE-CHG</sub>, reg61H [3:0]), default:128mA, range: 0mA~960mA, step:64mA
- Fast charge current settable (I<sub>CHG</sub>, reg62H[5:0]), default:1024mA, range: 0mA~3072mA, step:64mA
- Target charge voltage settable (V<sub>REG</sub>, reg64H[2:0]), default:4.2V, range: 4.0v/4.1v/4.2v/4.35v/4.4v/5.0v
- Termination current settable(Iterm,reg63H[3:0]),default:384mA,range:64~1024,step:64mA
- Accuracy of target voltage: ±0.5%(testing ambient temperature: 25°C, target voltage: 4.2V)

### 6.7.2 Charging condition

- VBUS is present and available, V<sub>VBUS</sub>>V<sub>BAT</sub>+V<sub>SLEEPZ</sub>
- Input source detection finishes (reg00H [5] =1)
- Charging is enabled (reg19H [1] =1)



- Die temperature is lower than T<sub>SHUT</sub>
- When TS pin is used to detect battery temperature, battery temperature is within the chargeable range
- V<sub>BAT</sub> is lower than V<sub>BAT OVP</sub> and Battery is present
- No charger safety timer fault

### 6.7.3 Charging process

When PMU meets all charging conditions, it can complete the whole charging process without the participation of Host. The charging status can be known from the register bits reg01H[2:0]. The default values of charging parameters are shown as following. Host can modify registers to optimize the values through TWSI.

Table 6-2 Default values of charging parameters

Parameter	Default value
Charging voltage	4.2V
Charging current	1.024A
Pre-charging current	128mA
Termination current	320mA
Temperature profile	Cold/hot
Safety timer in fast-charge	12hours

#### 6.7.3.1 Pre-charge

When  $V_{BAT}$  is lower than  $V_{BATLOW}(3V)$ , the charger is under pre-charge mode where charging current is limited to a value of  $I_{PRE-CHG}$ . Safety time in pre-charge is 50 minutes. If pre-charge process times out, PMU will stop charging and send a corresponding IRQ to Host. The function of safety timer can be disabled through reg67H [2].

#### 6.7.3.2 Constant current charge

Once  $V_{BAT}$  is higher than  $V_{BATLOWV}$  and lower than  $V_{REG}$ , the charger is under constant current charge mode. It will charge with constant current  $I_{CHG}$ .

#### 6.7.3.3 Constant voltage charge

When  $V_{BAT}$  reaches target voltage ( $V_{REG}$ ), the charger enters constant voltage charge mode. In this stage, the charger keeps the output voltage constant and step down charging current gradually, in order to fully charge battery.

When  $V_{BAT}$  is above  $V_{RECHG}$  and the charging current reduces under termination current ( $I_{TERM}$ ), AXP717C reports charger done, stops charging (charger enable bit is still 1) and turns off BATFET. Meanwhile, IRQ is sent to Host.

When AXP717C is in regulation of input current(IDPM), input voltage(VDPM) or temperature(thermal regulation), the function of charging termination configured through reg63 H[4] is temporarily disabled and the speed of safety timer slows down. Whether to set safety timer during DPM or thermal regulation depends on reg67H [7].

#### 6.7.3.4 Re-charge

After charge done, if V<sub>BAT</sub> falls below V<sub>RECHG</sub>, PMU will automatically enable charger without reinserting adapter.

No matter whether  $V_{BAT}$  is above  $V_{RECHG}$  or not, the charger is enabled when an adapter is inserted.

#### 6.7.3.5 Battery detection

As long as an AC adapter is present and usable, battery detection will be enabled to detect whether battery is connected. Battery detection function is enabled by default and can be disabled through reg68H [0]. If the function is disabled, PMU considers that battery is always present. The detection result is saved in reg00H [3]



### 6.7.4 Charging protection

#### 6.7.4.1 charger safety timer

Once starting pre-charge mode, PMU will enable timer1. If PMU cannot enter constant current charge mode from pre-charge within 50 minutes, PMU will enter battery safe mode and send IRQ to indicate the battery may be damaged.

When the charger enters into constant current charge mode, PMU will enable timer2. If PMU cannot finish the whole charge cycle within 12 hours, PMU will enter battery safe mode and send IRQ to indicate the battery may be damaged.

#### 6.7.4.2 Battery safe mode

In battery safe mode, the charger always charges with 10mA current. PMU can quit battery safe mode with one of the following methods:

- $\bullet$   $V_{BAT}>V_{RECHG}$
- Adapter removal
- Charger enable bit (reg18H [1]) is reset to 1
- Safety timer1 enable bit(reg67H [2]) or safety timer2 enable bit(reg67H [6]) is reset to 1

#### 6.7.4.3 PMU die temperature protection

AXP717C has built-in temperature protection function through ADC to monitor internal temperature.

Under charging mode, the temperature point of thermal regulation can be set through reg65H[1:0]. When die temperature rises up to the setting point, the charging current will be decreased to decrease heat. When thermal regulation works, actual charge current is lower than the setting value and thermal regulation status(reg00H [1]) is set to 1. If die temperature rises up to  $T_{SHUT}$  (145°C), IRQ is sent and PMU is power off. When die temperature falls below hysteretic threshold (120°C), PMU is not power on automatically.

#### 6.7.4.4 Battery temperature protection

AXP717C can monitor battery temperature, when TS pin is used to detect battery temperature and parallel with charger(reg50H[4]=0). The battery temperature sensitive resistor is connected between TS pin and GND. The suggestion resistance should be 10Kohm at 25°C ambient temperature. Through TS pin, PMU outputs constant current which can set through reg50H [1:0] to adapt different resistance. When the resistance is 10Kohm, the current should be set to 50uA. The enable bit of TS current source is configured through reg50H [3:2]. When current passes through the temperature sensitive resistor, PMU gets a detected voltage and calculates its value through ADC circuit. Take for example, TH11-3H103F temperature sensitive resistor of Mitsubishi Company. Using 50uA current source, the relationship among temperature, equivalent resistance, detected voltage and ADC data is as following.

Table 6-3 Relationship among temperature, equivalent resistance, detected voltage and ADC data

Temperature	equivalent resistance	detected voltage	ADC DATA
-20°C	63.00Kohm	3.150V	189Ch
-15°C	50.15Hohm	2.508V	1398h
-10°C	40.26Kohm	2.013V	FBAh
-5°C	32.55Kohm	1.628V	CB8h
0°C	26.49Kohm	1.325V	A5Ah
5°C	21.68Kohm	1.084V	878h
10°C	17.78Kohm	0.889V	6F2h



15°C	14.63Kohm	0.732V	5B8h
20°C	12.07Kohm	0.604V	4B8h
25°C	10.00Kohm	0.500V	3E8h
30°C	8.320Kohm	0.416V	340h
35°C	6.954Kohm	0.348V	2B8h
40°C	5.839Kohm	0.292V	248h
45°C	4.924Kohm	0.246V	1ECh
50°C	4.171Kohm	0.209V	1A2h
55°C	3.549Kohm	0.177V	162h
60°C	3.032Kohm	0.152V	130h

During battery charging process, if TS pin voltage is lower than VHTF-CHG or higher than VLTF-CHG (VHTF-CHG and VLTF-CHG can be set through reg55H and reg54H. The default value of VLTF-CHG is set around 0°C and VHTF-CHG around 45°C), which indicates battery temperature is too high or too low, then the charger is paused and IRQ is sent to notify Host. When battery temperature is back to the normal range, the charger will recovery automatically.

During battery discharging mode, if TS pin voltage is lower than VHTF-WORK or higher than VLTF-WORK (VHTF-WORK and VLTF-WORK can be set through reg57H and reg56H. The default value of VLTF-WORK is set around -10°C and VHTF-WORK around 55°C), which indicates battery temperature is too high or too low, then the boost is paused and IRQ is sent to notify Host. When battery temperature is back to the normal range, the boost will recovery automatically.

High temperature protection threshold hysteresis for VHTF-CHG and VHTF-WORK can be set through reg53H. Low temperature protection threshold hysteresis for VLTF-CHG and VLTF-WORK can be set through reg52H. The range of temperature detection can be expanded by adding more resistors.

Some battery may have no temperature sensitive resistor. Under this situation, TS pin can be pulled down to GND with a 10Kohm resistor externally or set as external input of ADC through register.

## 6.7.5 Charging indication

CHGLED pin uses open-drain/push-pull output method. It is internally pulled up to LDO. Its output drive capability is above 10mA. Detail function control is shown as the following table.

Table 6-4 CHGLED function

	Hi-Z	No charging(conditions are not met or battery charged)		
REG70H [2:0] = 000		Charger internal abnormal alarm(including timer		
(Type A CHGLED)	25% 1Hz pull low/Hi-Z jump	out、die temperature over temperature、battery		
Open Drain		temperature out of charging range)		
	25% 4Hz pull low/Hi-Z jump	Input source or battery over voltage		
	Pull low	Charging		
	Hi-Z	No VBUS, and power supply by battery		
	25% 1Hz pull low/Hi-Z jump	Charging		
REG70H [2:0] = 001	25% 4Hz pull low/Hi-Z jump	Alarm, including input source or battery over		
(Type B CHGLED)		voltage, battery temperature out of charging range,		
Open Drain		timer out ,die temperature over temperature		
	Pull low	No battery or charge finished, and power supply by		
	Full low	VBUS		
REG70H[2:0]=010	Broothing LED controlled by	charger (Proathing LED on in charging status)		
Breathing LED	Breathing LED controlled by charger(Breathing LED on in charging status)			
REG70H[2:0]=011	Dynathing LED controlled by DEC7011[C]			
Breathing LED	Breathing LED controlled by REG70H[6]			



REG70H[2:0]=110	The output status is controlled by REG70H[5:4]
CFG CHGLED	The output status is controlled by REG70H[3.4]

Note: 1. LED is on when CHGLED pin is low. 2.Breathing LED display behavior controlled by REG72H~REG78H

## 6.8 BOOST

AXP717C supports boost converter operation to deliver battery power to VBUS or VMID. The maximum output current support 1A. If below conditions are valid, boost will be enabled,

- (1) V<sub>BAT</sub> is higher than boost mode disable threshold(REG1EH[3:2], default is 2.6V)
- (2) VBUS voltage is lower than VBAT+V<sub>SLEEP</sub>
- (3) Boost mode is enabled(REG19H[4]=1)
- (4) Voltage at TS pin is within working range (REG56H/57H)

### 6.9 BATFET

BATFET connects system and battery. The on-resistance is low to 30mohm. The minimum system voltage is set by REG15H[2:0]. When battery voltage is below minimum system voltage, the BATFET operates in linear mode and system voltage is regulated at minimum system voltage setting. As the battery voltage rises, the BATFET can turn to full on.

If only battery is present, BATFET is off when the system is power off and can be turned on again by pressing the PWRON key or inserting an adapter.

### **6.10 RBFET**

RBFET connects VMID and VBUS. The on-resistance is low to 100mOhm. It supports input and output current limit function. In boost mode, the output current limit value of RBFET is set through reg1EH [1:0].

## 6.11 ADC

AXP717C has a low speed 14 bits ADC for measuring BAT voltage, VBUS voltage, VSYS voltage, TS voltage and die temperature.

Table 6-5 ADC channel

No.	Channel function	000H	001H	002H	•••	1FFFH
0	BAT voltage	0mV	1mV	2mV		8.191V
1	VBUS voltage	0mV	1mV	2mV		8.191V
2	VSYS voltage	0mV	1mV	2mV	•••	8.191V
3	TS voltage	0mV	0.5mV	1mV	•••	4.0955V
4	die temperature	0mV	0.1mV	2mV		0.8191V

Note: ADC data is 14 bits. In order to get the complete data, TWSI must read the high 6 bits firstly and then the low 8 bits.

## 6.12 E-Gauge

The Fuel Gauge system is able to export information about battery capacity percentage (regA4H) and Battery Voltage (regC4H, regC5H). The Fuel Gauge can be enabled or disabled through reg0BH[2]. The Battery low warning level can be set through reg1BH, and IRQ will be sent out to alert the platform when the battery capacity percentage is lower than the warning level set through reg1BH.

Once a default battery is selected for a particular design, it is highly recommended to program the battery module to achieve better Fuel Gauge accuracy. Once the battery module data are available, user can write these information to battery parameter (REGA1H) after brom is enabled on each boot. Additionally, the Fuel Gauge system is capable to learn the battery characteristic automatically.



## 6.13 IRQ/BACKUP

## 6.13.1 IRQ


AXP717C has an IRQ pin which is used to indicate whether there interrupt events occur.

PMU Interrupt Controller monitors the trigger events such as over voltage, over current, PWRON pin signal, over temperature and so on. When the events occur and their IRQ enabled bits are set to 1 (Refer to registers reg40H~44H), corresponding IRQ status will be set to 1 (Refer to registers reg48H~4CH), and IRQ pin will be pulled down. When Host detects triggered IRQ signal, Host will scan through the IRQ Status registers and respond accordingly. Meanwhile, Host will reset the IRQ status by writing "1" to status bit.

#### **6.13.2 BACKUP**

AXP717C has a backup pin which is used to connect backup battery. It is the source of RTCLDO when PMU has only backup battery.

When PMU is power on, the backup battery also can be charged by configuring reg19H[3]. The charger is working under linear mode with 100uA charge current and the termination voltage can be configured by reg6AH in range from 2.6V to 3.3V (default 2.9V).





# 6.14 Register

# 6.14.1 Register List

Address	Description	R/W
0X00	PMU status1	R
0X01	PMU status2	R
0X05	BC_detect	R
0X08	PMU fault	RW1C
0X0B	Module enable control1	RW
0X10	DCDC/LDO Discharge configure	RW
0X14	Tshut configure	RW
0X15	Minimum system voltage control	RW
0X16	Input voltage limit control	RW
0X17	Input current limit control	RW
0X18	Reset the fuel gauge	RW
0X19	Module enable control2	RW
0X1A	Watchdog control	RW
0X1B	Low Battery warning threshold setting	RW
0X1E	Boost configure	RW
0X20	PWRON status	R
0X21	PWROFF status	R
0X22	PWROFF_EN	RW
0X23	PWROFF of DCDC OVP/UVP control	RW
0X24	VSYS voltage for PWROFF threshold setting	RW
0X25	Sleep and Wakeup configure	RW
0X26	IRQLEVEL/OFFLEVEL/ONLEVEL setting	RW
0X27	Soft Poweroff configure	RW
0X40-0X44	IRQ Enable	RW
0X48-0X4C	IRQ Status	RW
0X50	TS pin configure	RW
0X52	TS_HYSL2H setting	RW
0X53	TS_HYSH2L setting	RW
0X54	VLTF_CHG setting	RW
0X55	VHTF_CHG setting	RW
0X56	VLTF_WORK setting	RW
0X57	VHTF_WORK setting	RW
0X58	JEITA standard Enable control	RW
0x59-0X5B	JEITA standard setting	RW
0X61	Iprechg charger setting	RW
0X62	ICC charger setting	RW
0X63	Iterm charger setting and control	RW
0X64	CV charger voltage setting	RW
0X65	Thermal regulation threshold setting	RW
0X67	Charger timeout setting and control	RW
0X68	Battery detection control	RW
0X6A	Button battery charge termination voltage setting	RW
0X70	CHGLED setting and control	RW
0X80-0X82	DCDC configure0/1/2	RW
0X83-0X85	DCDC1/2/3 voltage setting	RW



Address	Description	R/W
0X90-0X91	91 LDOS ON/OFF control	
0X93-0X9F	LDOS voltage setting	RW
0XA1	Battery parameter	RW
0XA2	Fuel gauge control	RW
0XA4	Battery percentage data	R
0XC0	ADC Channel enable control	RW
0XC4-0XC9	VBAT/VBUS/VSYS ADC data	R
0XCD	ADC_data select	RW
0XCE/0XCF	adc_data	R
0XE1	Type-C CC Audio Accessory enable	RW
0XE3	0XE3 Type-C CC mode control	
0XE7	Type-C CC status	R

# 6.14.2 Register Description

#### 6.14.2.1 REG 00: PMU status1

Bit	Description	R/W	Reset	Default
7:6	Reserved	RO	15	0
5	VBUS good indication 0: not good 1: good	RO	POR	0
4	BATFET state 0: close 1: open	RO	POR	0
3	Battery present state 0: absent 1: present	RO	POR	0
2	Battery in Active Mode  0: in Normal 1: in Active Mode	RO	POR	0
1	Thermal regulation status  0: normal  1: in thermal regulation	RO	POR	0
0	Current Limit state  0: not in current limit state  1: in current limit state	RO	POR	0

## 6.14.2.2 REG 01: PMU status2

Bit	Description			Reset	Default
7	Reserved		RO	/	0
	Battery Current Direction				
6:5	00: Standby	01: charge	RO	POR	0
	10: discharge	11: Reserved			
4	System status indication		RO	POR	0
4	0: System is power off.	1: System is power on.	KO	FOR	U
3	VINDPM status		RO	POR	0
3	0: not in VINDPM	1: VINDPM	KO	POR	U
	charging status				
	000: tri_charge	001: pre_charge			
2:0	010: constant charge(CC)	011: constant voltage(CV)	RO	POR	0
	100: charge done	101: not charging			
	11X: Reserved				

#### 6.14.2.3 REG 05: BC\_detect

Bit	Description	R/W	Reset	Default	
-----	-------------	-----	-------	---------	--



7:5	USB BC1.2 Detect result 000: Reserved 010: CDP 1XX: Reserved	001: SDP 011: DCP	RO	POR	000b	
4:0	Reserved		RO	/	0	

#### 6.14.2.4 REG 08: PMU fault

Bit	Description	R/W	Reset	Default
7:6	Reserved	/	/	0
5	VBUS Over Voltage 0:VBUS<=7V 1:VBUS>7V	RW1C	POR	0b
4	DCDC Over Voltage 0: DCDC Voltage <= 130% 1: DCDC Voltage > 130%	RW1C	POR	0b
3	VSYS Over Voltage of 5V 0: VSYS < 5V 1: VSYS >= 5V	RW1C	POR	0b
2	VBAT UVLO(2.5V) 0: VBAT >= UVLO(2.5V) 1: VBAT < UVLO(2.5V)	RW1C	POR	0b
1	Battery Over Temperature in Work mode  0: TS voltage>= Tvhtf_work  1: TS voltage< Tvhtf_work	RW1C	POR	0b
0	Battery Under Temperature in Work mode 0: TS voltage<= Tvltf_work 1: TS voltage> Tvltf_work	RW1C	POR	0b

# 6.14.2.5 REG 0B: Module enable control1

Bit	Description	R/W	Reset	Default
7:5	Reserved	RW	/	0
4	BC1.2 detect enable 0:disable 1:enable	RW	POR	EFUSE
3	Type-C CC detect enable 0:disable 1:enable	RW	POR	EFUSE
2	Gauge enable 0:disable 1:enable	RW	POR	1b
1	Reserved	RW	/	0
0	Watchdog enable 0:disable 1:enable	RWAC	POR	0b

#### 6.14.2.6 REG 10: DCDC/LDO Discharge configure

Bit	Description	R/W	Reset	Default
7:3	Reserved	RW	/	00100b
2	Internal off-discharge enable for DCDC & LDO  0:disable 1:enable	RW	POR	1b
1:0	Reserved	RW	/	10b

## 6.14.2.7 REG 14: Tshut configure

Bit	Description	R/W	Reset	Default
7:3	Reserved	RO	/	0
2:1	DIE Over Temperature Protection Level1 Configuration	RW	POR	016
	00: 115deg 01: 125deg	KW	PUR	01b



		10: 135deg	11: Reserved				
0	DIE Temperature D	etect Enable	DW	DOD	1 h		
	0	0: disable	1: enable	RW	POR	10	

#### 6.14.2.8 REG 15: Minimum system voltage control

Bit	Description				R/W	Reset	Default
7:3	Reserved				RO	/	0
	Minimun system voltage limit						
	3.0+N*0.1 V						
2:0	000: 3.0V	001: 3.1V	010: 3.2V		RW	POR	101b
	011: 3.3V	100: 3.4V	101: 3.5V				
	110: 3.6V	111: 3.7V					

#### 6.14.2.9 REG 16: Input voltage limit control

Bit	Description				R/W	Reset	Default
7:4	Reserved				RO	/	0
	VINDPM config	uration:					
	3.88+N*0.08 V						
	0000: 3.88V	0001: 3.96V	0010: 4.04V		RW	16	
3:0	0011: 4.12V	0100: 4.20V	0101: 4.28V			POR	EFUSE
3.0	0110: 4.36V	0111: 4.44V	1000: 4.52V			FUR	EFUSE
	1001: 4.60V	1010: 4.68V	1011: 4.76V		10		
	1100: 4.84V	1101: 4.92V	1110: 5.00V	ny			
	1111: 5.08V			U			

#### 6.14.2.10 REG 17: Input current limit control

Bit	Description		R/W	Reset	Default
7:6	Reserved		RO	/	0
	Input current limit: 100+N*50mA				
5:0	000000: 100mA 000001: 150mA	000010: 200mA	RW	POR	EFUSE
	111110: 3200mA	111111: 3250mA			

### 6.14.2.11 REG 18: Reset the fuel gauge

Bit	Description	R/W	Reset	Default
7:3	Reserved	RO	/	0
2	reset the gauge besides registers  0: normal 1: reset	RW	POR	0b
1:0	Reserved	RO	/	0

#### 6.14.2.12 REG 19: Module enable control2

Bit	Description	R/W	Reset	Default
7:5	Reserved	RO	/	0
4	Boost enable	RW	System	0b
4	0: disable 1: enable	ICAA	Reset	OD
3	Button Battery charge enable	RW	System	0b
3	0: disable 1: enable	INV	Reset	
2	Battery charge led enable	RW	POR	1b
	0: disable 1: enable	INV	FOR	10
1	Battery charge enable	RW	System	1h
	0: disable 1: enable	IZVV	Reset	1b



0	Watchdog Modu	le enable	RW	System	0b	
0	0: disable	1: enable	IXVV	Reset	OD	

## 6.14.2.13 REG 1A: Watchdog control

Bit	Description				R/W	Reset	Default
7:6	Reserved				RO	/	0
	Watchdog Re	eset Configuration					
	00: IRQ only						
5:4	01: IRQ and Registers System Reset		RW	POR	0b		
	10: Registers	System Reset and	Pull down PWROK 1s	wn PWROK 1s			
	11: RESTART						
2	watchdog cle	ear signal			RWAC	DOD	Oh
3	0: normal	1: clear			RVVAC	POR	0b
	TWSI watchd	og timer configura	ntion				
2.0	000: 1s	001: 2s	010: 4s		DW	DOD	1106
2:0	011: 8s	100: 16s	101: 32s		RW	POR	110b
	110: 64s	111: 128s					

## 6.14.2.14 REG 1B: Gauge low battery warning threshold setting

Bit	Description	R/W	Reset	Default
	low battery warning threshold	461		
7.4	5-20%, 1% per step	RW	POR	1010b
7:4	0000: 5% 0001: 6%	RVV	PUR	10100
	1111: 20%			
	low battery shutdown threshold			
2.0	0-15%, 1% per step	RW	POR	0001b
3:0	0000: 0% 0001: 1%	KVV	PUR	00010
	1111: 15%			

## 6.14.2.15 REG 1E: Boost configure

Bit	Description	R/W	Reset	Default
7:4	Boost voltage regulation 4.55+0.064*N V 0000:4.550V 0001:4.614V 0010:4.678V 1110:5.446V 1111:5.510V	RW	System Reset	1001b
3:2	Boost Disable threshold 00:2.4V 01:2.6V 10:2.8V 11:3.0V	RW	POR	01b
1:0	Boost Output current limit 00: 500mA	RW	System Reset	00b

#### 6.14.2.16 REG 20: PWRON status

Bit	Description	R/W	Reset	Default
7:5	Reserved	RO	/	0
4	Battery Insert and Good as POWERON Source 0: no 1: yes	RO	System Reset	0b
3	Battery Voltage > 3.3V when Charged as Source 0: no 1: yes	RO	System Reset	0b
2	VBUS Insert and Good as POWERON Source 0: no 1: yes	RO	System Reset	0b
1	IRQ PIN Pull-down as POWERON Source	RO	System	0b



	0: no 1: yes		Reset		
0	PWRON pin low for ONLEVEL as POWERON Source	DO	System	٥h	
U	0: no 1: yes	RO	Reset	0b	l

#### 6.14.2.17 REG 21: PWROFF status

Bit	Description	R/W	Reset	Default
7	Die Over Temperature as POWEROFF Source  0: no 1: yes	RO	POR	0b
6	DCDC Over Voltage as POWEROFF Source 0: no 1: yes	RO	POR	0b
5	DCDC Under Voltage as POWEROFF Source 0: no 1: yes	RO	POR	0b
4	LDO over current as POWEROFF Source 0: no 1: yes	RO	POR	0b
3	VSYS Under Voltage as POWEROFF Source 0: no 1: yes	RO	POR	0b
2	Reserved	RO	/	0
1	Software configuration as POWEROFF Source 0: no 1: yes	RO	POR	0b
0	PWRON pin low for OFFLEVEL as POWEROFF Source 0: no 1: yes	RO	POR	0b

#### 6.14.2.18 REG 22: PWROFF\_EN

	U: no I: yes			
REG 2	2: PWROFF_EN	10		
Bit	Description	R/W	Reset	Default
7:4	Reserved	RO	/	0
3	LDO Over-Current as POWEROFF Source enable 0: disable 1: enable	RW	POR	EFUSE
2	Reserved	RO	/	1b
1	PWRON > OFFLEVEL as POWEROFF Source enable 0: disable 1: enable	RW	POR	EFUSE
0	Function Select when REG22H[1]=1 and button event occur 0: Power-off 1: Restart	RW	POR	EFUSE

#### 6.14.2.19 REG 23: PWROFF of DCDC OVP/UVP control

Bit	Description	R/W	Reset	Default
7:5	Reserved	RO	/	0
4	DCDC 120%(130%) high voltage turn off PMIC function 0: disable 1: enable	RW	POR	1b
3	Reserved	RO	/	0
2	DCDC3 85% low voltage turn off PMIC function 0: disable 1: enable	RW	POR	1b
1	DCDC2 85% low voltage turn off PMIC function 0: disable 1: enable	RW	POR	1b
0	DCDC1 85% low voltage turn off PMIC function 0: disable 1: enable	RW	POR	1b

#### 6.14.2.20 REG 24: VSYS voltage for PWROFF threshold setting

Bit	Description	R/W	Reset	Default
7	Reserved	RO	/	0
6:4	VSYS Voltage for POWEROFF	RW	POR	EFUSE



	2.6~3.3V,0.1V/step,8steps			
	000: 2.6V 001: 2.7V			
	····· 111: 3.3V			
3	Reserved	RO	/	0
	Check the PWROK Pin enable after all dcdc/ldo output valid			
2	128ms	RW	POR	1b
	0: disable 1: enable			
1	POWEROFF Delay 4ms after PWROK disable	RW	POR	1b
	0: disable 1: enable	KW	POR	ID
0	POWEROFF Sequence Control	RW	POR	Oh
U	0: At the same time 1: the reverse of the startup	KVV	PUK	0b

## 6.14.2.21 REG 25: Sleep and Wakeup configure

Bit	Description	R/W	Reset	Default
7:6	Reserved	R0	/	0
5	IRQ Pin low to wakeup 0: disable 1: enable	RW	POR	0b
4:3	Reserved	RO	POR	0
2	DCDC/LDO Voltage Select when wakeup  0: The Default	RW	POR	0b
1	Wakeup enable 0: disable 1: enable	RWLC	System Reset	0b
0	Sleep enable 0: disable 1: enable	RWLC	System Reset	0b

## 6.14.2.22 REG 26: IRQLEVEL/OFFLEVEL/ONLEVEL setting

Bit	Description	R/W	Reset	Default
7:6	Reserved	R0	/	0
	IRQLEVEL configuration			
5:4	00: 1s 01: 1.5s	RW	POR	01b
	10: 2s 11: 2.5s			
	OFFLEVEL configuration			
3:2	00: 4s 01: 6s	RW	POR	01b
	10: 8s 11: 10s			
	ONLEVEL configuration			
1:0	00: 128ms 01: 512ms	RW	POR	EFUSE
	10: 1s 11: 2s			

## 6.14.2.23 REG 27: Soft Poweroff configure

Bit	Description	R/W	Reset	Default
7:4	Reserved	R0	POR	0
3	PWROK pin pull low to restart the system  0: disable 1: enable	RW	POR	0b
2	PWRON 16s to shutdown the PMIC enable	RW	POR	1b
	0: disable 1: enable	IVV	TOK	
1	Restart the System, POWOFF/POWON and reset the related registers  0: normal 1: reset	RWAC	POR	0b
0	Soft PWROFF  0: Normal 1: PWROFF Configure	RWAC	POR	0b



### 6.14.2.24 REG 40: IRQ Enable 0

Bit	Description	R/W	Reset	Default
7	SOC drop to Warning Level2 IRQ enable 0: disable 1: enable	RW	System Reset	1b
6	SOC drop to Warning Level1 IRQ enable 0: disable 1: enable	RW	System Reset	1b
5	Reserved	RO	/	1b
4	Gauge New SOC IRQ enable 0: disable 1: enable	RW	System Reset	1b
3	Reserved	RO	/	0b
2	BOOST Over Voltage IRQ enable 0: disable 1: enable	RW	System Reset	0b
1	VBUS Over Voltage IRQ enable 0: disable 1: enable	RW	System Reset	1b
0	VBUS Fault IRQ enable 0: disable 1: enable	RW	System Reset	1b

### 6.14.2.25 REG 41: IRQ Enable 1

Bit	Description	R/W	Reset	Default
7	VBUS Insert IRQ enable	RW	System	11-
1	0: disable 1: enable	KW	Reset	1b
6	VBUS Remove IRQ enable	RW	System	l 1b
0	0: disable 1: enable	KW	Reset	10
5	Battery Insert IRQ enable	RW	System	1 h
5	0: disable 1: enable	KW	Reset	1b
4	Battery Remove IRQ enable	RW	System	1b
4	0: disable 1: enable	IT V V	Reset	
3	PWRON pin Short PRESS IRQ enable	RW	System	1b
3	0: disable 1: enable	RW	Reset	
2	PWRON pin Long PRESS IRQ enable	RW	System	1b
2	0: disable 1: enable		Reset	
1	PWRON pin Negative Edge IRQ enable	RW	System	0b
1	0: disable 1: enable	KW	Reset	UD
0	PWRON pin Positive Edge IRQ enable	DW	System	0b
U	0: disable 1: enable	RW	Reset	

### 6.14.2.26 REG 42: IRQ Enable 2

Bit	Description	R/W	Reset	Default
7	Watchdog Expire IRQ enable	RW	System	0b
	0: disable 1: enable	1777	Reset	00
6	LDO Over Current IRQ enable	RW	System	1b
0	0: disable 1: enable	KVV	Reset	10
5	BATFET Over Current Protection IRQ enable	DW	System	0b
<u> </u>	0: disable 1: enable	RW	Reset	
4	Battery charge done IRQ enable	RW	System	l lb
4	0: disable 1: enable	KVV	Reset	10
2	Charger start IRQ enable	RW	System	1b
3	0: disable 1: enable	RVV	Reset	ID
1	DIE Over Temperature level1 IRQ enable	DW	System	1h
2	0: disable 1: enable	RW	Reset	1b



1	Charger Safety Timer1/2 expire IRQ enable 0: disable 1: enable	RW	System Reset	1b	
0	Battery Over Voltage Protection IRQ enable  0: disable 1: enable	RW	System Reset	1b	

## 6.14.2.27 REG 43: IRQ Enable 3

Bit	Description	R/W	Reset	Default
7	BC1.2 detect finished IRQ enable 0: disable 1: enable	RW	System Reset	1b
6	BC1.2 detect result change IRQ enable 0: disable 1: enable	RW	System Reset	1b
5	Reserved	RO	POR	0b
4	Battery Over Temperature Quit IRQ enable 0: disable 1: enable	RW	System Reset	1b
3	Battery Over Temperature in Charge mode IRQ enable 0: disable 1: enable	RW	System Reset	1b
2	Battery Under Temperature in Charge mode IRQ enable 0: disable 1: enable	RW	System Reset	1b
1	Battery Over Temperature in Work mode IRQ enable 0: disable 1: enable	RW	System Reset	1b
0	Battery Under Temperature in Work mode IRQ enable 0: disable 1: enable	RW	System Reset	1b

#### 6.14.2.28 REG 44: IRQ Enable 4

Bit	Description ®	R/W	Reset	Default
7	Reserved	RO	/	0b
6	Type-C device removed (unattached) IRQ enable 0: disable 1: enable	RW	System Reset	1b
5	Type-C device insert and detection finished IRQ enable 0: disable 1: enable	RW	System Reset	1b
4:0	Reserved	RO	/	00011b

## 6.14.2.29 REG 48: IRQ Status 0

Bit	Description	R/W	Reset	Default
	SOC drop to Warning Level IRQ			
7	0: no irq 1: irq	RW1C	POR	0b
	when SOC >= Warning Level or SOC < shutdown Level to clear it			
	SOC drop to Shutdown Level IRQ		System	
6	0: no irq 1: irq	RW1C	System Reset	0b
	when SOC >= Shutdown Level to clear it		Reset	
5	Reserved	RO	POR	0b
4	Gauge New SOC IRQ	DW16	System	0b
4	0: no irq 1: irq	RW1C	Reset	
3	Reserved	RO	System	0b
3	Reserved	RO	Reset	UD
2	BOOST Over Voltage IRQ	RW1C	System	O.L.
	0: no irq 1: irq	RWIC	Reset	0b
1	VBUS Over Voltage IRQ	RW1C	System	0b
1	0: no irq 1: irq	KWIC	Reset	UU
0	VBUS Fault IRQ	RW1C	System	0b
U	0: no irq 1: irq	KWIC	Reset	UU



#### 6.14.2.30 REG 49: IRQ Status 1

Bit	Description	R/W	Reset	Default
7	VBUS Insert IRQ 0: no irq 1: irq VBUS Remove to clear it	RW1C	System Reset	0b
6	VBUS Remove IRQ 0: no irq 1: irq VBUS Insert to clear it	RW1C	System Reset	0b
5	Battery Insert IRQ 0: no irq 1: irq Battery Remove to clear it	RW1C	System Reset	0b
4	Battery Remove IRQ 0: no irq 1: irq Battery Insert to clear it	RW1C	System Reset	0b
3	PWRON pin Short PRESS IRQ 0: no irq 1: irq	RW1C	System Reset	0b
2	PWRON pin Long PRESS IRQ 0: no irq 1: irq	RW1C	System Reset	0b
1	PWRON pin Negative Edge IRQ 0: no irq 1: irq	RW1C	System Reset	0b
0	PWRON pin Positive Edge IRQ 0: no irq 1: irq	RW1C	System Reset	0b

## 6.14.2.31 REG 4A: IRQ Status 2

Bit	Description	R/W	Reset	Default
7	Watchdog Expire IRQ 0: no irq 1: irq	RW1C	System Reset	0b
6	LDO Over Current IRQ 0: no irq 1: irq LDO Current to normal to clear it	RW1C	System Reset	0b
5	BATFET Over Current Protection IRQ 0: no irq 1: irq	RW1C	System Reset	0b
4	Battery charge done IRQ 0: no irq 1: irq Battery charge start to clear it	RW1C	System Reset	0b
3	Battery charge start IRQ 0: no irq 1: irq Battery charge done to clear it	RW1C	System Reset	0b
2	DIE Over Temperature level1 IRQ  0: no irq  1: irq  DIE Temperature to normal to clear it	RW1C	System Reset	0b
1	Charger Safety Timer1/2 expire IRQ 0: no irq 1: irq	RW1C	System Reset	0b
0	Battery Over Voltage Protection IRQ 0: no irq 1: irq Battery Voltage to normal to clear it	RW1C	System Reset	0b

## 6.14.2.32 REG 4B: IRQ Status 3

	Bit	Description	R/W	Reset	Default
7	7	BC1.2 detect finished IRQ.	RW1C	System	0b
	1	0: no irq 1: irq	KVVIC	Reset	



	VBUS remove, bc1.2 detect again will clear it.			
6	BC1.2 detect result change IRQ 0: no irq 1: irq VBUS remove will clear it	RW1C	System Reset	0b
5	Reserved	RO	System Reset	0b
4	Battery Over Temperature Quit in Charge mode IRQ 0: no irq 1: irq bcot_irq to clear it	RW1C	System Reset	0b
3	Battery Over Temperature in Charge mode IRQ  0: no irq  1: irq  bcotq_irq to clear it	RW1C	System Reset	0b
2	Battery Under Temperature in Charge mode IRQ 0: no irq 1: irq Battery Temperature to normal to clear it	RW1C	System Reset	0b
1	Battery Over Temperature in Work mode IRQ 0: no irq 1: irq Battery Temperature to normal to clear it	RW1C	System Reset	0b
0	Battery Under Temperature in Work mode IRQ  0: no irq  1: irq  Battery Temperature to normal to clear it	RW1C	System Reset	0b

## 6.14.2.33 REG 4C: IRQ Status 4

	Battery remperature to normal to clear it				
REG 4C: IRQ Status 4					
Bit	Description	R/W	Reset	Default	
7	Reserved	RO	System Reset	0b	
6	Type-C device removed (unattached) IRQ status: 0: no irq 1: irq insert_irq to clear it	RW1C	System Reset	0b	
5	Type-C device insert and detection finished IRQ status:  0: no irq 1: irq remove irq to clear it	RW1C	System Reset	0b	
4:0	Reserved	RO	System Reset	00000b	

## 6.14.2.34 REG 50: TS pin configure

Bit	Description	R/W	Reset	Default
7:5	Reserved	RO	/	0
4	TS PIN function select:			
	0: TS pin is the battery temperature sensor input and will affect	RW	POR	EFUSE
'	the charger			
	1: TS pin is the external fixed input and doesn't affect the charger			
	TS current source on/off enable			
3:2	00: off	RW	POR	EFUSE
3.2	01/10: on when TS channel of ADC is enabled			
	11: always on			
1:0	current source to TS pin configuration			
	00: 20uA	RW	POR	10b
	10: 50uA 11: 60uA			



#### 6.14.2.35 REG 52: TS\_HYSL2H setting

Bit	Description	R/W	Reset	Default
7:0	hysteresis for TS from low go to normal Thys = N*16mV (default 32mV)	RW	POR	2h

#### 6.14.2.36 REG 53: TS\_HYSH2L setting

	Bit	Description	R/W	Reset	Default
	7:0	hysteresis for TS from high go to normal	RW	POR	1h
7:0 hys	Thys = N*4mV (default 4mV)	IXVV		±11	

#### 6.14.2.37 REG 54: VLTFCHG setting

Bit	Description	R/W	Reset	Default
	VLTF in voltage of charge configuration			
7:0	VLTF = N*32 mV (default is about 0deg)	RW	POR	29h
	This is also T1 of JEITA			

#### 6.14.2.38 REG 55: VHTFCHG setting

Bit	Description	R/W	Reset	Default
7:0	VHTF in voltage of charge configuration VHTF = N*2 mV (default is about 55deg) This is also T4 of JEITA	 RW	POR	58h

#### 6.14.2.39 REG 56: VLTFWORK setting

Bit	Description	R/W	Reset	Default
7:0	VLTF in voltage of work configuration VLTF = N*32 mV (default is about -10deg)	RW	POR	3Eh

# 6.14.2.40 REG 57: VHTFWORK setting

Bit	Description	R/W	Reset	Default
7:0	VHTF in voltage of work configuration VHTF = N*2 mV (default is about 60deg)	RW	POR	4Ch

#### 6.14.2.41 REG 58: JEITA standard Enable control

Bit	Description		Reset	Default
7:1	Reserved		/	0
	JEITA Standard Enable	DW	DOD	FFLICE
0	0: disable 1: enable	RW	POR	EFUSE

#### 6.14.2.42 REG 59: JEITA CV configuration

Bit	Description	R/W	Reset	Default
7:6	Current fall of Warm in JEITA Standard	DW	POR	00b
1:0	00: 100% 01: 50% 10:25% 11:Reserved	RW		
5:4	Current fall of Cool in JEITA Standard	DW	POR	01b
5:4	00: 100% 01: 50% 10:25% 11:Reserved	RW		
3:2	Reserved	RO	/	01b
1:0	Reserved		/	00b

#### 6.14.2.43 REG 5A: JEITA Cool configuration

Bit	Description	R/W	Reset	Default
-----	-------------	-----	-------	---------



7:0	Cool Temperature(T2) in voltage of charge configuration	RW	POR	37h	
1.0	VHTF = N*16 mV (default is about 10deg)	1000	TOR	3111	

## 6.14.2.44 REG 5B: JEITA Warm configuration

Bit	Description	R/W	Reset	Default
7:0	Warm Temperature(T3) in voltage of charge configuration VHTF = N*8 mV (default is about 45deg)	RW	POR	1Eh

#### 6.14.2.45 REG 61: Iprechg charger setting

Bit	Description			R/W	Reset	Default
7:4	Reserved				/	0
	Precharge curre	Precharge current limit:				
	64*N mA					
3:0	0000: 0mA	0001: 64mA	0010: 128mA	RW	POR	0010b
		0100: 896mA	0101: 960mA			

## 6.14.2.46 REG 62: ICC charger setting

Bit	Description			R/W	Reset	Default
7:5	Reserved			RO	72)	0
5:0	constant current c 64*N mA if N<=48 000000: 0mA  110000~111111: Re	harge current limit:  000001: 64mA  101110: 2944mA eserved	000010: 128mA 101111: 3008mA	RW	POR	010000b

# 6.14.2.47 REG 63: Iterm charger setting and control

Bit	Description			R/W	Reset	Default	
7:6	Reserved			RO	/	0	
	DPM to disbale	charger terminal					
5	0: enable charge	er terminal		RW	POR	0b	
	1: disable charg	er terminal					
4	Charging termin	nation of current enable		RW	System	l lb	
4	0: disable	1: enable		KVV	Reset	ID	
	Termination cu	rrent limit:					
3:0	64*N mA			RW	POR	0101b	
3.0	0000: 0mA	0001: 64mA	0010: 128mA	KVV	POR	01010	
		0111: 896mA	1000: 960mA				

#### 6.14.2.48 REG 64: CV charger voltage setting

Bit	Description	Rege limit 001: 4.1V 010: 4.2V		R/W	Reset	Default
7:3	Reserved			RO	/	0
	Charge voltage	limit				
2:0	000: 4.0V	001: 4.1V	010: 4.2V	DW	POR	010h
2:0	011: 4.35V	100: 4.4V	111: 5.0V	RW	POR	010b
	101~110: Reser	ved				

## 6.14.2.49 REG 65: Thermal regulation threshold setting

Bit	Description	R/W	Reset	Default
7:2	Reserved	RO	/	0



	Thermal regulation t	hreshold		Custom		
1:0	00: 60deg	01: 80deg	RW	System Reset	10b	
	10: 100deg	11: 120deg		Reset		

#### 6.14.2.50 REG 67: Charger timeout setting and control

Bit	Description	R/W	Reset	Default
	safety timer1/2 setting during DPM or thermal regulation			
7	0: safety timer not slowed during input DPM or thermal regulation	RW	POR	1b
	1: safety timer slowed during input DPM or thermal regulation			
6	Fast charge safety timer enable	RW	POR	1b
	0: disable 1: enable	TVV	FOR	10
	Fast charge safety timer configuration			
5:4	00: 5hours 01: 8hours	RW	POR	10b
	10: 12hours 11: 20hours			
3	Reserved	RO	/	0
2	pre-charge safe timer enable	RW	POR	1b
	0: disable 1: enable	KVV	POR	10
	pre-charge safety timer configuration			
1:0	00: 40mins 01: 50mins	RW	POR	10b
	10: 60mins 11: 70mins	1		

## 6.14.2.51 REG 68: Battery detection control

Bit	Description		R/W	Reset	Default
7:1	Reserved	A D D	RO	/	0
0	battery detection enable 0: disable 1: enable		RW	POR	1b

# 6.14.2.52 REG 6A: Button battery charge termination voltage setting

Bit	Description			R/W	Reset	Default
7:3	Reserved			RO	/	0
2:0	Button Battery cl 2.6~3.3V, 100mV 000: 2.6V 011: 2.9V 110: 3.2V	The same of the sa	010: 2.8V 101: 3.1V	RW	POR	011b

#### 6.14.2.53 REG 70: CHGLED setting and control

Bit	Description	R/W	Reset	Default
7	Reserved	RO	/	0
6	CHGLED pin output breath enable when REG70H[2:0]=011b 0: disable; 1: enable;	RW	System Reset	0b
5:4	CHGLED pin output when REG70H[2:0]=110b 00: Hiz; 01: Low/Hiz 25%/75% duty 1Hz; 10: Low/Hiz 25%/75% duty 4Hz; 11: drive low;	RW	System Reset	00b
3	Reserved	RO	/	0
2:0	CHGLED pin display function configuration 000: display with type A function 001: display with type B function	RW	POR	EFUSE



	010: display with breath function controlled by charger		
	011: display with breath function controlled by REG70<6>		
	110: output controlled by the register REG70[5:4]		
	100/101/111: Reserved		

# 6.14.2.54 REG 80: DCDC configure0

Bit	Description		R/W	Reset	Default	
7:3	Reserved		RO	/	0	
2	DCDC3 enable		RW	System	EFUSE	
	0: disable	1: enable	RVV	Reset	EFUSE	
1	DCDC2 enable		RW	System	EFUSE	
	0: disable	1: enable	RVV	Reset	EFUSE	
0	DCDC1 enable		RW	System	EFUSE	
0	0: disable	1: enable	KW	Reset	EFUSE	

## 6.14.2.55 REG 81: DCDC configure1

Bit	Description	R/W	Reset	Default
7	DCDC frequency spread enable	RW	System	0b
7	0: disable 1: enable	KVV	Reset	UD
6	DCDC frequency spread range control	RW	System	0b
0	0: 50KHz 1: 100kHz	KVV	Reset	UD
5	Reserved	RO	/	0
4	DCDC3 PWM/PFM Control	RW	System	0b
4	0: Auto Switch 1: Always PWM	KVV	Reset	UD
3	DCDC2 PWM/PFM Control	RW	System	0b
3	0: Auto Switch 1: Always PWM	KVV	Reset	UD
2	DCDC1 PWM/PFM Control	RW	System	0b
	0: Auto Switch 1: Always PWM	LVA	Reset	UU
1:0	Reserved	RO	/	0

# 6.14.2.56 REG 82: DCDC configure2

Bit	Description	R/W	Reset	Default
7:1	Reserved	RO	/	0
0	DVM voltage ramp control	RW System Reset	System	0b
	0: 15.625 us/step 1: 31.250 us/step		du	

## 6.14.2.57 REG 83: DCDC1 voltage setting

Bit	Description	R/W	Reset	Default
7	DCDC1 DVM enable control 0: disable 1: enable	RW	System Reset	1b
6:0	DCDC1 output voltage config  0.5~1.2V,10mV/step,71steps  1.22~1.54V,20mV/step,17steps  0000000: 0.50V  0000001: 0.51V   1000110: 1.20V  1000111: 1.22V  1001000: 1.24V	RW	System Reset	EFUSE



1010111: 1.54V		
1011000~1111111: Reserved		

# 6.14.2.58 REG 84: DCDC2 voltage setting

Bit	Description	R/W	Reset	Default
7	DCDC2 DVM enable control	RW	System	1b
	0: disable 1: enable	KW	Reset	10
	DCDC2 output voltage config			
	0.5~1.2V,10mV/step,71steps			
	1.22~1.54V,20mV/step,17steps			
	1.6~3.4V,100mV/step,19steps			
	0000000: 0.50V			
	0000001: 0.51V			
	1000110: 1.20V		Systom	
6:0	1000111: 1.22V	RW	System Reset	EFUSE
	1001000: 1.24V		Reset	
	1010111: 1.54V			
	1011000: 1.60V		16	
	1011001: 1.70V			
	1101011: 3.40V			
	1101100~1111111: Reserved			

# 6.14.2.59 REG 85: DCDC3 voltage setting

Bit	Description	R/W	Reset	Default
7 DCDC3 DVM enable control 0: disable 1: enable	DCDC3 DVM enable control	RW	System	1b
	0: disable 1: enable	IXVV	Reset	10
	DCDC3 output voltage config			
	0.5~1.2V,10mV/step,71steps			EFUSE
1	1.22~1.84V,20mV/step,32steps	RW System Reset	1 -	
	0000000: 0.50V			
	0000001: 0.51V			
C.O				
6:0	1000110: 1.20V			
	1000111: 1.22V			
	1001000: 1.24V			
	1100110: 1.84V			
	1100111~1101000: Reserved			

## 6.14.2.60 REG 90: LDOS ON/OFF control 0

Bit	Description		R/W	Reset	Default
7	bldo4 enable		RW	System	EFUSE
	0: disable	1: enable	KVV	Reset	EFUSE
6	bldo3 enable		RW	System	EFUSE
6	0: disable	1: enable	KVV	Reset	
5	bldo2 enable		DW	System	FELICE
	0: disable	1: enable	RW	Reset	EFUSE
4	bldo1 enable		DW	System	FFLICE
	0: disable	1: enable	RW	Reset	EFUSE



3	aldo4 enable 0: disable	1: enable	RW	System Reset	EFUSE	
2	aldo3 enable 0: disable	1: enable	RW	System Reset	EFUSE	
1	aldo2 enable 0: disable	1: enable	RW	System Reset	EFUSE	
0	aldo1 enable 0: disable	1: enable	RW	System Reset	EFUSE	

## 6.14.2.61 REG 91: LDOS ON/OFF control 1

Bit	Description	R/W	Reset	Default
7:5	Reserved	RO	/	0
4	cpusldo enable 0: disable 1: enable	RW	System Reset	EFUSE
3	cldo4 enable 0: disable 1: enable	RW	System Reset	EFUSE
2	cldo3 enable 0: disable 1: enable	RW	System Reset	EFUSE
1	cldo2 enable 0: disable 1: enable	RW	System Reset	EFUSE
0	cldo1 enable 0: disable 1: enable	RW	System Reset	EFUSE

## 6.14.2.62 REG 93: ALDO1 voltage setting

Bit	Description ®	R/W	Reset	Default
7:5	Reserved	RO	/	0
4:0	aldo1 output voltage configuration 0.5~3.5V, 100mV/step, 31steps 00000: 0.5V 00001: 0.6V 11110: 3.5V 11111: Reserved	RW	System Reset	EFUSE

# 6.14.2.63 REG 94: ALDO2 voltage setting

Bit	Description	R/W	Reset	Default
7:5	Reserved	RO	/	0
4:0	aldo2 output voltage configuration 0.5~3.5V, 100mV/step, 31steps 00000: 0.5V 00001: 0.6V	RW	System Reset	System EFUSE
	11110: 3.5V 11111: Reserved			

## 6.14.2.64 REG 95: ALDO3 voltage setting

Bit	Description	R/W	Reset	Default
7:5	Reserved	RO	/	0
4:0	aldo3 output voltage configuration 0.5~3.5V, 100mV/step, 31steps 00000: 0.5V 00001: 0.6V	RW	System Reset	EFUSE



	11110 2 51/	11111 D		
	11110: 3.5V	11111: Reserved		

# 6.14.2.65 REG 96: ALDO4 voltage setting

Bit	Description	R/W	Reset	Default
7:5	Reserved	RO	/	0
4:0	aldo4 output voltage configuration 0.5~3.5V, 100mV/step, 31steps 00000: 0.5V 00001: 0.6V 11110: 3.5V 11111: Reserved	RW	System Reset	EFUSE

## 6.14.2.66 REG 97: BLDO1 voltage setting

Bit	Description			R/W	Reset	Default
7:5	Reserved			RO	/	0
	bldo1 output volt	age configuration				
	0.5~3.5V,100mV	/step,31steps				
4.0	00000: 0.5V			DW	System	FELICE
4:0	00001: 0.6V			RW	Reset	EFUSE
					7 27	
	11110: 3.5V	11111: Reserved				
RFG 98	3: BLDO2 voltage sett	·inø	100	110.	F	
	DED OZ FORTAGE SER	e				
Di+	Description			D/M	Docot	Dofault

## 6.14.2.67 REG 98: BLDO2 voltage setting

Bit	Description	R/W	Reset	Default
7:5	Reserved	RO	/	0
4:0	bldo2 output voltage configuration 0.5~3.5V, 100mV/step, 31steps 00000: 0.5V 00001: 0.6V  11110: 3.5V 11111: Reserved	RW	System Reset	EFUSE

# 6.14.2.68 REG 99: BLDO3 voltage setting

Bit	Description	R/W	Reset	Default
7:5	Reserved	RO	/	0
4:0	bldo3 output voltage configuration 0.5~3.5V, 100mV/step, 31steps 00000: 0.5V 00001: 0.6V 11110: 3.5V 11111: Reserved	RW	System Reset	EFUSE

# 6.14.2.69 REG 9A: BLDO4 voltage setting

Bit	Description	R/W	Reset	Default
7:5	Reserved	RO	/	0
4:0	bldo4 output voltage configuration 0.5~3.5V, 100mV/step, 31steps 00000: 0.5V 00001: 0.6V	RW	System Reset	EFUSE



	11110 2 51/	11111 D		
	11110: 3.5V	11111: Reserved		

# 6.14.2.70 REG 9B: CLDO1 voltage setting

Bit	Description	R/W	Reset	Default
7:5	Reserved	RO	/	0
4:0	cldo1 output voltage configuration 0.5~3.5V, 100mV/step, 31steps 00000: 0.5V 00001: 0.6V 11110: 3.5V 11111: Reserved	RW	System Reset	EFUSE

## 6.14.2.71 REG 9C: CLDO2 voltage setting

Bit	Description			R/W	Reset	Default
7:5	Reserved			RO	/	0
4:0	cldo2 output vol 0.5~3.5V, 100m\ 00000: 0.5V 00001: 0.6V  11110: 3.5V	tage configuration //step,31steps 11111: Reserved		RW	System Reset	EFUSE
2 REG 90	D: CLDO3 voltage se	tting	1 may			
D:+	Description			D/W	Dooot	Dofoult

## 6.14.2.72 REG 9D: CLDO3 voltage setting

Bit	Description	R/W	Reset	Default
7:5	Reserved	RO	/	0
4:0	cldo3 output voltage configuration 0.5~3.5V, 100mV/step, 31steps 00000: 0.5V 00001: 0.6V 11110: 3.5V 11111: Reserved	RW	System Reset	EFUSE

# 6.14.2.73 REG 9E: CLDO4 voltage setting

Bit	Description	R/W	Reset	Default
7:5	Reserved	RO	/	0
4:0	cldo4 output voltage configuration 0.5~3.5V, 100mV/step, 31steps 00000: 0.5V 00001: 0.6V 11110: 3.5V 11111: Reserved	RW	System Reset	EFUSE

# 6.14.2.74 REG 9F: CPUSLDO voltage setting

Bit	Description	R/W	Reset	Default
7:5	Reserved	RO	/	0
4:0	cpusldo output voltage configuration 0.5~1.4V, 50mV/step, 20steps 00000: 0.50V 00001: 0.55V	RW	System Reset	EFUSE



10011: 1.40V	10100~11111: Reserved		

## 6.14.2.75 REG A1: Battery parameter

Bit	Description	R/W	Reset	Default
7:0	Battery parameter ROM	RO	POR	XX

## 6.14.2.76 REG A2: Fuel gauge control

Bit	Description	R/W	Reset	Default
7:6	Reserved	RO	/	0
5	Reserved	RW	POR	0
	ROM or SRAM select			
4	0: select rom	RW	POR	0b
	1: select sram			
3:1	Reserved	RO	/	0
	brom writer control			
0	0: disable	RW	POR	0b
	1: enable			

#### 6.14.2.77 REG A4: Battery percentage data

Bit	Description	R/W	Reset	Default
7:0	battery percentage	RO	POR	00h

#### 6.14.2.78 REG CO: ADC Channel enable control

Bit	Description	R/W	Reset	Default
7	button battery(backup battery) voltage measure ADC channel enable 0: disable 1: enable	RW	POR	0b
6	VMID voltage measure ADC channel enable 0: disable 1: enable	RW	POR	0b
5	Reserved	RO	/	0b
4	die temperature measure ADC channel enable 0: disable 1: enable	RW	POR	0b
3	system voltage voltage measure ADC channel enable  0: disable 1: enable	RW	POR	0b
2	VBUS voltage measure ADC channel enable 0: disable 1: enable	RW	POR	0b
1	TS pin measure ADC channel enable 0: disable 1: enable	RW	POR	1b
0	battery voltage measure ADC channel enable 0: disable 1: enable	RW	POR	1b

#### 6.14.2.79 REG C4: vbat\_h

Bit	Description	R/W	Reset	Default
7:6	Reserved	RO	/	0b
5:0	vbat[13:8]	RO	POR	0b

## 6.14.2.80 REG C5: vbat\_l

Bit	Description	R/W	Reset	Default
7:0	vbat[7:0]	RO	POR	0b



#### 6.14.2.81 REG C6: VBUS\_h

Bit	Description	R/W	Reset	Default
7:6	Reserved	RO	/	0b
5:0	VBUS[13:8]	RO	POR	0b

#### 6.14.2.82 REG C7: VBUS\_l

Bit	Description	R/W	Reset	Default
7:0	VBUS[7:0]	RO	POR	0b

#### 6.14.2.83 REG C8: VSYS\_h

Bit	Description	R/W	Reset	Default
7:6	Reserved	RO	/	0
5:0	VSYS[13:8]	RO	POR	0b

#### 6.14.2.84 REG C9: VSYS\_l

Bit	Description	R/W	Reset	Default
7:0	VSYS[7:0]	RO	POR	0b

# 6.14.2.85 REG CD: ADC\_data select

5 REG CD	: ADC_data select	10		
Bit	Description	R/W	Reset	Default
7:2	Reserved	RO	/	0
1:0	adc_data_h/adc_data_l select configure: 00: TS	RW	POR	0b

## 6.14.2.86 REG CE: adc\_data\_h

Bit	Description	R/W	Reset	Default
7:6	Reserved	RO	/	0
5:0	adc_data_h[13:8]	RO	POR	0b

## 6.14.2.87 REG CF: adc\_data\_l

Bit	Description	R/W	Reset	Default
7:0	adc_data_[[7:0]	RO	POR	0b

#### 6.14.2.88 REG E1: Type-C CC Audio Accessory enable

Bit	Description	R/W	Reset	Default
7:6	Reserved	RO	/	0
_	Audio Accessory Enable.	DW	DOD	•
5	0: disable 1: enable	RW	POR	0
4:0	Reserved	RO	/	0

#### 6.14.2.89 REG E3: Type-C CC mode control

Bit	Description	R/W	Reset	Default
7:6	Reserved	RO	/	0
_	DRP port prefer to be SRC.	DW	DOD	٥h
5	0: unactive 1: active	RW	POR	0b
4	DRP port prefer to be SNK.	DW	DOD	1 h
4	0: unactive 1: active	RW	POR	1b



3:2	The Current Mode Control.  0x: Default Mode  10: 1.5A Mode  11: 3.0A Mode	RW	POR	00b
	The Port Mode Control.			
1:0	00: Disable 01: SINK	RW	POR	01b
	10: SOURCE 11: DRP			

# 6.14.2.90 REG E7: Type-C CC status


Bit	Description	R/W	Reset	Default
7:6	Reserved	RO	/	0
	The Power State of Source of CC Logic in HW mode			
5:4	00: POWER IDLE 01: POWER_DEF	RO	POR	00b
	10: POWER_1P5A			
	The State of CC Logic in HW mode			
	0000: DISABLE			
	0001: UNATTACH_SNK			
	0010: ATTACHWAIT_SNK			
	0011: ATTACH_SNK			
	0100: UNATTACH_SRC		. 6	
	0101: ATTACHWAIT_SRC	. 4		
	0110: ATTACH_SRC	401		
3:0	0111: AUDIO_ACSY	RO	POR	0000b
	1000: Reserved			
	1001: TRY_SRC			
	1010: TRYWAIT_SNK			
	1011: TRY_SNK			
	1100: TRYWAIT_SRC			
	1101: Reserved			
	1110: ERROR_RECOVERY			
	1111: Reserved			



# 7 Application Information

# 7.1 Typical Application

Figure 7-1 Typical Application






# 8 Package, Carrier, Storage and Baking Information

# 8.1 Package

AXP717C package is QFN6\*6, 52-pin. Figure 8-1 shows AXP717C package.

Figure 8-1 Package Information



SYMBOL	MILLIMETER		
SYMBOL	MIN	NOM	MAX
A	0.70	0.75	0.80
A1		0.035	0.05
b	0.15	0. 20	0. 25
с	0.18	0. 20	0. 25
D	5. 90	6.00	6.10
D2	4. 40	4.50	4.60
е	0. 40BSC		
Nd	4	1. 80BSC	
E	5. 90	6.00	6, 10
E2	4. 40	4. 50	4.60
Ne	4	. 80BSC	
L	0.35	0.40	0.45
L1	0.31	0.36	0, 41
L2	0.13	0.18	0, 23
h	0. 25	0.30	0.35
L/F载体尺寸 (mil)	185*185		





Table 8-1 Marking Definitions

No.	Marking	Description	Fixed/Dynamic
1	AXP717C	Product name	Fixed
2	LLLLLL	Lot number	Dynamic
3	XXX1	Date code	Dynamic
4	<b>©</b>	X-POWERS logo	Fixed
5	White dot	Package pin 1	Fixed



# Carrier

Figure 8-3 AXP717C Tape Dimension Drawing



W	16.00±0.30	Р	8.00±0.10	A0	6.30±0.10	BO	6.30±0.10
S	0.00±0.10	P0	4.00±0.10	A1		B1	
Ε	1.75±0.10	P2	2.00±0.10			B2	
F	7.50±0.10	DO	Ø1.50 ± 0.10	K0	0.85 + 0.10	K1	
Т	0.30±0.05	D1	Ø1.50 ± 0:10				

Table 8-2 AXP717C Packing Quantity Information

Table 8-2 AXP717C Packing Quantity	Information	1075
Туре	Quantity	Part Number
Таре	3000pcs/Tape	AXP717C

#### 8.3 Storage

#### 8.3.1 Moisture Sensitivity Level(MSL)

A package's MSL indicates its ability to withstand exposure after it is removed from its shipment bag, a low MSL device sample can be exposed on the factor floor longer than a high MSL device sample. ALL MSL are defined in the following table.

Table 8-3 MSL Summary

MSL	Out-of-bag floor life	Comments
1	Unlimited	≤30°C/85%RH
2	1 year	≤30°C/60%RH
2a	4 weeks	≤30°C/60%RH
3	168 hours	≤30°C/60%RH
4	72 hours	≤30°C/60%RH
5	48 hours	≤30°C/60%RH
5a	24 hours	≤30°C/60%RH
6	Time on Label(TOL)	≤30°C/60%RH

AXP717C device samples are classified as MSL3.

#### 8.3.2 **Bagged Storage Conditions**

The shelf life of AXP717C are defined in the following table.



#### **Table 8-4 Bagged Storage Conditions**

Packing mode	Vacuum packing
Storage temperature	20°C~26°C
Storage humidity	40%~60%RH
Shelf life	12 months

# 8.3.3 Out-of-bag Duration

It is defined by the device MSL rating. The out-of-bag duration of AXP717C is as follows.

#### Table 8-5 Out-of-bag Duration

Storage temperature	20°C~26°C
Storage humidity	40%~60%RH
Moisture Sensitivity Level(MSL)	3
Floor life	168 hours

For no mention of storage rules in this document, please refer to the latest IPC/JEDEC J-STD-020C.

# 8.4 Baking

It is not necessary to bake AXP717C if the conditions specified in Section 8.3.2 and Section 8.3.3 have not been exceeded. It is necessary to bake AXP717C if any condition specified in Section 8.3.2 and Section 8.3.3 have been exceeded.

**Table 8-6 Baking Conditions** 

Surrounding	Condition	Note	
Nitrogen	Tray: 125°C/8 hours	Recommended condition. It is recommended to bake	
	Tape: 60°C/72 hours	once, no more than three times.	






# **Reflow Profile**

The reflow profile recommended in this document is a lead-free reflow profile that is suitable for pure lead-free technology of lead-free solder paste.

The following figure shows the typical reflow profile of AXP717C device sample.

Figure 9-1 AXP717C Typical Reflow Profile



Reflow profile conditions of AXP717C device sample is given in the following table.

Table 9-1 AXP717C Reflow Profile Conditions

	QTI typical SMT reflow profile conditions (for reference only)		
	Step	Reflow condition	
l-nvironment	N2 purge reflow usage (yes/no)	Yes, N2 purge used	
	If yes, O2 ppm level	O2 < 1500 ppm	
A	Preheat ramp up temperature range	25°C -> 150°C	
В	Preheat ramp up rate	1.5~2.5 °C /sec	
С	Soak temperature range	150°C -> 190°C	
D	Soak time	80~110 sec	
Liquidus temperature		217°C	
F	Time above liquidus	60-90 sec	
G Peak temperature		240-250°C	
Н	Cool down temperature rate	≤4°C /sec	



#### Copyright©2023 Shenzhen X-Powers Technology Co., Ltd. All Rights Reserved.

This documentation is the original work and copyrighted property of Shenzhen X-Powers Technology Co., Ltd. ("X-Powers"). No part of this document may be reproduced, modify, publish or transmitted in any form or by any means without prior written consent of X-Powers.

#### **Trademarks and Permissions**

X-Powers and the X-Powers logo (incomplete enumeration) are trademarks of Shenzhen X-Powers Technology Co., Ltd. All other trademarks, trade names, product or service names mentioned in this document are the property of their respective owners.

#### **Important Notice and Disclaimer**

The purchased products, services and features are stipulated by the contract made between X-Powers Technology Co.,Ltd ("X-Powers") and the customer. All or part of the products, services and features described in this document may not be within the purchase scope or the usage scope. Please read the terms and conditions of the contract and relevant instructions carefully before using, and follow the instructions in this documentation strictly. X-Powers assumes no responsibility for the consequences of improper use (including but not limited to overvoltage, overclock, or excessive temperature).

The information in this document is provided just as a reference or typical applications, and is subject to change without notice. Every effort has been made in the preparation of this document to ensure accuracy of the contents. X-Powers is not responsible for any damage (including but not limited to indirect, incidental or special loss) or any infringement of third party rights arising from the use of this document. All statements, information, and recommendations in this document do not constitute a warranty or commitment of any kind, express or implied.

No license is granted by X-Powers herein express or implied or otherwise to any patent or intellectual property of X-Powers. Third party licences may be required to implement the solution/product. Customers shall be solely responsible to obtain all appropriately required third party licences. X-Powers shall not be liable for any licence fee or royalty due in respect of any required third party licence. X-Powers shall have no warranty, indemnity or other obligations with respect to third party licences.