
VERSION HISTORY


Index:

Revision	Description	Date	Drawn	Checked	Approved
Ver 1.0	Release Version	2022-05-07	KPA0549	SVE	

- 01 VERSION HISTORY
 02 BLOCK DIAGRAM
 03 POWER TREE
 04 GPIO ASSIGNMENT
 05 POWER
 06 DDR3-16X2
 07 SOC
 08 FUNC SEL1
 09 FUNC SEL2
 10 FLASH
 11 LCD
 12 NCSI
 13 RMII(IP101GR)
 14 CARD USB
 15 AUDIO
 16 WIFI+BT
 17 CAN RS232 RS485
 18 USB KEY TWI UART CONNECT
 19 TVIN TVOUT

Design Name		llWinner Technology Co.,l	itd
Rev Page Name Rev V1.0 VERSION HISTORY V1.0 V1.0	Design		
		Page Name 01 VERSION HISTORY	Rev V1.0





GPIO ASSIGNMENT

Name	Power	CFG	Function		Name	Power	CFG	Function	Name	Power	CFG	Function		Name	Power	CFG	Function
PB0		I/0	0		PD0		3	LVDS0-V0P	PE0		2	CSIO-HSYNC		PG0		2	WL-SDIO-CLK
PB1		I/0	0		PD1		3	LVDS0-VON	PE1		2	CSIO-VSYNC		PG1		2	WL-SDIO-CMD
PB2		8	CANO_TXO		PD2		3	LVDS0-V1P	PE2		2	CSIO-PCLK		PG2		2	WL-SDIO-DO
PB3		8	CANO_RXO		PD3		3	LVDS0-V1N	PE3		2	CSIO-MCLK		PG3		2	WL-SDIO-D1
PB4		8	CAN1_TX0		PD4		3	LVDS0-V2P	PE4		2	CS10-D0		PG4		2	WL-SDIO-D2
PB5		8	CAN1_RX0		PD5		3	LVDS0-V2N	PE5		2	CSIO-D1		PG5		2	WL-SDIO-D3
PB6	VCC-IO	4	SCK		PD6	8	3	LVDSO-CKP	PE6		2	CS10-D2		PG6		2	BT-UART-TX
PB7		4	SDA	6	PD7		3	LVDSO-CKN	PE7		2	CSIO-D3		PG7		2	BT-UART-RX
PB8		I/0	0		PD8		3	LVDS0-V3P	PE8	VCC-PE	2	CSIO-D4		PG8		2	BT-UART-RTS
PB9		I/0	0		PD9		3	LVDS0-V3N	PE9	VCC-PE	2	CSIO-D5		PG9	VCC-PG	2	BT-UART-CTS
PB10		I/0	0		PD10		2	LCD-D14	PE10		2	CSIO-D6		PG10		2	WL-WAKE-AP
PB11		I/0	I		PD11	VCC-PD	2	LCD-D15	PE11		2	CSIO-D7		PG11		2	AP-CK32K-OUT
PB12		I/0	0		PD12		2	LCD-D18	PE12		I/0	CSIO-FSIN		PG12		2	BT-PCM-SYNC
	Ties	la i			PD13	3	2	LCD-D19	PE13		1/0	CSIO-RST		PG13		2	BT-PCM-CLK
PC0		2	UART2-TX		PD14	2	2	LCD-D20	PE14		I/0	CTP-RST		PG14		2	BT-PCM-DIN
PC1		2	UART2-RX		PD15		2	LCD-D21	PE15		14	CTP-INT		PG15		2	BT-PCM-DOUT
PC2		3	SDC2-CLK		PD16		2	LCD-D22	PE16		2	CTP-SCK		PG16		I/0	0
PC3	VCC-PC	3	SDC2-CMD		PD17	. 9	2	LCD-D23	PE17	N.	2	CTP-SDA		PG17		2	UARTO-TX
PC4	VCC-FC	3	SDC2-D2		PD18		2	LCD-CLK					ļ L	PG18		2	UARTO-RX
PC5		3	SDC2-D1		PD19		2	LCD-DE	PF0		2	SDC0-D1					
PC6		3	SDC2-D0		PD20		2	LCD-HSYNC	PF1		2	SDC0-D0					
PC7		3	SDC2-D3		PD21		2	LCD-VSYNC	PF2		2	SDC0-CLK					
1.00					PD22		I/0	0	PF3	VCC-PF	2	SDCO-CMD					
									PF4		2	SDC0-D3					
									PF5		2	SDC0-D2	2				
									PF6		2	SDCO-DET					

		llWinner Techn	ology	Co	.,L	td
MI	Design	Name T113-i_EVB				
MA	Size A3	Page Name 04 GPIO ASSIGI	NMENT			Rev V1.0
	Date:	Wednesday, May 18, 2022	Sheet	4	of	19

