

# AC100 User Manual

**Revision 0.1** 

2014/3/3

Copyright©2014 X-Powers Technology. All Rights Reserved.

#### **Declaration**

This documentation is the original work and copyrighted property of X-Powers. Reproduction in whole or in part must obtain the written approval of X-Powers and give clear acknowledgement to the copyright owner.

The information furnished by X-Powers is believed to be accurate and reliable. X-Powers reserves the right to make changes in circuit design and/or specifications at any time without notice. X-Powers does not assume any responsibility and liability for its use. Nor for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Allwinner. This documentation neither states nor implies warranty of any kind, including fitness for any particular application.

Third party licences may be required to implement the solution/product. Customers shall be solely responsible to obtain all appropriately required third party licences. X-Powers shall not be liable for any licence fee or royalty due in respect of any required third party licence. X-Powers shall have no warranty, indemnity or other obligations with respect to matters covered under any required third party licence.

#### **About Documentation**

This documentation of AC100 is intended to be used by board-level product designers and product software developers. The manual assumes that the reader has a background in computer engineering and/or software engineering and understands concepts of digital system design, microprocessor architecture, Input / Output (I/O) devices, industry standard communication and device interface protocols.

#### **Organization**

This document aims to describe the AC100 from following aspects: block diagram, pin assignment, pin/signal description, electrical characteristics, typical application, system description and register description.

## **Revision History**

Version	Date	Description
V0.1	2014/3/3	Complete Draft

## **Table of Contents**

Declaration	3
About Documentation.	4
Revision History	5
Table of Contents	6
1. Description.	13
2. Features	14
3. Applications	15
4. Functional Block Diagram	15
4.1. Functional Block Diagram	15
4.2. Data Path Diagram	16
5. Pin Assignment	17
6. Package Dimension.	18
7. Pin/Signal Description	19
8. Electrical Characteristics	21
8.1. Absolute Maximum Ratings	21
8.2. Recommended Operating Conditions	21
8.3. Static Characteristics	22
9. Analog Performance Characteristics	23
10. Typical Power Consumption	25
11. Function Description.	26
11.1. Power	26
11.2. Clock	27
11.3. PLL	29
11.4. TWI/RSB Interface	30

11.4.1. TWI Interface	30
11.4.2. RSB Interface	31
11.5. I2S/PCM Interface.	33
11.6. Stereo ADC	37
11.7. Stereo DAC	37
11.8. Mixer	37
11.8.1. DAC Output Mixers	37
11.8.2. ADC Record Mixers	37
11.8.3. Digital Mixers	38
11.9. Analogue Audio Input Path	39
11.9.1. Microphone Input	39
11.9.2. AXIL/R Input	39
11.9.3. LINEINL/R Input	40
11.10. Analogue Audio Output Path	41
11.10.1. Headphone Output	41
11.10.2. Earpiece Output	41
11.10.3. Speaker Output	42
11.10.4. Line Output	42
11.11. Digital Microphone Interface	43
11.12. Audio Jack Detect	44
11.13. Interrupt	46
11.14. Digital Audio Process for ADC	47
11.14.1. High Pass Filter	48
11.14.2. Auto Gain Control	48
11.15. Digital Audio Process for DAC	52
11.15.1. High Pass Filter	53

	11.15.2. Dynamic Range Control	53
	11.16. RTC Module	56
1	12. Register List	57
	12.1. 00h_Chip Soft Reset Register	59
	12.2. 01h_PLL Configure Control 1 Register	59
	12.3. 02h_PLL Configure Control 2 Register	60
	12.4. 03h_System Clocking Control Register	60
	12.5. 04h_Module Clock Enable Control Register	61
	12.6. 05h_Module Reset Control Register	62
	12.7. 06h_ADDA Sample Rate Configuration Register	62
	12.8. 10h_I2S1 BCLK/LRCK Control Register	63
	12.9. 11h_I2S1 SDOUT Control Register	64
	12.10. 12h_I2S1 SDIN Control Register	66
	12.11. 13h_I2S1 Digital Mixer Source Select Register	67
	12.12. 14h_I2S1 Volume Control 1 Register	68
	12.13. 15h_I2S1 Volume Control 2 Register	68
	12.14. 16h_I2S1 Volume Control 3 Register	69
	12.15. 17h_I2S1 Volume Control 4 Register	69
	12.16. 18h_I2S1 Digital Mixer Gain Control Register	70
	12.17. 20h_I2S2 BCLK/LRCK Control Register	70
	12.18. 21h_I2S2 SDOUT Control Register	72
	12.19. 22h_I2S2 SDIN Control Register	73
	12.20. 23h_I2S2 Digital Mixer Source Select Register	74
	12.21. 24h_I2S2 Volume Control 1 Register	74
	12.22. 26h_I2S2 Volume Control 2 Register	75
	12.23. 28h_I2S2 Digital Mixer Gain Control Register	75

12.24. 30h_I2S3 BCLK/LRCK Control Register	76
12.25. 31h_I2S3 SDOUT Control Register	76
12.26. 32h_I2S3 SDIN Control Register	76
12.27. 33h_I2S3 Signal Path Control Register	77
12.28. 40h_ADC Digital Control Register	78
12.29. 41h_ADC Volume Control Register	78
12.30. 44h_HMIC Control 1 Register	79
12.31. 45h_HMIC Control 2 Register	80
12.32. 46h_HMIC Status Register	80
12.33. 48h_DAC Digital Control Register	81
12.34. 49h_DAC Volume Control Register	81
12.35. 4ch_DAC Digital Mixer Source Select Register	82
12.36. 4dh_DAC Digital Mixer Gain Control Register	82
12.37. 50h_ADC Analog Control Register	83
12.38. 51h_ADC Source Select Register	84
12.39. 52h_ADC Source Boost Control Register	84
12.40. 53h_Output Mixer & DAC Analog Control Register	85
12.41. 54h_Output Mixer Source Select Register	85
12.42. 55h_Output Mixer Source Boost Register	86
12.43. 56h_Headphone Output Control Register	87
12.44. 57h_Earpiece Output Control Register	87
12.45. 58h_Speaker Output Control Register	88
12.46. 59h_Lineout Control Register	89
12.47. 80h_ADC DAP Left Status Register	89
12.48. 81h_ADC DAP Right Status Register	90
12.49. 82h_ADC DAP Left Channel Control Register	90

12.50. 83h_ADC DAP Right Channel Control Register	91
12.51. 84h_ADC DAP Left Target Level Register	91
12.52. 85h_ADC DAP Right Target Level Register	91
12.53. 86h_ADC DAP Left High Average Coef Register	92
12.54. 87h_ADC DAP Left Low Average Coef Register	92
12.55. 88h_ADC DAP Right High Average Coef Register	92
12.56. 89h_ADC DAP Right Low Average Coef Register	92
12.57. 8ah_ADC DAP Left Decay Time Register	92
12.58. 8bh_ADC DAP Left Attack Time Register	93
12.59. 8ch_ADC DAP Right Decay Time Register	93
12.60. 8dh_ADC DAP Right Attack Time Register	93
12.61. 8eh_ADC DAP Noise Threshold Register	94
12.62. 8fh_ADC DAP Left Input Signal High Average Coef Register	94
12.63. 90h_ADC DAP Left Input Signal Low Average Coef Register	94
12.64. 91h_ADC DAP Right Input Signal High Average Coef Register	94
12.65. 92h_ADC DAP Right Input Signal Low Average Coef Register	95
12.66. 93h_ADC DAP High HPF Coef Register	95
12.67. 94h_ADC DAP Low HPF Coef Register	95
12.68. 95h_ADC DAP Optimum Register	95
12.69. a0h_DAC DAP Control Register	96
12.70. a1h_DAC DAP High HPF Coef Register	96
12.71. a2h_DAC DAP Low HPF Coef Register	96
12.72. a3h_DAC DAP Left High Energy Average Coef Register	96
12.73. a4h_DAC DAP Left Low Energy Average Coef Register	97
12.74. a5h_DAC DAP Right High Energy Average Coef Register	97
12.75. a6h_DAC DAP Right Low Energy Average Coef Register	97

12.76. a7h_DAC DAP High Gain Decay Time Coef Register	97
12.77. a8h_DAC DAP Low Gain Decay Time Coef Register	97
12.78. a9h_DAC DAP High Gain Attack Time Coef Register	97
12.79. aah_DAC DAP Low Gain Decay Time Coef Register	98
12.80. abh_DAC DAP High Energy Threshold Register	98
12.81. ach_DAC DAP Low Energy Threshold Register	98
12.82. adh_DAC DAP High Gain K Parameter Register	98
12.83. aeh_DAC DAP Low Gain K Parameter Register	98
12.84. afh_DAC DAP High Gain Offset Parameter Register	98
12.85. b0h_DAC DAP Low Gain Offset Parameter Register	98
12.86. b1h _DAC DAP Optimum Register	99
12.87. b4h_ADC DAP Enable Register	99
12.88. b5h_DAC DAP Enable Register	100
12.89. b8h_SRC1 Control 1 Register	101
12.90. b9h_SRC1 Control 2 Register	101
12.91. bah_SRC1 Control 3 Register	101
12.92. bbh_SRC1 Control 4 Register	101
12.93. bch_SRC2 Control 1 Register	102
12.94. bdh_SRC2 Control 2 Register	102
12.95. beh_SRC2 Control 3 Register	102
12.96. bfh_SRC2 Control 4 Register	102
12.97. c0h_RTC Analog Control Register	102
12.98. c1h_CK32K Output Control Register 1	103
12.99. c2h_CK32K Output Control Register 2	104
12.100. c3h_CK32K Output Control Register 3	104
12.101. c6h_RTC Reset Register	105

12.102. c7h_RTC Control Register	105
12.103. c8h_RTC Seconds Register	106
12.104. c9h_RTC Minutes Register	106
12.105. cah_RTC Hours Register	106
12.106. cbh_RTC Weekdays Register	107
12.107. cch_RTC Days Register	107
12.108. cdh_RTC Months Register	107
12.109. ceh_RTC Years Register	107
12.110. cfh_RTC Update Trigger	108
12.111. d0h_Alarm Interrupt Enable Register	108
12.112. d1h_Alarm Interrupt Status Register	108
12.113. d8h_Alarm Seconds Register	108
12.114. d9h_Alarm Minutes Register	109
12.115. dah_Alarm Hours Register	109
12.116. dbh_Alarm Weekdays Register	109
12.117. dch_Alarm Days Register	110
12.118. ddh_Alarm Months Register	110
12.119. deh_Alarm Years Register	110
12.120. dfh_Alarm Update Trigger	111
12.121. e0h-efh RTC General Purpose Register n(n=0-15)	111

## 1. Description

The AC100 is a highly integrated audio codec and RTC subsystem designed for tablet and smart mobile application platforms. It has three I2S/PCM interface, 2 channels DAC and 2 channel ADC with a high level of mixed-signal integration. Three saudio interface are available in order to provide independent and fully asynchronous connections to multiple processors, typically such as an application processor, baseband and bluetooth transceiver.

An integrated digital PLL supports a large range of input/output frequencies, and It can generate required audio clocks for codec from standard audio crystal rate such as 22.5792MHz and 24.576MHz, also can be from common reference clock frequencies such as 12MHz, 13MHz and 19.2MHz, and an internal RC oscillator can be used in Free-running Mode, where the application processor can be inactive during voice call application. The 2 ADC and 2 DAC in device use advanced multi-bit delta-sigma modulation technique to convert data between analog and digital . The SNR performance can reach 100 dB A-wight.

Five analog input paths allow diverse analog audio sources such as three sets of differential microphone, one differential or single-ended linein and one stereo FM input.

One ground-reference headphone output is provided. The output amplifier are powered from an integrated Charge Pump in order to achieve a higher quality, less power consumption in headphone playback, whist without any DC blocking capacitor and avoiding unwanted noise.

A mono, differential BTL drive amplifier is available for driving the handset receiver.

Two stereo differential speaker output is available by using an external amplifier to drive the loud-speaker. It can also be configured as single-ended output pin for some application of external single-ended amplifier.

The flexible analogue and digital mixers form a varied signal routing to support a complicated application.

AC100 is controlled through TWI (2-wire serial interface ) or  $RSB^{\odot}$  (reduced serial bus) . It works only in the slave mode .

The integrated DRC(Dynamic Range Controller) function in AC100 provide an useful digital sound processing capability in DAC playback path to speaker. It is uesed to attenuate the peak signals and boost the low-level signals by adjusting the output signal gain in some conditions. The DRC functions can be enable or disable in the playback path .

The integrated AGC(Automatic Gain Controller) function can be used to maintain a constant recording level in ADC record path . The DRC can make an improvement in background noise by setting a programmable Noise Gate to attenuate very low-level input signals .

Note: ① The RSB is independent R&D by x-powers, supports a special protocols with a simplified two wire protocol on a push-pull bus. The transfer speed in AC100 can be up to 10MHz.

### 2. Features

#### The AC100 features:

- 2 ADCs and 2 DACs @ 24-bit and inter PLL processing with flexible clocking scheme
- Up to 100dB SNR during DAC playback path (A 'weight)
- Up to 95dB SNR during ADC record path (A 'weight)
- Capless stereo headphone driver
  - Integrated charge pump for 0V reference
  - 18mW @1.8V
- Mono differential earpiece driver
  - >65 mW/CH (THD+N ≤ -70dB, 16Ohm Load)
- Two stereo differential speaker outputs using external amplifier to drive the loud speaker
- Differential Line output with 1 Vrms full scale output voltage
- Five audio inputs
  - Three differential analog microphone inputs with 30dB~48dB boost amplifier gain
  - One mono differential or single-ended line-in input
  - One stereo auxiliary input for external accessory connection
- Two low noise analog microphone bias
- Audio jack insert/ button press detection
- TWI/RSB control interface
- 24-bit 8KHz ~ 192KHz I2S/PCM interface
- Support Dynamic Range Controller (DRC) adjusting the DAC playback output
- Support Automatic Gain Control (AGC) adjusting the ADC recording output
- •SRC for synchronnisation between audio interface or digital aduio data mixing
- Soft mute circuit for pop noise suppression
- Support digital microphone interface
- RTC and Three clock output
- QFN 68-pin package, 8mm x 8mm

## 3. Applications

- Tablets
- Smart Phone and Music phone

## 4. Functional Block Diagram

### 4.1. Functional Block Diagram




Figure 1 Functional Block Diagram

#### 4.2. Data Path Diagram




Figure 2 Data Path Diagram

## 5. Pin Assignment




Figure 3 Pin Assignment

## 6. Package Dimension




Figure 4 Package Dimension

## 7. Pin/Signal Description

This chapter describes the 68 pins of AC100 from four aspects: pin number, signal name, type, and pin definition. All the pins are classified into four groups, including digital IO pin, analog IO pin, filter/reference, and power/ground.

There are five pin types here: O for output, I for input, I/O for input/output, P for power, and G for ground.

Pin Number	Signal Name	Type	Description
Digital IO Pin	S		
49	MCLK1	Ι	I2S interface master input clock 1
45	SDIN1	I	First I2S interface serial data input
46	SDOUT1	О	First I2S interface serial data output
48	BCLK1	I/O	First I2S interface serial bit clock
47	LRCK1	I/O	First I2S interface synchronous clock
50	MCLK2	I	I2S interface master iuput clock 2
40	SDIN2	I	Second I2S interface serial data input
41	SDOUT2	О	Second I2S interface serial data output
43	BCLK2	I/O	Second I2S interface serial bit clock
42	LRCK2	I/O	Second I2S interface synchronous clock
33	SDIN3	I	Third I2S interface serial data input
34	SDOUT3	О	Third I2S interface serial data output
37	BCLK3	I/O	Third I2S interface serial bit clock
36	LRCK3	I/O	Third I2S interface synchronous clock
<i>E</i> 1	CDA	I/O	TWI interface serial data(Open-drain)
51	SDA	I/O	RSB interface serial data
53 SCK		T	TWI interface serial clock input
33	SCK	I	RSB interface serial clock input
38	IRQ_AUDIO	О	IRQ for accessory insert and button detect(Open-drain)
54	IRQ_RTC	О	IRQ for RTC alarm interrupt(Open-drain)
60	X32KI	I	The external oscillator input singal
61	X32KO	О	The external oscillator output singal
55	CKO1_RTC	О	RTC 32.768 KHz clock output(Push-pull)
56	CKO2_RTC	О	RTC 32.768 KHz clock output(Open-drain)
57	CKO3_RTC	О	RTC 32.768 KHz clock output(Open-drain)
Analog IO Pir	1		
2	MIC1P	I	Positive differential input for MIC1
3	MIC1N	I	Negative differential input for MIC1
4	MIC2P	I	Positive differential input for MIC2
5	MIC2N	I	Negative differential input for MIC2
61	MIC3P/	I	Analog Positive differential input for MIC3
64	DMICCLK	О	Digital microphone clock output
66	MIC3N/	I	Negative differential input for MIC3
66	DMICDAT	О	Digital microphone data input
8	LINEINL	I	Left single-end or differential input for LINE-IN

7	LINIEDID	т.	Diddid 1 1 100 Citi AC IDIEDI	
7	LINEINR	I	Right single-end or differential input for LINE-IN	
68	AXIL	I	Auxiliary left Channel input	
67	AXIR	I	Auxiliary right Channel input	
25	HPOUTL	0	Headphone amplifier left channel output	
27	HPOUTR	О	Headphone amplifier right channel output	
19	SPOLP	О	Differential positive output to speaker1 amplifier	
20	SPOLN	О	Differential negative output to speaker1 amplifier	
17	SPORP	О	Differential positive output to speaker2 amplifier	
18	SPORN	О	Differential negative output to speaker2 amplifier	
14	EAROUTP	О	Earpiece amplifier positive differential output	
15	EAROUTN	О	Earpiece amplifier negative differential output	
11	LINEOUTP	О	Positive output for LINE-OUT	
10	LINEOUTN	O	Negative output for LINE-OUT	
Filter/Refere	nce			
65	MBIAS	О	First bias voltage output for main microphone	
6	HBIAS	О	Second bias voltage output for headset microphone	
26	HPOUTFB	I	Pseudo differential headphone ground reference	
29	CPN	I/O	Charge pump flying-back capacitor	
31	CPP	I/O	Charge pump flying-back capacitor	
22	VRA1	О	Internal reference voltage	
21	VRA2	О	Internal reference voltage	
9	VRP	О	Internal reference voltage	
12	VRN	О	Internal reference voltage	
Power/Groun	nd	-		
16	AVCC	P	Analog power	
13	AGND	G	Analog ground	
32	CPVDD	P	Analog power for headphone charge pump	
28	CPVEE	P	Charge pump negative decoupling Pin	
23	VPP	P	Headphone PA positive voltage input	
24	VEE	P	Headphone PA negative voltage input	
62	VDD_CORE	P	Digital power for digital core	
44	VCC IO1	P	Digital power for digital I/O buffer (I2S1&I2S2)	
35	VCC IO2	P	Digital power for digital I/O buffer (I2S3)	
63	LDOIN	P	Input power for Audio LDO	
59	VIO RTC	P	Digital power for RTC	
58	VCC_RTC	P	Input power for RTC_LDO	
69	GND	G	Digital ground	
Others	1			
1,30,39,52	NC		Not connected	
1,00,07,02	11,0	Í	1.00 0011100000	

## 8. Electrical Characteristics

#### 8.1. Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only. Permanent damage to the device may be caused by continuously operating at or beyond these limits. Device functional operating limits and guaranteed performance specifications are given under electrical characteristics at the test conditions specified.

Symbol	Parameter	MIN	MAX	Unit
LDO_IN	LDO Input power for AudioCODEC	-0.3	3.63	V
VDD_CORE	Digital power for Audio digital core, it can be generate by inner	-0.3	1.32	V
	LDO			
VCC_IO1	Digital power for digital I/O buffer (I2S1&I2S2)	-0.3	3.63	V
VCC_IO2	Digital power for digital I/O buffer (I2S1&I2S3)	-0.3	3.63	V
CPVDD	Analog power for headphone charge pump	-0.3	2.0	V
VCC_RTC	LDO Input power for RTC	-0.3	3.63	V
VIO_RTC	Digital power for RTC digital core, it can be generate by inner	-0.3	1.32	V
	LDO			
T <sub>A</sub>	Operating Ambient Temperature	-20	85	$^{\circ}$
¹A				
V <sub>ESD</sub>	ESD	4		KV

### 8.2. Recommended Operating Conditions

Parameter	Description	MIN	TPY	MAX	Unit
LDO_IN	LDO Input power for AudioCODEC	1.35	1.8/1.5	3.63	V
VDD_CORE	Digital power for Audio digital core, it can be generate by	1.08	1.2	1.32	V
	inner LDO				
VCC_IO1	Digital power for digital I/O buffer (I2S1&I2S2)		1.8/3.3	3.63	V
VCC_IO2	Digital power for digital I/O buffer (I2S1&I2S3)		1.8/3.3	3.63	V
CPVDD	Analog power for headphone charge pump	1.2	1.8	1.98	V
VCC_RTC	LDO Input power for RTC	1.35	1.8/3.3	3.63	V
VIO_RTC	Digital power for RTC digital core, it can be generate by	1.08	1.2	1.32	V
	inner LDO				
GND,AGND	Ground reference		0		V

### 8.3. Static Characteristics

Symbol	Parameter	Test	Min	Typical	Max	Units
		condition				
$V_{_{ m IN}}$	Input Voltage Range		0.2		VCCIO1+0.3	V
VIN			-0.3		VCCIO2+0.3	
V	High I and Ingut Valtage	VCCIO=3.0v	2.4		3.6	V
V <sub>IH</sub>	High Level Input Voltage	VCCIO=1.8V	1.4		1.98	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
V	I am I am I Imm Valta a	VCCIO=3.0v	-0.3		0.7	V
V <sub>IL</sub>	Low Level Input Voltage	VCCIO=1.8V	-0.3		0.7	
$V_{\mathrm{OH}}$	High Lavel Imput Voltage	VCCIO=3.0v	2.7		NA	V
<b>V</b> ОН	High Level Input Voltage	VCCIO=1.8V	1.5		NA	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
V	I am I am I Imm Valta a	VCCIO=3.0v	NA		0.4	V
V <sub>OL</sub>	Low Level Input Voltage	VCCIO=1.8V	NA		0.4	] <b>v</b>
I <sub>OZ</sub>	Tri-state Output Leakage Current		TBD	TBD	TBD	uA
C <sub>IN</sub>	Input Capacitance		NA	NA	5	pF
C <sub>OUT</sub>	Output Capacitance		NA	NA	5	pF

## 9. Analog Performance Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UINT		
<b>DAC Output Path</b>	DAC to Headphone of	on HPOUTL or HPOUTE	R(R=10kΩ)					
Performance	FScale Output Level	0dB 1KHz		0.9		Vrms		
	SNR(A-weighted)	0dB 1KHz		100		dB		
	THD+N(NO-Aweight)	0dB 1KHz		-84		dB		
	Crosstalk (L/R)	0dB 1KHz		-88/-88		dB		
	DAC to Headphone of	on HPOUTL or HPOUTE	R(R=16Ω)					
	FScale Output Level	0dB 1KHz		0.5		Vrms		
	SNR(A-weighted)	0dB 1KHz		99		dB		
	THD+N(P0=15mW)	0dB 1KHz		-81		dB		
	THD+N(P0=5mW)	0dB 1KHz		-82		dB		
	Crosstalk (L/R)	0dB 1KHz		-82/-82	2	dB		
	DAC to Headphone of	on HPOUTL or HPOUTE	R(R=32Ω)			•		
	FScale Output Level	0dB 1KHz		0.7		Vrms		
	SNR(A-weighted)	0dB 1KHz		100		dB		
	THD+N(P0=15mW)	0dB 1KHz		-83		dB		
	THD+N(P0=5mW)	0dB 1KHz		-83		dB		
	Crosstalk (L/R)	0dB 1KHz		-86/-86		dB		
	DAC to Earpiece Driver on EAROUTP and EAROUTN(R=16Ω)							
	FScale Output Level	0dB 1KHz		1.0		Vrms		
	SNR(A-weighted)	0dB 1KHz		100		dB		
	THD+N(P0=12mW)	0dB 1KHz		-81		dB		
	DC Offset at load	0dB 1KHz		2		mV		
	DAC to SPK signal on SPKOUTLP and SPKOUTLN(R=10KΩ)							
	FScale Output Level	0dB 1KHz		1.8		Vrms		
	SNR(A-weighted)	0dB 1KHz		102		dB		
	THD+N	0dB 1KHz		-82		dB		
	DC Offset at load	0dB 1KHz		0.7		mV		
	DAC to LINEOUT si	gnal on LINEOUTP and	LINEOUT	N(R=10KΩ	2)			
	FScale Output Level	0dB 1KHz	0.9			Vrms		
	SNR(A-weighted)	0dB 1KHz		98		dB		
	THD+N	0dB 1KHz		-81		dB		
	DC Offset at load	0dB 1KHz		0.5		mV		
ADC Input Path	MIC1 /2/3to ADC via	ADC mixer						
Performance	FScale Input Level	0dB Gain 1KHz		0.5		Vrms		
	SNR(A-weighted)	-1dB 1KHz, 0dB Gain		96		dB		

	Crosstalk (L/R)	-1dB 1KHz	-88/-88	dB
	THD+N(-1dBFS)	-1dB 1KHz	-93	dB
	SNR(A-weighted)	-1dB 1KHz	102	dB
	FScale Input Level	0dB 1KHz	1	Vrms
	<b>AXIIN to Headphon</b>	e via output mixer		
	Crosstalk (L/R)	-1dB 1KHz	-89/-89	dB
	THD+N(-1dBFS)	-1dB 1KHz	-92	dB
	SNR(A-weighted)	-1dB 1KHz	98	dB
	FScale Input Level	0dB 1KHz	1	Vrms
	LINEIN to Headpho	ne via output mixer	· · · · · · · · · · · · · · · · · · ·	
	THD+N	10mV,1KHz, 48dB Gain	-73	dB
	SNR(A-weighted)	10mV,1KHz, 48dB Gain	74	dB
	THD+N	30mV,1KHz, 39dB Gain	-79	dB
	SNR(A-weighted)	30mV,1KHz, 39dB Gain	83	dB
	THD+N	30mV,1KHz, 30dB Gain	-78	dB
	SNR(A-weighted)	30mV,1KHz, 30dB Gain	83	dB
	THD+N	-1dB 1KHz, 0dB Gain	-91	dB
	SNR(A-weighted)	-1dB 1KHz, 0dB Gain	98	dB
Performance	FScale Input Level	0dB Gain 1KHz	0.5	Vrms
Bypass Path	MIC1/2/3 to Headph	one via output mixer	,	·
	Crosstalk (L/R)	1KHz	-88/-88	dB
	THD+N	1KHz	-82	dB
	SNR(A-weighted)	1KHz	92	dB
	FScale Input Level	0dB 1KHz	0.9	Vrms
	AXIIN to ADC via A	ADC mixer		1
	Crosstalk (L/R)	1KHz	-85/-85	dB
	THD+N	1KHz	-85	dB
	SNR(A-weighted)	1KHz	93	dB
	FScale Input Level	0dB 1KHz	0.9	Vrms
	LINEIN to ADC via			
	THD+N	10mV,1KHz, 48dB Gain	-72	dB
	SNR(A-weighted)	10mV,1KHz, 48dB Gain	73	dB
	THD+N	30mV,1KHz, 39dB Gain	-76	dB
	SNR(A-weighted)	30mV,1KHz, 39dB Gain	81	dB
	THD+N	30mV,1KHz, 30dB Gain	-76	dB
	SNR(A-weighted)	30mV,1KHz, 30dB Gain	81	dB
	THD+N	-1dB 1KHz, 0dB Gain	-85	dB

## 10. Typical Power Consumption

Default Test Conditions:

LDOIN=CPVDD=1.5V,AVCC=3.0V,VCC-IO1=VCC-IO2=1.8V,VCC-RTC=3.0V

OPERATING MODE	TEST CONDITIONS	LDOIN	AVCC	VCC-IO1	VCC-IO2	CPVDD	VCC-RTC
RTC only							
LDO enabled XTAL enabled	LDOIN,VCC-RTC supplies, 32.768KHz clock,	1.8V 0uA	3V 0uA	1.8V 0uA	3V 0uA	1.8V 0uA	3V 12uA
Standby	three output enable	ouA	ouA	ouA	OuA	OuA	12uA
LDO enabled	All supplies present,	1.8V	3V	1.8V	3V	1.8V	3V
XTAL enabled	No clocks supply,		62uA	0uA	0uA	0uA	12uA
Music Playback	to Headphone(32 $\Omega$ load)						
AIF1 to DAC to	fs=44.1KHz, SYSCLK=MCLK=24.576MHz, 24bit I2S,Slave mode	1.8V	3V	1.8V	3V	1.8V	3V
HPOUT(stereo)		1.5mA	4.1mA	0.013mA	0mA	2.4mA	12uA
Voice record to A	AIF1						
MIC1 to ADC	fs=44.1KHz, SYSCLK=MCLK=24.576MHz, 24bit I2S,Slave mode	1.8V	3V	1.8V	3V	1.8V	3V
to AIF1(mono)		1.4mA	4.5mA	0.023mA	0mA	0mA	12uA
Analog-Analog V	Analog-Analog Voice Path (eg. Analog Voice call)						
Mic1 to	fs=8 kHz,	1.8V	3V	1.8V	3V	1.8V	3V
Lineout, Linein to Hp,	SYSCLK=MCLK=24.576MHz	0.75mA	4.1mA	0mA	0mA	2.0mA	12uA

## 11. Function Description

#### **11.1. Power**

There are a Power-Reset circuit in AC100 uesed to reset all the circuit and register to a standby state after power up. The Power-Reset circuit make all the supply power need no specific timing. All the supply voltages are illustrated in the below figure.




Figure 5 Power Management

VDD-CORE is 1.2V for audio digital core power generated from LODIN pin, which also can be direct supplied from VDD-CORE pin. VDD-IO1 is digital I/O power for I2S1 and I2S2. VDD-IO2 is digital I/O power for I2S3. AVCC is for analog power. CPVDD for charge pump power. VIO-RTC is RTC digital core power generated from VCC-RTC.

When the AC100 is not working, it need to set the supply properly to prevent power leakage. There are two settings to select. It's best to power off all the supply. The other is to make sure AVCC and CPVDD both power on.

At the setting below, AC100 has the best performance.

LDOIN	VDD_CORE	AVCC	CPVDD	VCC-IO1	VCC-IO2	VCC_RTC	VIO_RTC
1.5~~3.3 V	1.2 V	3 V	1.8 V	1.8/3.3 V	1.8/3.3 V	1.8/3.3 V	1.2 V
Supplied	N/A	Supplied	Supplied	Supplied	Supplied	Supplied	N/A

<sup>\*</sup> VDD\_CORE and VIO\_RTC generated by internal LDO.

#### 11.2. Clock

The system clock(SYSCLK) of AC100 must be 512\*fs(fs=48KHz or 44.1KHz). So the system should arrange the divider to generate 24.576MHz for audio clock series of 48KHz or 22.5792MHz for series of 44.1KHz.

SYSCLK can be selected from I2S1CLK or I2S2CLK which derived from MCLK1, MCLK2 or PLL. MCLK1 and MCLK2 are always provided externally while the PLL reference clock can be select from MCLK1, MCLK2, BCLK1, BCLK2.

I2S1CLK is the reference of the first I2S clocking zone. I2S2CLK is the reference of the second I2S clocking zone. The third I2S only support master mode. Its clocking zone must be synchronized with either of the I2SnCLK(n=1,2). In master mode, LRCK and BCLK are derived internally from I2SnCLK. In slave mode, LRCK and SCLK are supplied externally and BCLK can be used as the PLL input reference.

SYSCLK is the reference of ADC, DAC, DVC, MIXER, AGC and DRC module. If SRC1 or SRC2 is used, SYSCLK must be set by PLL, then the SRCnCLK is auto provided for SRC module. If all the relevant module above is not used, the SYSCLK needn't be configured.

There are also an internal Oscillator to generate a clock signal for direct-path mode. In this mode, the oscillator supply clock to charge pump, adjustment circuit, headphone detect circuite.g... In direct-path case, no external clock need.




Figure 6 Clocking Management

#### 11.3. PLL

A Phase-Locked Loop(PLL) is used to provide a flexible input clock range from 128KHz to 24MHz. The source of the PLL can be set to MCLK1, MCLK2, BCLK1 or BCLK2 by setting register. The PLL output is always used to provide the system clock(SYSCLK) of AUDIO codec when 24.576MHz or 22.5792MHz can not be provided from MCLK.

The PLL transmit formula as below:

FOUT =
$$(FIN * N) / (M * (2K+1));$$
 (N= N\_i + 0.2\*N\_f)

Table 1 clock setting for SYSCLK=24.576 MHz

FIN	M	N K		FOUT
128K	1	576	1	24.576M
192K	1	384	1	24.576M
256K	1	288	1	24.576M
384K	1	192	1	24.576M
			1	24.576M
6M	25	307.2	1	24.576M
13M	42	238.2	1	24.576M
19.2M	25	88.2	1	24.576M

Table 2 clock setting for SYSCLK=22.5792 MHz

FIN	M	N K		FOUT
128K	1	529.2	1	22.5792M
192K	1	352.8	1	22.5792M
256K	1	264.6	1	22.5792M
384K	1	176.4	1	22.5792M
•••	••••		1	22.5792M
6M	38	429	1	22.5789M
13M	19	99	1	22.5789M
19.2M	25	88.2	1	22.5792M

#### 11.4. TWI/RSB Interface

AC100 can support two series control interface protocol for writing to or readback from registers on SCK and SDA pins. One is TWI interface, the other is RSB interface. RSB is top-priority for higher efficiency and lower power consumption.

#### 11.4.1. TWI Interface

TWI is a 2-wire (SCK/SDA) half-duplex serial communication interface, supporting only slave mode. SCK is used for clock and SDA is for data. SCK clock supports up to 400 KHz rate and SDA data is a open drain structure.

A master controller initiates the transmission by sending a "start" signal, which is defined as a high-to-low transition at SDA while SCK is high. The first byte transferred is the slave address. It is a 7-bit chip address followed by a R/W bit. The chip address must be 0011010x. The R/W bit indicates the slave data transfer direction. Once an acknowledge bit is received, the data transfer starts to proceed on a byte-by-byte basis in the direction specified by the R/W bit. The master can terminate the communication by generating a "stop" signal, which is defined as a low-to-high transition at SDA while SCK is high.




Figure 7 TWI Interface

The formats of "write" and "read" instructions are shown in below.




Figure 8 TWI Read and Write

#### 11.4.2. RSB Interface

RSB interface supports a special protocols with a simplified two wire protocol on a push-pull bus. So the transfer speed can be up to 10MHz and the performance will be improved much. AC100 works only in slave mode.

RSB support multi-slaves. It uses CK as clock and uses CD to transmit command and data.the Bus Topology is showed below:




Figure 9 RSB Bus Topology

The start bit marks the beginning of a transaction with the slave device. When CK is high, a change from high to low on CD is defined as a start condition. This start condition notifies the selected device to start a transfer.





Figure 10 Start signal

RSB protocol uses parity bit to check the correction of every byte, The checked object is the 7, 8 or 15 bit in front of the parity bit.



ACK bit is the acknowledgement from device to host, The ACK is active low. When device finds the parity bit is error, it will not send ACK to host, so host can know that an error happens in the transaction.

Set run-time slave address(RTSADDR) command. It is used to set run time slave address(RTSADDR) for different devices in the same system. There are 15 devices in a system at most. The RTSADDR can be selected from the command code set and a device 's RTSADDR can be modified many times by using set run-time slave address command.



Figure 12 RTSADDR command

Read command is used to read data from device. It has byte, half word and word operation. When devices receives the command, they shall check if the command's RTSADDR matches their own RTSADDR. The device's RTSADDR is setted by set run-time slave address (RTSADDR) command.




Figure 13 Read command

Write command is used to write data to the devices. It has byte, half word and word operation. When devices receive the command, they shall check if the command's RTSADDR matches their own RTSADDR. The device's RTSADDR is setted by set run-time slave address (RTSADDR) command.




Figure 14 Write command

#### 11.5. I2S/PCM Interface

There are three I2S/PCM interfaces which can be configured as master mode or slave mode in AC100. The three I2S/PCM interfaces provide flexible connectivity with multiple processors (e.g. Application processor, Baseband processor and Wireless transceiver).

Interface I2S1 and I2S2 can be configured as Master or Slave, the third interface I2S3 operates in Master mode and supports PCM mode only.

In the general case, the digital audio interface uses four pins as below:

BCLK: Bit clock for data synchronization
 LRCK: Left/Right data alignment clock
 SDOUT: output data for ADC data
 SDIN: input data for DAC data

I2S1 and I2S2 audio interface support four different data formats as below. But I2S3 supports PCM short mode only. On the first digital audio interface I2S1, TDM is available for all four farmart and AC100 can use it to transmit or receive up to four channel data on timeslot0 and timeslot1 simultaneously.

- I2S mode
- Left justified mode
- Right justified mode
- PCM short mode




Figure 15 I2S Justified mode




Figure 16 Left Justified mode




Figure 17 Right Justified mode




Figure 18 Pcm mode A(LRCK\_INV=0)




Figure 19 Pcm mode B(LRCK\_INV=1)




Figure 20 Pcm mode A mono(LRCK\_INV=0)




Figure 21 Pcm mode B mono(LRCK\_INV=1)




Figure 22 I2S TDM mode




Figure 23 PCM TDM mode

#### 11.6. Stereo ADC

The stereo ADC is used for recording stereo sound. The sample rate of the stereo ADC can not be independent of DAC sample rate. In other words, the stereo ADC and DAC must work at a same sample rate. The sample rate is configured by the register ADDA\_FS\_I2S1 or ADDA\_FS\_I2S2 depending on which I2SnCLK selected as the system clock(SYSCLK).

In order to save power, the left and right analog ADC part can be enabled/disabled separately by setting register ADC\_APC\_CTRL Bit15 & Bit11. The digital ADC part can be enabled/ disabled by ADC\_DIG\_CTRL Bit15.

The volume control of the stereo ADC is set via register ADC\_APC\_CTRL Bit14:12 & ADC\_APC\_CTRL Bit10:8.

#### 11.7. Stereo DAC

The stereo DAC sample rate is the same as the stereo ADC. The sample rate is configured by the register ADDA\_FS\_I2S1 or ADDA\_FS\_I2S2 depending on which I2SnCLK selected as the system clock(SYSCLK).

In order to save power, the left and right DAC can be enabled/disabled separately by setting register OMIXER\_DACA\_CTRL Bit15:14. The digital DAC part can be enabled/ disabled by DAC\_DIG\_CTRL Bit15.

#### **11.8. Mixer**

The Codec supports three series of mixers for all function requirements:

- 2 channels DAC Output mixers
- 2 channels ADC Record mixers
- Digital mixers

#### 11.8.1. DAC Output Mixers

The output mixer is used to drive analogut output, including headphone, earpiece, speaker, lineout. The following signals can be mixed into the output mixer:

- LINEINL/R
- AXIL/R
- MIC1P/N,MIC2P/N
- Stereo DAC output

#### 11.8.2. ADC Record Mixers

The ADC record mixer is used to mix analog signals as input to the Stereo ADC for recording. The following signals can be mixed into the output mixer:

• LINEINL/R

- AXIL/R
- MIC1P/N,MIC2P/N
- Stereo DAC output

#### 11.8.3. Digital Mixers

The digital mixers are provided for digital audio data mixing on four I2S1 output paths, two I2S2 output paths and two paths to the stereo DAC. It's separately controlled by the register I2S1\_MXR\_SRC, I2S2\_MXR\_SRC and DAC\_MXR\_SRC.




Figure 24 Digital Data Path

### 11.9. Analogue Audio Input Path

The Codec supports five Analogue Audio Input paths:

- LINEINL/R
- AXIL/R
- MIC1P/N,MIC2P/N,MIC3P/N

#### 11.9.1. Microphone Input

MICIN1P/N, MICIN2P/N, MIC3INP/N provide differential input that can be mixed into the ADC record mixer, or DAC output mixer. MICIN is high impedance, low capacitance input suitable for connection to a wide range of differential microphones of different dynamics and sensitive. There are only two microphone pre-amplifiers for the 3 differential microphone inputs. MICIN1P/N are input to the first pre-amplifier, MICIN2P/N & MICIN3P/N are selected to input the 2nd pre-amplifier by the register ADC\_SRCBST\_CTRL bit7. Each microphone preamplifier has a separate enable bit, ADC\_SRCBST\_CTRL Bit15 & Bit11. The gain for each pre-amplifer can be set independently using MIC1BOOST, MIC2BOOST. MBIAS provide reference voltage for electret condenser type(ECM) microphones.




Figure 25 Suggested External Microphone Input

#### 11.9.2. AXIL/R Input

Auxiliary inputs AXIL and AXIR provide 2-channel stereo single-ended input that can be mixed into the DAC output mixer and ADC record mixer. The inputs are high impedance and low capacitance, thus ideally suited to receiving line level signals from external audio equipment or audio FM module.

Both auxiliary inputs include programmable volume level adjustments and ADC input mute. The scheme is illustrated below. Passive RF and active Anti\_Alias filters are also incorporated within the auxiliary inputs. These prevent high frequencies aliasing into the audio band, otherwise degrading performance.

The gain between the AXI inputs and the ADC is logarithmically adjustable from -9dB to 12dB in 1.5dB step by the register AXI\_PREG set. The ADC Full Scale input is 1.0Vrms at AVCC =3.0volts. Any voltage greater than full scale will possibly overload the ADC and cause distortion. Note that the full scale input tracks directly with AVCC.




Figure 26 AXI Input Schematic

#### 11.9.3. LINEINL/R Input

LINEINL/R provide one-channel mono differential input or stereo single-ended input that can be mixed into the ADC record mixer or the stereo output mixer. The inputs are suited to receiving line level signals such as external audio equipment or baseband module.

When the line in input is set as differential signal input LINEINL-LININR to the ADC or to DAC mixer, the line in gain is logarithmically adjustable from -9dB to 12dB in 1.5dB step by the register LINEIN\_DIFF\_PREG set.

### 11.10. Analogue Audio Output Path

The Codec supports five Analogue Audio Output paths:

- HPOUTL/R, HPOUTFB
- SPOLP/N
- SPORP/N
- EAROUTP/N
- LINEOUTP/N

#### 11.10.1. Headphone Output

HPOUTL/R provides two-channel single-ended output to headphone driver. The HPOUTL/R PA input source can be selected from output mixer or directly from DAC by register HPOUT\_CTRL Bit15 & Bit14 set. It also can be muted by register HPOUT\_CTRL Bit13 & Bit12 set. The headphone PA power up or down by register HPOUT\_CTRL Bit11 set.

HPOUTL/R can drive a 16R or 32R headphone load without DC capacitors by using Charge Pump to generate the negative rails. HPOUTFB is the ground loop noise rejection feedback. HBIAS provides reference voltage for electret condenser type(ECM) microphones. Audio jack insert/ button press detection function is also provided through measuring the HBIAS current.




Figure 27 Suggested Headphone Output Application

HPOUTL/R volumes can be independently adjusted under software control using the HP\_VOL[5:0] of the headphone output control registers. The adjustment is logarithmic with an 64dB rang in 1dB step from 0dB to -62dB. The headphone outputs can be muted by writing codes 0x0 to HP\_VOL[5:0] bits.

There are a DC offset cancellation circuit to remove the headphone output DC offset for preventing POP noise in AC100. The function can be enabled or disabled by the register HP\_DCRM\_EN. This bit must be set 0xf before headphone PA enabled, and this bit must be set 0x0 before headphone PA disabled.

A zero cross detect circuit is provided at the input to the headphones under the control of the ZCROSS\_EN bit . Using these controls the volume control values are only updated when the input signal to the gain stage is close to the analogue ground level. This minimizes and audible clicks and zipper noise as the gain values are changed or the device muted.

#### 11.10.2. Earpiece Output

EAROUTP/N provides one differential output to drive handset receiver. The EAROUTP/N input source can be selected from left DAC, right DAC, left output mixer or right output mixer. The earpiece volume

controlled by the register ERPOUT\_CTRL Bit4:0 set. The volume control is logarithmic with an 43.5dB rang in 1.5dB step from -43.5dB to 0dB. The earpiece PA power up or down by register ERPOUT\_CTRL Bit5set.

#### 11.10.3. Speaker Output

SPOLP/N, SPORP/N provides two differential output without internal speaker amplifier. Using external amplifier, a stereo speakers can be implemented. The SPOLP/N input source can be selected from left output mixer or (left+right) output mixer. The SPORP/N input source can be selected from right output mixer or (left+right) output mixer. So in mono speaker application, The best choice for SPOLP/N or SPORP/N input source is selected from (left+right) output mixer avoiding sound loss. The volume control is logarithmic with an 43.5dB rang in 1.5dB step from -43.5dB to 0dB. The left and right speaker output buffer can independently power up or down by register SPKOUT CTRL Bit11 & Bit7 set.

#### **11.10.4.** Line Output

LINEOUTP/N provides one differential BTL output to drive line level signals to external audio equipment or baseband module .The LINEOUTP/N input source can be selected from MIC1 pre-amplifier output, MIC2 pre-amplifier output, left output mixer or right output mixer. The volume control is logarithmic with an 10.5dB rang in 1.5dB step from -4.5dB to 6dB. The LINEOUT output buffer power up or down by register LOUT\_CTRL Bit4 set.

### 11.11. Digital Microphone Interface

AC100 supports a stereo digital micriphone interface. The DMICCLK/ DMICDAT pins are multiplexed on the MIC3P/MIC3N pins. The circuit share decimation filter with audio ADC. And DMICCLK can be output 128fs (fs= ADC sample rate).

Digital Microphone power usually falls between the range 1.6V-3.6V, typical 1.8V. And the Clock frequency is between the the range 1.0MHz-3.25MHz, typical 2.4MHz.

Digital Microphone Block Diagram as below:




Figure 28 Digital Microphone Block Diagram

Digital Microphone timing as below:




Figure 29 Digital Microphone timing

Digital Microphone application as below:




Figure 30 Digital Microphone Application

#### 11.12. Audio Jack Detect

The microphone bias output pin HBIAS provide a low noise reference voltage suitable for biasing electrets type microphones and the associated external resistor biasing network. Hbias is designed to drive headset microphone, and a bias current detect function is provided for external accessory detection by measuring the Hbias current. In some application, it's used to detect the insertion/removal of a aduio jack and the button press. These events will cause a significant change in bias current flow, which can be detected and used to generate a signal to the processor.

When HBIAS current detect is enabled, 5 bit ADC will send out sample data at 16/32/64/128Hz clock rate. Digital logic trigger an interrupt event controlled by register setting when the data is changed.

The digital circuit generate five IRQ signals that can be disabled by register, the data from ADC can be read from register HMIC\_STATUS Bit12:8.

#### IRQ Timing Diagram:




Figure 31 HBIAS Detect IRQ Timing Diagram

### 11.13. Interrupt

The Interrupt circuits in ac100 generate an Interrupt (IRQ) event to enable the detection of audio jack status. The Interrupt pin IRQ\_AUDIO is open-drain. It's usually drives a high level voltage via the external pull-up resistor while it output a low level when the IRQ is active.

It supports the following triggered events illustrated in the figure below:




Figure 32 Interrupt trigger Diagram

### 11.14. Digital Audio Process for ADC

The DAP System Block Diagram For ADC.




Figure 33 ADC DAP System Block

DAP for ADC Data Flow:




Figure 34 ADC DAP Data Flow

#### 11.14.1. High Pass Filter

The High Pass Filter (HPF, -3dB cutoff < 1Hz) remove DC offset from ADC recording data. The HPF can also be bypassed.




Figure 35 HPF Characteristic in DAP

#### 11.14.2. Auto Gain Control

The automatic gain control(AGC) can be enabled in the digital recording path of AC100. It automatically adjusts the ADC recording volume gain to a target volume level.




Figure 36 AGC Response Characteristic

The ADC Digital Part includes automatic gain control (AGC) for ADC recording. AGC can be used to maintain a nominally-constant output level when recording speech. As opposed to manually setting the PGA gain, in the AGC mode, the circuitry automatically adjusts the PGA gain as the input signal becomes overly loud or weak, such as when aperson speaking into a microphone moves closer to or farther from the microphone. The AGC algorithm has several programmable parameters, including target gain, attack and decay time constants, noise threshold, and max PGA applicable, that allow the algorithm to be fine-tuned for any particular application. The algorithm uses the absolute average of the signal (which is the average of the absolute value of the signal) as a measure of the nominal amplitude of the output signal. Because the gain can be changed at the sample interval time, the AGC algorithm operates at the ADC sample rate. The AGC programs to a wide range of attack and decay skew time from 32/fs to  $2^15*32$ .

When noise cancellation used in system, the AGC should be implement by soft because of no hardware noise cancellation. The AGC process should be after noise cancellation process.

#### **♦** The AGC Control Parameters

- •Target level represents the nominal output level at which the AGC attempts to hold the ADC output signal level. The ADC allows programming of different target levels, which can be programmed from –1dB to –30dB relative to a full-scale signal. Because the ADC reacts to the signal absolute average and not to peak levels, it is recommended that the target level be set with enough margins to avoid clipping at the occurrence of loud sounds.
- •Attack skew time determine show quickly the AGC circuitry reduces the PGA gain when the output signal level exceeds the target level due to increase in input signal level. A wide range of attack-time programmability is supported in terms of number of samples (i.e., number of ADC sample-frequency clock cycles).
- •Decay skew time determine show quickly the PGA gain is increased when the output signal level falls below the target level due to reduction in input signal level. A wide range of decay time programmability is supported in terms of number of samples (i.e., number of ADC sample-frequency clock cycles).
- •Noise threshold is a reference level. If the input speech average value falls below the noise threshold, the AGC considers it as asilence and hence brings down the gain to 0dB in steps of 0.5dB every sample period and sets the noise-threshold flag. The gain stay sat 0dB unless the input speech signal average is es above the noise threshold setting. This ensures that noise is not amplified in the absence of speech. Noise threshold level in the AGC algorithm is programmable from –30dB to –90dB of full-scale. This operation includes hysteresis and debounce to avoid the AGC gain from cycling between high gain and 0dB when signals are near the noise threshold level. The noise (or silence) detection feature can be entirely disabled by the user.
- •Max PGA applicable allows the designer to restrict the maximum gain applied by the AGC. This can be used for limiting PGA gain in situations where environmental noise is greater than the programmed noise threshold. Microphone input Max PGA applicable can be programmed from 0dB to 40dB in steps of 0.5dB.
- •Hysteresis, as the name suggests, determines a window around the noise threshold which must be exceeded to detect that the recorded signal is indeed either noise or signal. If initially the energy of the recorded signal is greater than the noise threshold, then the AGC recognizes it as noise only when the energy of the recorded signal falls below the noise threshold by a value given by hysteresis. Similarly, after the recorded signal is recognized as noise, for the AGC to recognize it as a signal, its energy must exceed the noise threshold by a value given by the hysteresis setting. In order to prevent the AGC from jumping between noise and signal states, (which can happen when the energy of recorded signal is close to the noise threshold) a non-zero hysteresis value should be chosen. The hysteresis feature can also be disabled.
- •Debounce time (noise and signal) determines the hysteresis in time domain for noise detection. The AGC continuously calculates the energy of the recorded signal. If the calculated energy is less than the set noise threshold, then the AGC does not increase the input gain to achieve the target level. However, to handle audible artifacts which can occur when the energy of the input signal is close to the noise threshold, the AGC checks if the energy of the recorded signal is less than the noise threshold for a time greater than the noise debounce time. Similarly, the AGC starts increasing the input-signal gain to reach the target level when the calculated energy of the input signal is greater than the noise threshold. Again, to avoid audible

artifacts when the input-signal energy is close to noise threshold, the energy of the input signal must continuously exceed the noise threshold value for the signal-debounce time. If the debounce times are kept small, then audible artifacts can result by rapid enabling and disabling the AGC function. At the same time, if the debounce time is kept too large, then the AGC may take time to respond to changes in levels of input signal swith respect to the noise threshold. Both noise and signal-debouncet ime can be disabled.

#### **♦** The AGC Output Information

•TheAGC noise-threshold flag is a read-only flag indicating that the input signal has levels lower than the noise threshold, and thus is detected as noise (or silence). In such a condition, the AGC applies a gain of 0 dB.

•Gain applied by AGC is a read-only register setting which gives a real-time feed back to the system on the gain applied by the AGC to the recorded signal. This, a long with the target setting, can be used to determine the input signal level. In a steady-state situation TargetLevel (dB) = GainAppliedbyAGC(dB) +Input SignalLevel(dB) When the AGC noise threshold flag is set, then the status of gain applied by AGC is not valid.

•The AGC saturation flag is a read-only flag indicating that the ADC output signal has not reached its target level. However, the AGC is unable to increase the gain further because the required gain is higher than the maximum allowed PGA gain. Such a situation can happen when the input signal has low energy and the noise threshold is also set low. When the AGC noise threshold flag is set, the status of AGC saturation flag should be ignored.

•The ADC saturation flag is a read-only flag indicating an overflow condition in the ADC channel. On overflow, the signal is clipped and distortion results. This typically happens when the AGC target level is kept high and the energy in the input signal increases faster than the attack time.

#### **♦** The AGC signal level detect




Figure 37 AGC Signal level detect

• An AGC low-pass filter is used to help determine the average level of the input signal. This average level is compared to the programmed detection levels in the AGC to provide the correct functionality. This low-pass filter is in the form of a first-order IIR filter. The transfer function of the filter implemented for signal level detection is given by

$$H(z) = \frac{\alpha}{1 - (1 - \alpha)z^{-1}}$$

Where: Coefficient  $\alpha$  (3.24 format) is 26-bit 2s complement and will determine the time window over which average level to be made. The parameter is computed by.

$$\alpha = 1 - e^{-2.2T_S/ta}$$

Default time window is 108.8963 \*Ts.

#### **♦** The AGC Characteristics




Figure 38 AGC Module Characteristic

### 11.15. Digital Audio Process for DAC

The DAP System Block Diagram For DAC.




Figure 39 DAC DAP System Block

DAP for DAC Data Flow:




Figure 40 DAC DAP Data Flow

#### 11.15.1. High Pass Filter

The DAP has individual channel high pass filter that can be enabled and disabled. The filter cutoff frequency is less than 1Hz.

$$H(z) = \frac{1 - z^{-1}}{1 - az^{-1}}$$

#### 11.15.2. Dynamic Range Control

The dynamic range control(DRC) can be enabled in the digital playback path of AC100. It automatically adjusts the wide volume gain to flatten volume level.




Figure 41 DRC Response Characteristic

The DRC supports the main feature below:




Figure 42 DRC Block and Register Control

- Adjustable threshold, offset, and compression levels
- Programmable energy coefficient, attack, and decay time constants
- Transparent compression: Compressors can attack fast enough to avoid apparent clipping before
  engaging, and decay times can be set slow enough to avoid pumping.

#### **◆** DRC parameter setting

Numbers formatted as N.M numbers means that there are N bits to the left of the decimal point including the sign bit and M bits to the right of the decimal point. For example, Numbers formatted 3.24 means that there are 3 bits at the left of the decimal point and 24 bits at the right decimal point.

#### **♦** Energy Filter

The Energy Filter is to estimate of the RMS value of the audio data stream into DRC, and has two parameters, which determine the time window over which RMS to be made. The parameter is computed by

$$\alpha = 1 - e^{-2.2T_S/ta}$$




Figure 43 Energy Filter Structure

#### **♦** Compression Control

This element has three parameters (T, K, O), which are all programmable, and the computation will be explained as below:

#### T parameter (Threshold Parameter Computation)

The threshold is the value that determines the signal to be compressed or not. When the signal's RMS is larger than the threshold, the signal will be compressed. The value of threshold input to the coefficient register is computed by

$$Tin = -\frac{T_{dB}}{6.0206}$$

There,  $T_{dB}$  must less than zero, the positive value is illegal.

For example, it desired to set the T=-30dB, then  $T_{in} = -\frac{-30}{6.0206} = 4.982$ , and the 8.24 format of the Tin is  $0x04FB\_9ED0$ .

#### K parameter (Slope Parameter Computation )

The K is the slope within compression region. For example, a n:1 compression means that an output increase 1dB as RMS input increase n dB. The k input to the coefficient register is computed by

$$k=\frac{1}{n}-1$$

There, n is from 1 to 50, and must be integer.

For example, for n=5, the 
$$k = \frac{1}{5} - 1 = -0.8$$
, and the 3.23 format of the k is  $0x733\_3333$ 

#### O parameter (Offset Parameter Computation)

The O is the offset of the compression static curve. The offset input to the coefficient register is computed by  $O_{in} = 10^{O/20}$ 

There, O is -24dB to 24dB.

For example, it desired to set O=6dB, then  $O_{in} = 10^{6/20} = 1.995$ , and the 5.24 format of the  $O_{in}$  is  $0x1FE\_C982$ .

#### ◆ Gain Smooth Filter

The Gain Smooth Filter is to smooth the gain and control the ratio of gain increase and decrease. The decay time and attack is shown in Figure 5. The structure of the Gain Smooth filter is also the Alpha filter, so the rise time computation is the same as the Energy filter which is

$$\alpha = 1 - e^{-2.2Ts/ta}$$




Figure 44 Smooth Filter Characteristic

#### **11.16. RTC Module**

There are a real time clock(RTC) module in AC100 for calendar usage. The RTC module provides second, minute, hour, weekday, day, month, and year information as well as alarm wakeup. The external 32.768kHz crystal oscillator is need to provide a low power, accurate reference.

The RTC fans out three 32.768 kHz outputs CKO1\_RTC, CKO2\_RTC, and CKO3\_RTC derived from external oscillator, while the source also can be congigured as 4MHz frequency dividing output from ADDA oscillator. The outputs are seperately controlled by register CK32K\_OUT\_CTRLx(x=1,2,3). The first output CKO1\_RTC is push-pull pin connected with AP, the CKO2\_RTC and CKO3\_RTC outputs are open-drain pins for other components such as baseband, or wifi module.

The general purpose registers e0h-efh are used for storing data, since the RTC domain is always power-on.

The block diagram is as below:




Figure 45 RTC Block Dia

# 12. Register List

Register Name	Offset	Description
CHIP_AUDIO_RST	00H	Chip Soft Reset
PLL_CTRL1	02H	PLL Configure Control 1
PLL_CTRL2	03H	PLL Configure Control 2
SYSCLK_CTRL	04H	System Clocking Control
MOD_RST_CTRL	05H	Module Clock Enable Control
ADDA_SR_CTRL	06H	ADDA Sample Rate Configuration
I2S1LCK_CTRL	10H	I2S1 BCLK/LRCK Control
I2S1_SDIN_CTRL	11H	I2S1 SDIN Control
I2S1_SDOUT_CTRL	12H	I2S1 SDOUT Control
I2S1_DIG_MIXER	13H	I2S1 Digital Mixer Control
I2S1_VOL_CTRL1	14H	I2S1 Volume Control 1
I2S1_VOL_CTRL2	15H	I2S1 Volume Control 2
I2S1_VOL_CTRL3	16H	I2S1 Volume Control 3
I2S1_VOL_CTRL4	17H	I2S1 Volume Control 4
I2S1_MXR_GAIN	18H	I2S1 Digital Mixer Gain Control
I2S2_CLK_CTRL	20H	I2S2 BCLK/LRCK Control
I2S2_SDIN_CTRL	21H	I2S2 SDIN Control
I2S2_SDOUT_CTRL	22H	I2S2 SDOUT Control
I2S2_DIG_MIXER	23H	I2S2 Digital Mixer Control
I2S2_VOL_CTRL1	24H	I2S2 Volume Control 1
I2S2_VOL_CTRL2	26H	I2S2 Volume Control 2
I2S2_MXR_GAIN	28H	I2S2 Digital Mixer Gain Control
I2S3_CLK_CTRL	30H	I2S3 BCLK/LRCK Control
I2S3_SDIN_CTRL	31H	I2S3 SDIN Control
I2S3_SDOUT_CTRL	32H	I2S3 SDOUT Control
I2S3_SGP_CTRL	33H	I2S3 Signal Path Control
ADC_DIG_CTRL	40H	ADC Digital Control
TBD		
RTC_CTRL_REG	B0'h	RTC Control Register
RTC_RESET_REG	B1'h	RTC Reset Register
ALM_INT_ENA_REG	B2'h	Alarm Interrupt Enable Register
ALM_INT_STA_REG	B3'h	Alarm Interrupt Status Register
RTC_SEC_REG	B4'h	RTC Seconds Register
RTC_MIN_REG	B5'h	RTC Minutes Register
RTC_HOU_REG	B6'h	RTC Hours Register
RTC_WEE_REG	B7'h	RTC Weekdays Register
RTC_DAY_REG	B8'h	RTC Days Register
RTC_MON_REG	B9'h	RTC Months Register
RTC_YEA_REG	BA'h	RTC Years Register
ALM_SEC_REG	C3'h	Alarm Seconds Register
ALM_MIN_REG	C4'h	Alarm Minutes Register

ALM_HOU_REG	C5'h	Alarm Hours Register
ALM_WEE_REG	C6'h	Alarm Weekdays Register
ALM_DAY_REG	C7'h	Alarm Days Register
ALM_MON_REG	C8'h	Alarm Months Register
ALM_YEA_REG	C9'h	Alarm Years Register
RTC_GP_REGn	D0'h	RTC General Purpose Register $n(n = 0,1,231)$

### 12.1. 00h\_Chip Soft Reset Register

Default:	0x0101		Register Name: CHIP_AUDIO_RST
Bit	Read/Write	Default	Description
15:0	15:0 R/W	0x0101	Writing to this register resets all register to their default state.
13.0	K/W		Reading from this register will indicate device type and version.

### 12.2. 01h\_PLL Configure Control 1 Register

Default: 0x0141			Register Name: PLL_CTRL1
Bit	Read/Write	Default	Description
			DPLL_DAC_BIAS
15:14	R/W	0x0	00: min
			11: max
			PLL_POSTDIV_M
			PLL Post-Divider Factor M
13:8	R/W	0x1	Factor=0, M=64
13.6	K/W	UXI	Factor=1, M=1
			Factor=63, M=63
7	R/W	0x0	Reserved
			Close_loop.
6	R/W	0x1	1: work as a PLL.
			0: work as a free running VCO at a pre-fixed frequency.
			INT
		0x1	Integ[5:0], the loop bandwidth config.
			0: works as free running mode.
5:0	R/W		1: small bandwidth, need more time to lock.
			63: large bandwidth, need less time to lock, but may result in failing.

### 12.3. 02h\_PLL Configure Control 2 Register

Default: 0x0000			Register Name: PLL_CTRL2
Bit	Read/Write	Default	Description
			PLL_EN
			PLL Enable
15	R/W	0x0	0: Disable
			1: Enable
			The PLL output FOUT= $FIN*N/(M*(2K+1))$ , $N=N_i+N_f$ ;
			PLL Locked status
14	R	0x0	0: Not locked or not enabled
			1: Enabled and locked
		0x0	PLL_PREDIV_NI
			PLL Integer Part of Pre-Divider Factor N.
13:4	R/W		Factor=0, N_i=0;
13.4	IV W		Factor=1, N_i=1;
			Factor=1023, N_i=1023;
3	/	/	/
		0x0	PLL_POSTDIV_NF
			PLL Fractional Part of Pre-Divider Factor N.
2:0	R/W		Factor=0, N_f=0*0.2;
2.0	IV, W		Factor=1, N_f=1*0.2;
			Factor=7, N_f=7*0.2;

### 12.4. 03h\_System Clocking Control Register

Default: 0x0000			Register Name: SYSCLK_CTRL
Bit	Read/Write	Default	Description
			PLLCLK_ENA
15	R/W	0x0	PLLCLK Enable
13	IX/ VV	UXU	0: Disable
			1: Enable
14	R/W	0x0	Reserved
			PLLCLK_SRC
			PLL Clock Source Select
13:12	R/W	0x0	00: MCLK1
13.12	IX/ VV	OXO	01: MCLK2
			10: BCLK1
			11: BCLK2
			I2S1CLK_ENA
11	R/W	0x0	I2S1CLK Enable
	IN/ VV		0: Disable
			1: Enable
10	R/W	0x0	Reserved

			I2S1CLK_SRC
			I2S1CLK Source Select
9:8	R/W	0x0	00: MLCK1
			01: MLCK2
			1X: PLL
			I2S2CLK_ENA
7	R/W	0x0	I2S2CLK Enable
'	K/W	UXU	0: Disable
			1: Enable
6	R/W	0x0	Reserved
			I2S2CLK_SRC
			I2S2CLK Source Select
5:4	R/W	0x0	00: MLCK1
			01: MLCK2
			1X: PLL
			SYSCLK_ENA
3	R/W	0x0	SYSCLK Enable
3	K/W	w 0x0	0: Disable
			1: Enable
2:1	R/W	0x0	Reserved
			SYSCLK_SRC
0	R/W	0x0	System Clock Source Select
U	IN/ W	UXU	0: I2S1CLK
			1: I2S2CLK

# 12.5. 04h\_Module Clock Enable Control Register

Default:	Default: 0x0000		Register Name: MOD_CLK_ENA
Bit	Read/Write	Default	Description
			Module clock enable control
			0-Clock disable
			1-Clock enable
			BIT15-I2S1
			BIT14-I2S2
			BIT13-I2S3
			BIT12-Reserved
			BIT11-SRC1
			BIT10-SRC2
15:0	R/W	0x0	BIT9-Reserved
			BIT8-Reserved
			BIT7-HPF & AGC
			BIT6-HPF & DRC
			BIT5-Reserved
			BIT4-Reserved
			BIT3-ADC Digital
			BIT2-DAC Digital
			BIT1-Reserved
			BIT0-Reserved

### 12.6. 05h\_Module Reset Control Register

Default:	Default: 0x0000		Register Name: MOD_RST_CTRL
Bit	Read/Write	Default	Description
			Module reset control
			0-Reset asserted
			1-Reset de-asserted
			BIT15-I2S1
			BIT14-I2S2
			BIT13-I2S3
			BIT12-Reserved
			BIT11-SRC1
			BIT10-SRC2
15:0	R/W	0x0	BIT9-Reserved
			BIT8-Reserved
			BIT7-HPF & AGC
			BIT6-HPF & DRC
			BIT5-Reserved
			BIT4-Reserved
			BIT3-ADC Digital
			BIT2-DAC Digital
			BIT1-Reserved
			BIT0-Reserved

### 12.7. 06h\_ADDA Sample Rate Configuration Register

Default: 0x0000			Register Name: I2S_SR_CTRL
Bit	Read/Write	Default	Description
			ADDA_FS_I2S1
			ADDA Sample Rate synchronised with I2S1 clock zone
			0000: 8KHz
			0001: 11.025KHz
			0010: 12KHz
			0011: 16KHz
15:12	R/W	0x0	0100: 22.05KHz
13.12	IN/ W		0101: 24KHz
			0110: 32KHz
			0111: 44.1KHz
			1000: 48KHz
	l		1001: 96KHz
			1010: 192KHz
			Other: Reserved
			ADDA_FS_I2S2
11:8		0x0	ADDA Sample Rate synchronised with I2S2 clock zone
	R/W		0000: 8KHz
			0001: 11.025KHz
			0010: 12KHz

			0011: 16KHz
			0100: 22.05KHz
			0101: 24KHz
			0110: 32KHz
			0111: 44.1KHz
			1000: 48KHz
			1001: 96KHz
			1010: 192KHz
			Other: Reserved
			SRC1_ENA
			SRC1 Enable. SRC1 Performs sample rate conversion of digital audio
3	R/W	0x0	input to the AW1653.
			0: Disable
			1: Enable
			SRC1_SRC
	D/W	00	From which the input data will come.
2	R/W	0x0	0: I2S1 DAC Timeslot 0
			1: I2S2 DAC
			SRC2_ENA
			SRC2 Enable. SRC2 Performs sample rate conversion of digital audio
1	R/W	0x0	output from the AW1653.
			0: Disable
			1: Enable
			SRC2_SRC
	D/W		To which the converted data will be output.
0	R/W	0x0	0: I2S1 ADC Timeslot 0
			1: I2S2 ADC

# 12.8. 10h\_I2S1 BCLK/LRCK Control Register

Default: 0x0000			Register Name: I2S1LCK_CTRL
Bit	Read/Write	Default	Description
			I2S1_MSTR_MOD
15	R/W	0x0	I2S1 Audio Interface mode select
13	K/W	UXU	0 = Master mode
			1 = Slave mode
			I2S1_BCLK_INV
14	R/W		I2S1 BCLK Polarity
14	K/W	0x0	0: Normal
			1: Inverted
		0x0	I2S1_LRCK_INV
13	R/W		I2S1 LRCK Polarity
13	K/W		0: Normal
			1: Inverted
			I2S1_BCLK_DIV
12:9	R/W	0x0	Select the I2S1CLK/BCLK1 ratio
12.9			0000: I2S1CLK/1
			0001: I2S1CLK/2

			0010: I2S1CLK/4
			0011: I2S1CLK/6
			0100: I2S1CLK/8
			0101: I2S1CLK/12
			0110: I2S1CLK/16
			0111: I2S1CLK/24
			1000: I2S1CLK/32
			1001: I2S1CLK/48
			1010: I2S1CLK/64
			1011: I2S1CLK/96
			1100: I2S1CLK/128
			1101: I2S1CLK/192
			1110: Reserved
			1111: Reserved
			I2S1_LRCK_DIV
			Select the BCLK1/LRCK ratio
			000: 16
0.6	D/W		001: 32
8:6	R/W	0x0	010: 64
			011: 128
			100: 256
			1xx: Reserved
			I2S1_WORD_SIZ
			I2S1 digital interface word size
5.4	D/W	00	00: 8bit
5:4	R/W	0x0	01: 16bit
			10: 20bit
			11: 24bit
			I2S1_DATA_FMT
		0x0	I2S digital interface data format
2.2	D/W		00: I2S mode
3:2	R/W		01: Left mode
			10: Right mode
			11: DSP mode
			DSP_MONO_PCM
1	D/W	00	DSP Mono mode select
1	R/W	0x0	0: Stereo mode select
			1: Mono mode select
		0x0	I2S1_TDMM_ENA
	R/W		I2S1 TDM Mode enable
0			0: Disable
			1: Enable
	i .		

# 12.9. 11h\_I2S1 SDOUT Control Register

Default: 0x0000			Register Name: I2S1_SDOUT_CTRL
Bit	Read/Write	Default	Description
15	R/W	0x0	I2S1_ADCL0_ENA

			I2S1 ADC Timeslot 0 left channel enable
			0: Disable
			1: Enable
			I2S1_ADCR0_ENA
14	R/W	0x0	I2S1 ADC Timeslot 0 right channel enable
			0: Disable
			1: Enable
			I2S1_ADCL1_ENA
13	R/W	0x0	I2S1 ADC Timeslot 1 left channel enable
		ONO	0: Disable
			1: Enable
			I2S1_ADCR1_ENA
12	D/W/	00	I2S1 ADC Timeslot 1 right channel enable
12	R/W	0x0	0: Disable
			1: Enable
			I2S1_ADCL0_SRC
			I2S1 ADC Timeslot 0 left channel data source select
			00: I2S1_ADCL0
11:10	R/W	0x0	01: I2S1 ADCR0
			10: (I2S1_ADCL0+ I2S1_ADCR0)
			11: (I2S1_ADCL0+ I2S1_ADCR0)/2
			I2S1_ADCR0_SRC
			I2S1 ADC Timeslot 0 right channel data source select
			00: I2S1_ADCR0
9:8	R/W	0x0	01: I2S1_ADCL0
			10: (I2S1_ADCL0+I2S1_ADCR0)
			11: (I2S1_ADCL0+I2S1_ADCR0)/2
			12S1_ADCL1_SRC
			12S1 ADC Timeslot 1 left channel data source select
7:6	R/W	0x0	00: I2S1_ADCL1
			01: I2S1_ADCR1
			10: (I2S1_ADCL1+I2S1_ADCR1)
			11: (I2S1_ADCL1+I2S1_ADCR1)/2
			I2S1_ADCR1_SRC
			I2S1 ADC Timeslot 1 right channel data source select
5:4	R/W	0x0	00: I2S1_ADCR1
3.4	10 **	OAO	01: I2S1_ADC1L
			10: (I2S1_ADCL1+I2S1_ADCR1)
			11: (I2S1_ADCL1+I2S1_ADCR1)/2
			I2S1_ADCP_ENA
	D /W		I2S1 ADC Companding enable(8-bit mode only)
3	R/W	0x0	0: Disable
			1: Enable
			I2S1_ADCP_SEL
		0x0	I2S1ADC Companding mode select
2	R/W		0: A-law
			1: u-law
1:0	R/W	0x0	I2S1 SLOT SIZ
1.0	IX/ VV	UAU	1201_0LO1_01L

Select the slot size(only in TDM mode)
00: 8
01: 16
10: 32
11: Reserved

### 12.10. 12h\_I2S1 SDIN Control Register

Default: 0x0000			Register Name: I2S1_SDIN_CTRL
Bit	Bit Read/Write Default		Description
			I2S1_DACL0_ENA
1.5	R/W	00	I2S1 DAC Timeslot 0 left channel enable
15	K/W	0x0	0: Disable
			1: Enable
			I2S1_DACR0_ENA
1.4	R/W	0x0	I2S1 DAC Timeslot 0 right channel enable
14	K/W	UXU	0: Disable
			1: Enable
			I2S1_DACL1_ENA
12	R/W	0.0	I2S1 DAC Timeslot 1 left channel enable
13	IX/ W	0x0	0: Disable
			1: Enable
			I2S1_DACR1_ENA
12	R/W	0.0	I2S1 DAC Timeslot 1 right channel enable
12	K/W	0x0	0: Disable
			1: Enable
			I2S1_DACL0_SRC
			I2S1 DAC Timeslot 0 left channel data source select
11:10	R/W	0x0	00: I2S1_DACL0
11.10	K/W	UXU	01: I2S1_DACR0
			10: (I2S1_DACL0+I2S1_DACR0)
			11: (I2S1_DACL0+I2S1_DACR0)/2
			I2S1_DACR0_SRC
			I2S1 DAC Timeslot 0 right channel data source select
9:8	R/W	0.0	00: I2S1_DACR0
9.0	K/W	0x0	01: I2S1_DACL0
			10: (I2S1_DACL0+I2S1_DACR0)
			11: (I2S1_DACL0+I2S1_DACR0)/2
			I2S1_DACL1_SRC
			I2S1 DAC Timeslot 1 left channel data source select
7.6	R/W	0.0	00: I2S1_DACL1
7:6	K/W	0x0	01: I2S1_DACR1
			10: (I2S1_DACL1+I2S1_DACR1)
			11: (I2S1_DACL1+I2S1_DACR1)/2
			I2S1_DACR1_SRC
5.4	R/W	0x0	I2S1 DAC Timeslot 1 right channel data source select
5:4			00: I2S1 DACR1
			01: I2S1 DACL1

			10: (I2S1 DACL1+I2S1 DACR1)
			11: (I2S1 DACL1+I2S1 DACR1)/2
			I2S1_DACP_ENA
	D/W	00	I2S1 DAC Companding enable(8-bit mode only)
3	R/W	0x0	00: Disable
			01: Enable
		0x0	I2S1_DACP_SEL
	D/W		I2S1 DAC Companding mode select
2	R/W		0: A-law
			1: u-law
1	R/W	0x0	Reserved
		0x0	I2S1_LOOP_ENA
	D/W		I2S1 loopback enable
0	R/W		0: No loopback
			1: Loopback(SDOUT1 data output to SDOUT1 data input)

# 12.11. 13h\_I2S1 Digital Mixer Source Select Register

Default: 0x0000			Register Name: I2S1_MXR_SRC
Bit	Read/Write	Default	Description
			I2S1_ADCL0_MXL_SRC
			I2S1 ADC Timeslot 0 left channel mixer source select
			0: Disable 1: Enable
15:12	R/W	0x0	Bit15: I2S1_DA0L data
			Bit14: I2S2_DACL data
			Bit13: ADCL data
			Bit12: I2S2_DACR data
			I2S1_ADCR0_MXR_SRC
			I2S1 ADC Timeslot 0 right channel mixer source select
			0: Disable 1: Enable
11:8	R/W	0x0	Bit11: I2S1_DA0R data
			Bit10: I2S2_DACR data
			Bit9: ADCR data
			Bit8: I2S2_DACL data
			I2S1_ADCL1_MXR_SRC
			I2S1 ADC Timeslot 1 left channel mixer source select
7:6	R/W	0x0	0: Disable 1: Enable
			Bit7: I2S2_DACL data
			Bit6: ADCL data
5:4	R/W	0x0	Reserved
			I2S1_ADCR1_MXR_SRC
			I2S1 ADC Timeslot 1 right channel mixer source select
3:2	R/W	0x0	0: Disable 1: Enable
			Bit3: I2S2_DACR data
			Bit2: ADCR data
1:0	R/W	0x0	Reserved

### 12.12. 14h\_I2S1 Volume Control 1 Register

Default:	0xA0A0		Register Name: I2S1_VOL_CTRL1
Bit	Read/Write	Default	Description
			I2S1_ADCL0_VOL
			I2S1 ADC Timeslot 0 left channel volume
			(-119.25dB To 71.25dB, 0.75dB/Step)
			0x00: Mute
			0x01: -119.25dB
15:8	R/W	0xA0	
			0x9F = -0.75dB
			0xA0 = 0dB
			0xA1 = 0.75dB
			0xFF = 71.25dB
			I2S1_ADCR0_VOL
			I2S1 ADC Timeslot 0 right channel volume
			(-119.25dB To 71.25dB, 0.75dB/Step)
			0x00: Mute
			0x01: -119.25dB
7:0	R/W	0xA0	
			0x9F = -0.75dB
			0xA0 = 0dB
			0xA1 = 0.75dB
			0xFF = 71.25dB

# 12.13. 15h\_I2S1 Volume Control 2 Register

Default: 0xA0A0			Register Name: I2S1_VOL_CTRL2
Bit	Read/Write	Default	Description
			I2S1_ADCL1_VOL
			I2S1 ADC Timeslot 1 left channel volume
			(-119.25dB To 71.25dB, 0.75dB/Step)
			0x00: Mute
			0x01: -119.25dB
15:8	R/W	0xA0	
			0x9F = -0.75dB
			0xA0 = 0dB
			0xA1 = 0.75dB
			0xFF = 71.25dB
			I2S1_ADCR1_VOL
		0xA0	I2S1 ADC Timeslot 1 right channel volume
7:0	R/W		(-119.25dB To 71.25dB, 0.75dB/Step)
			0x00: Mute
			0x01: -119.25dB

	0x9F = -0.75dB
	0xA0 = 0dB
	0xA1 = 0.75dB
	0xFF = 71.25dB

# 12.14. 16h\_I2S1 Volume Control 3 Register

Default: 0xA0A0			Register Name: I2S1_VOL_CTRL3
Bit	Read/Write	Default	Description
			I2S1_DACL0_VOL
			I2S1 DAC Timeslot 0 left channel volume
			(-119.25dB To 71.25dB, 0.75dB/Step)
			0x00: Mute
			0x01: -119.25dB
15:8	R/W	0xA0	
			0x9F = -0.75dB
			0xA0 = 0dB
			0xA1 = 0.75dB
			0xFF = 71.25dB
			I2S1_DACR0_VOL
			I2S1 DAC Timeslot 0 right channel volume
			(-119.25dB To 71.25dB, 0.75dB/Step)
			0x00: Mute
			0x01: -119.25dB
7:0	R/W	0xA0	
			0x9F = -0.75dB
			0xA0 = 0dB
			0xA1 = 0.75dB
			0xFF = 71.25dB

### 12.15. 17h\_I2S1 Volume Control 4 Register

Default: 0xA0A0			Register Name: I2S1_VOL_CTRL4
Bit	Read/Write	Default	Description
			I2S1_DACL1_VOL
			I2S1 DAC Timeslot 1 left channel volume
			(-119.25dB To 71.25dB, 0.75dB/Step)
	R/W	0xA0	0x00: Mute
15:8			0x01: -119.25dB
13.8		UXAU	
			0x9F = -0.75dB
			0xA0 = 0dB
			0xA1 = 0.75dB

			0xFF = 71.25dB
			I2S1_DACR1_VOL
			I2S1 DAC Timeslot 1 right channel volume
			(-119.25dB To 71.25dB, 0.75dB/Step)
			0x00: Mute
			0x01: -119.25dB
7:0	R/W	0xA0	
			0x9F = -0.75dB
			0xA0 = 0dB
			0xA1 = 0.75dB
			0xFF = 71.25dB

### 12.16. 18h\_I2S1 Digital Mixer Gain Control Register

Default: 0x0000			Register Name: I2S1_MXR_GAIN
Bit	Read/Write	Default	Description
			I2S1_ADCL0_MXR_GAIN
			I2S1 ADC Timeslot 0 left channel mixer gain control
			0: 0dB 1: -6dB
15:12	R/W	0x0	Bit15: I2S1_DA0L data
			Bit14: I2S2_DACL data
			Bit13: ADCL data
			Bit12: I2S2_DACR data
			I2S1_ADCR0_MXR_GAIN
			I2S1 ADC Timeslot 0 right channel mixer gain control
		0x0	0: 0dB 1: -6dB
11:8	R/W		Bit11: I2S1_DA0R data
			Bit10: I2S2_DACR data
			Bit9: ADCR data
			Bit8: I2S2_DACL data
			I2S1_ADCL1_MXR_GAIN
			I2S1 ADC Timeslot 1 left channel mixer gain control
7:6	R/W	0x0	0: 0dB 1: -6dB
			Bit7: I2S2_DACL data
			Bit6: ADCL data
5:4	R/W	0x0	Reserved
			I2S1_ADCR1_MXR_GAIN
			I2S1 ADC Timeslot 1 right channel mixer gain control
3:2	R/W	0x0	0: 0dB 1: -6dB
			Bit3: I2S2_DACR data
			Bit2: ADCR data
1:0	R/W	0x0	Reserved

### 12.17. 20h\_I2S2 BCLK/LRCK Control Register

Default: 0x0000	Register Name: I2S2_CLK_CTRL
-----------------	------------------------------

Bit	Read/Write	Default	Description
			I2S2_MSTR_MOD
1.5	D/W	Ox0	I2S2 Audio Interface mode select
Bit  15  14  13  12:9	R/W		0 = Master mode
			1 = Slave mode
			I2S2 BCLK INV
15 14 13 12:9			I2S2 BCLK Polarity
14	R/W	0x0	0: Normal
			1: Inverted
			I2S2_LRCK_INV
	R/W	0x0	I2S2 LRCK Polarity
13			0: Normal
			1: Inverted
			I2S2 BCLK DIV
			Select the I2S2CLK/BCLK2 ratio
			0000: I2S2CLK/1
			0001: I2S2CLK/2
			0010: I2S2CLK/4
			0011: I2S2CLK/6
			0100: I2S2CLK/8
			0101: I2S2CLK/12
			0110: I2S2CLK/16
12:9	R/W	0x0	0111: I2S2CLK/24
			1000: I2S2CLK/32
			1001: I2S2CLK/48
			1010: I2S2CLK/64
			1011: I2S2CLK/96
			1100: I2S2CLK/128
			1101: I2S2CLK/192
			1110: Reserved
			1111: Reserved
			I2S2_LRCK_DIV
		0x0	Select the BCLK2/LRCK2 ratio
	R/W		000: 16
0.6			001: 32
8:6			010: 64
			011: 128
			100: 256
			1xx: Reserved
	R/W	0x0	I2S2_WORD_SIZ
5:4			I2S2 digital interface world length
			00: 8bit
			01: 16bit
			10: 20bit
			11: 24bit
			I2S2_DATA_FMT
3:2	R/W	0x0	I2S digital interface data format
			00: I2S mode
	•		

			01: Left mode
			10: Right mode
			11: DSP mode
1	R/W	0x0	I2S2_MONO_PCM
			I2S2 Mono PCM mode select
			0: Stereo mode select
			1: Mono mode select
0	R/W	0x0	Reserved

# 12.18. 21h\_I2S2 SDOUT Control Register

Default: 0x0000			Register Name: I2S2_SDOUT_CTRL
Bit	Read/Write	Default	Description
	R/W		I2S2_ADCL_EN
1.5		0x0	I2S2 ADC left channel enable
15			0: Disable
			1: Enable
			I2S2_ADCR_EN
14	R/W		I2S2 ADC right channel enable
14	IN/ W	0x0	0: Disable
			1: Enable
13:12	R/W	0x0	Reserved
			I2S2_ADCL_SRC
			I2S2 ADC left channel data source select
11:10	R/W	0x0	00: I2S2_ADCL
11.10	IN/ W	UXU	01: I2S2_ADCR
			10: (I2S2_ADCL+I2S2_ADCR)
			11: (I2S2_ADCL+I2S2_ADCR)/2
			I2S2_ADCR_SRC
			I2S2 ADC right channel data source select
9:8	R/W	0x0	00: I2S2_ADCR
7.0	K/ W	UXU	01: I2S2_ADCL
			10: (I2S2_ADCL+I2S2_ADCR)
			11: (I2S2_ADCL+I2S2_ADCR)/2
7:4	R/W	0x0	Reserved
	R/W	0x0	I2S2_ADCP_ENA
3			I2S2 ADC Companding enable(8-bit mode only)
5			00: Disable
			01: Enable
	R/W	0x0	I2S2_ADCP_SEL
2			I2S2 ADC Companding mode select
_			0: A-law
			1: u-law
1:0	/	/	

# 12.19. 22h\_I2S2 SDIN Control Register

Default: 0x0000			Register Name: I2S2_SDIN_CTRL
Bit	Read/Write	Default	Description
			I2S2_DACL_ENA
1.5	D/W	00	I2S2 DAC left channel enable
15	R/W	0x0	0: Disable
			1: Enable
			I2S2_DACR_ENA
1.4	D /III		I2S2 DAC right channel enable
14	R/W	0x0	0: Disable
			1: Enable
13:12	R/W	0x0	Reserved
			I2S2_DACL_SRC
			I2S2 DAC left channel data source select
11.10	D/W	00	00: I2S2_DACL
11:10	R/W	0x0	01: I2S2_DACR
			10: (I2S2_DACL+I2S2_DACR)
			11: (I2S2_DACL+I2S2_DACR)/2
			I2S2_DACR_SRC
			I2S2 DAC right channel data source select
0.0	R/W		00: I2S2_DACR
9:8	K/W	0x0	01: I2S2_DACL
			10: (I2S2_DACL+I2S2_DACR)
			11: (I2S2_DACL+I2S2_DACR)/2
7:4	R/W	0x0	Reserved
	R/W	0x0	I2S2_DACP_ENA
3			I2S2 DAC Companding enable(8-bit mode only)
3			00: Disable
			01: Enable
	R/W	0x0	I2S2_DACP_SEL
2			I2S2 DAC Companding mode select
			0: A-law
			1: u-law
1	R/W	0x0	Reserved
	R/W	0x0	I2S2_LOOP_EN
0			I2S2 loopback enable
0			0: No loopback
			1: Loopback(SDOUT2 data output to SDOUT2 data input)

## 12.20. 23h\_I2S2 Digital Mixer Source Select Register

Default: 0x0000			Register Name: I2S2_MXR_SRC
Bit	Read/Write	Default	Description
			I2S2_ADCL_MXR_SRC
			I2S2 ADC left channel mixer source select
			0: Disable 1:Enable
15:12	R/W	0x0	Bit15: I2S1_DA0L data
			Bit14: I2S1_DA1L data
			Bit13: I2S2_DACR data
			Bit12: ADCL data
			I2S2_ADCR_MXR_SRC
			I2S2 ADC right channel mixer source select
			0: Disable 1:Enable
11:8	R/W	0x0	Bit11: I2S1_DA0R data
			Bit10: I2S1_DA1R data
			Bit9: I2S2_DACL data
			Bit8: ADCR data
7:0	R/W	0x0	Reserved

## 12.21. 24h\_I2S2 Volume Control 1 Register

Default:	0xA0A0		Register Name: I2S2_VOL_CTRL1
Bit	Read/Write	Default	Description
			I2S2_ADCL_VOL
			I2S2 ADC left channel volume
			(-119.25dB To 71.25dB, 0.75dB/Step)
			0x00: Mute
			0x01: -119.25dB
15:8	R/W	0xA0	
			0x9F = -0.75dB
			0xA0 = 0dB
			0xA1 = 0.75dB
			0xFF = 71.25dB
			I2S2_ADCR_VOL
			I2S2 ADC right channel volume
			(-119.25dB To 71.25dB, 0.75dB/Step)
			0x00: Mute
			0x01: -119.25dB
7:0	R/W	0xA0	
			0x9F = -0.75dB
			0xA0 = 0dB
			0xA1 = 0.75dB
			0xFF = 71.25dB

## 12.22. 26h\_I2S2 Volume Control 2 Register

Default:	0xA0A0		Register Name: I2S2_VOL_CTRL2
Bit	Read/Write	Default	Description
			I2S2_DACL_VOL
			I2S2 DAC left channel volume
			(-119.25dB To 71.25dB, 0.75dB/Step)
			0x00: Mute
			0x01: -119.25dB
15:8	R/W	0xA0	
			0x9F = -0.75dB
			0xA0 = 0dB
			0xA1 = 0.75dB
			0xFF = 71.25dB
			I2S2_DACR_VOL
			I2S2 DAC right channel volume
			(-119.25dB To 71.25dB, 0.75dB/Step)
			0x00: Mute
			0x01: -119.25dB
7:0	R/W	0xA0	
			0x9F = -0.75dB
			0xA0 = 0dB
			0xA1 = 0.75dB
			0xFF = 71.25dB

# 12.23. 28h\_I2S2 Digital Mixer Gain Control Register

Default: 0x0000			Register Name: I2S2_MXR_GAIN
Bit	Read/Write	Default	Description
			I2S2_ADCL_MXR_GAIN
			I2S2 ADC left channel mixer gain control
			0: 0dB 1: -6dB
15:12	R/W	0x0	Bit15: I2S1_DA0L data
			Bit14: I2S1_DA1L data
			Bit13: I2S2_DACR data
			Bit12: ADCL data
			I2S2_ADCR_MXR_GAIN
			I2S2 ADC right channel mixer gain control
			0: 0dB 1: -6dB
11:8	R/W	0x0	Bit11: I2S1_DA0R data
			Bit10: I2S1_DA1R data
			Bit9: I2S2_DACL data
			Bit8: ADCR data
7:0	R/W	0x0	Reserved

### 12.24. 30h\_I2S3 BCLK/LRCK Control Register

Default: 0x0000			Register Name: I2S3_CLK_CTRL
Bit	Read/Write	Default	Description
15	R/W	0x0	Reserved
			I2S3_BCLK_INV
14	R/W	0x0	I2S3 BCLK Polarity
14	IN/ W	UXU	0: Normal
			1: Inverted
			I2S3_LRCK_INV
13	R/W	0x0	I2S3 LRCK Polarity
13	IN/ W	UXU	0: Normal
			1: Inverted
12:6	R/W	0x0	Reserved
			I2S3_WORD_SIZ
			I2S3 digital interface world length
5:4	R/W	0x0	00: 8bit
3.4	IX/ W	0x0	01: 16bit
			10: 20bit
			11: 24bit
3:2	R/W	0x0	Reserved
			I2S3_CLOC_SRC
			I2S3 BCLK/LRCK source control
1:0	R/W	0x0	0: BCLK/LRCK Come from I2S1
1.0	IV/ W	OXO	1: BCLK/LRCK Come from I2S2
			2: BCLK/LRCK is generated by I2S3, and the source clock is I2S1CLK
			3: Reserved

## 12.25. 31h\_I2S3 SDOUT Control Register

Default	:: 0x0000		Register Name: I2S3_SDOUT_CTRL
Bit	Read/Write	Default	Description
15:4	R/W	0x0	Reserved
			I2S3_ADCP_ENA
3	R/W	00	I2S3 ADC Companding enable
3	K/W	0x0	00: Disable
			01: Enable
		0x0	I2S3_ADCP_SEL
2	R/W		I2S3 ADC Companding mode select
2	IN/ W		0: A-law
			1: u-law
1:0	R/W	0x0	Reserved

#### 12.26. 32h\_I2S3 SDIN Control Register

Default: 0x0000			Register Name: I2S3_SDIN_CTRL
Bit	Read/Write	Default	Description

15:4	R/W	0x0	Reserved
			I2S3_DACP_ENA
3	R/W	0x0	I2S3 DAC Companding enable(8-bit mode only)
3	K/W	UXU	00: Disable
			01: Enable
			I2S3_DACP_SEL
2	R/W	0x0	I2S3 DAC Companding mode select
2	IX/ W	UXU	00: u-law
			01: A-law
1	R/W	0x0	Reserved
			I2S3_LOOP_ENA
0	R/W	0x0	I2S3 loopback enable
0	IN/ W	UXU	0: No loopback
			1: Loopback(SDOUT3 data output to SDOUT3 data input)

## 12.27. 33h\_I2S3 Signal Path Control Register

Default:	0x0000		Register Name: I2S3_SGP_CTRL
Bit	Read/Write	Default	Description
15:12	R/W	0x0	Reserved
			I2S3_ADC_SRC
			I2S3 PCM output source select
11.10	D/W/	00	00: None
11:10	R/W	0x0	01: I2S2_ADCL
			10: I2S2_ADCR
			11: Reserved
	R/W	0x0	I2S2_DAC_SRC
			I2S2 DAC input source select
9:8			00: (I2S2_ADCL+ I2S2_ADCR)
9.0			01: Left input from I2S3_DAC; Right input from I2S2_ADCR
			10: Left input from I2S2_ADCL; Right input from I2S3_DAC
			11: Reserved
7:0	R/W	0x0	Reserved

## 12.28. 40h\_ADC Digital Control Register

Default: 0x0000			Register Name: ADC_DIG_CTRL
Bit	Read/Write	Default	Description
			ENAD
1.5	R/W	0x0	ADC Digital part enable
15	K/W		0: Disable
			1: Enable
		0x0	ENDM
14	R/W		Digital microphone enable
14	IN/ W		0: Analog ADC mode
			1: Digital microphone mode
13	R/W	0x0	ADFIR32

			Enable 32-tap FIR filter
			0: 64-tap
			1: 32-tap
12:4	R/W	0x0	Reserved
			ADOUT_DTS
		0x0	ADC Delay Time For transmitting data after ENAD
3:2	R/W		00:5ms
3.2	K/ W		01:10ms
			10:20ms
			11:30ms
			ADOUT_DLY
1	R/W	0x0	ADC Delay Function enable for transmitting data after ENAD
1	K/W		0: Disable
			1: Enable
0	R/W	0x0	Reserved

## 12.29. 41h\_ADC Volume Control Register

Default	: 0xA0A0		Register Name: ADC_VOL_CTRL
Bit	Read/Write	Default	Description
			ADC_VOL_L
			ADC left channel volume
			(-119.25dB To 71.25dB, 0.75dB/Step)
			0x00: Mute
			0x01: -119.25dB
15:8	R/W	0xA0	
			0x9F = -0.75dB
			0xA0 = 0dB
			0xA1 = 0.75dB
			0xFF = 71.25dB
			ADC_VOL_R
			ADC left channel volume
			(-119.25dB To 71.25dB, 0.75dB/Step)
			0x00: Mute
			0x01: -119.25dB
7:0	R/W	0xA0	
			0x9F = -0.75dB
			0xA0 = 0dB
			0xA1 = 0.75dB
			0xFF = 71.25dB

## 12.30. 44h\_HMIC Control 1 Register

Default: 0x0000			Register Name: HMIC_CTRL1
Bit	Read/Write	Default	Description

15.10	D/W/		HMIC_M
15:12	R/W	0x0	debounce when Key down or key up
11.0	D/III	0.0	HMIC_N
11:8	R/W	0x0	debounce when earphone plug in or pull out
			HMIC_DATA_IRQ_MODE
	D/W	00	Hmic Data Irq Mode Select
7	R/W	0x0	0: Hmic data irq once after key down
			1: Hmic data irq from key down, util key up
			HMIC_TH1_HYSTERESIS
			Hmic Hysteresis Threshold1
6:5	R/W	0x0	00: no Hysteresis
0.3	K/W	UXU	01: Pull Out when Data <= (Hmic_th2-1)
			10: Pull Out when Data <= (Hmic_th2-2)
			11: Pull Out when Data <= (Hmic_th2-3)
		0x0	HMIC_PULLOUT_IRQ_EN
4	R/W		Hmic Earphone Pull out Irq Enable
			00: disable 11: enable
		0x0	HMIC_PLUGIN_IRQ_EN
3	R/W		Hmic Earphone Plug in Irq Enable
			00: disable 11: enable
			HMIC_KEYUP_IRQ_EN
2	R/W	0x0	Hmic Key Up Irq Enable
			00: disable 11: enable
			HMIC_KEYDOWN_IRQ_EN
1	R/W	0x0	Hmic Key Down Irq Enable
			00: disable 11: enable
			HMIC_DATA_IRQ_EN
0	R/W	0x0	Hmic Data Irq Enable
			0: disable 1: enable

## 12.31. 45h\_HMIC Control 2 Register

Default: (	Default: 0x0000		Register Name: HMIC_CTRL2
Bit	Read/Write	Default	Description
			HMIC_SAMPLE_SELECT
			Down Sample Setting Select
15:14	R/W	0x0	00: Down by 1, 128Hz
13.14	K/W	UXU	01: Down by 2, 64Hz
			10: Down by 4, 32Hz
			11: Down by 8, 16Hz
		0x0	HMIC_TH2_HYSTERESIS
13	R/W		Hmic Hysteresis Threshold2
13			0: no Hysteresis
			1: Key Up when Data <= (Hmic_th2-1)
12:8	R/W	0x0	HMIC_TH2
12.0			Hmic_th2 for detecting Key down or Key up.
7:6	R/W	0x0	HMIC_SF

			Hmic Smooth Filter setting
			00: by pass
			01: (x1+x2)/2
			10: (x1+x2+x3+x4)/4
			11: (x1+x2+x3+x4+ x5+x6+x7+x8)/8
			KEYUP_CLEAR
5	R/W	0x0	Key Up Irq Pending bit auto clear when Key Down Irq
			0: don't clear 1: auto clear
4.0	D/W/	00	HMIC_TH1
4:0	R/W	0x0	Hmic_th1[4:0], detecting eraphone plug in or pull out.

# 12.32. 46h\_HMIC Status Register

Default:	0x0000		Register Name: HMIC_STATUS
Bit	Read/Write	Default	Description
15:13	R/W	0x0	Reserved
12.0	D	0.0	HMIC_DATA
12:8	R	0x0	HMIC Average Data
7:5	R/W	0x0	Reserved
			HMIC_PULLOUT_PENDING
4	R/W	00	Hmic Earphone Pull out Irq pending bit, write 1 to clear
4	IN/ W	0x0	0: No Pending Interrupt
			1: Pull out Irq Pending Interrupt
			HMIC_PLUGIN_PENDING
3	R/W	0x0	Hmic Earphone Plug in Irq pending bit, write 1 to clear
3	IN/ W	UXU	0: No Pending Interrupt
			1: Plug in Irq Pending Interrupt
			HMIC_KEYUP_PENDING
2	R/W	0x0	Hmic Key Up Irq pending bit, write 1 to clear
2	IV W	UXU	0: No Pending Interrupt
			1: Key up Irq Pending Interrupt
			HMIC_KEYDOWN_PENDING
1	R/W	0x0	Hmic Key Down Irq pending bit, write 1 to clear
1	IV/ VV		0: No Pending Interrupt
			1: Key down Irq Pending Interrupt
			HMIC_DATA_PENDING
0	R/W	0x0	Hmic Data Irq pending bit, write 1 to clear
	K/W	UXU	0: No Pending Interrupt
			1: Data Irq Pending Interrupt

## 12.33. 48h\_DAC Digital Control Register

Default: 0x0000			Register Name: DAC_DIG_CTRL
Bit	Read/Write	Default	Description
			ENDA.
15	R/W	0x0	DAC Digital Part Enable
			0: Disabe

			1: Enable
			ENHPF
14	R/W	0x0	HPF Function Enable
14	IN/ W	UXU	0: Enable
			1: Disable
			DAFIR32
13	R/W	0x0	Enable 32-tap FIR filter
13	IX/ VV		0: 64-tap
			1: 32-tap
12	R/W	0x0	Reserved
		0x0	MODQU
11:8	R/W		Internal DAC Quantization Levels
11.0	IN/ W		Levels=[7*(21+MODQU[3:0])]/128
			Default levels=7*21/128=1.15
7:0	R/W	0x0	Reserved

## 12.34. 49h\_DAC Volume Control Register

Defaul	t: 0xA0A0		Register Name: DAC_VOL_CTRL
Bit	Read/Write	Default	Description
			DAC_VOL_L
			DAC left channel volume
			(-119.25dB To 71.25dB, 0.75dB/Step)
			0x00: Mute
			0x01: -119.25dB
15:8	R/W	0xA0	
			0x9F = -0.75dB
			0xA0 = 0dB
			0xA1 = 0.75dB
			0xFF = 71.25dB
			DAC_VOL_R
			DAC right channel volume
			(-119.25dB To 71.25dB, 0.75dB/Step)
			0x00: Mute
			0x01: -119.25dB
7:0	R/W	0xA0	
			0x9F = -0.75dB
			0xA0 = 0dB
			0xA1 = 0.75dB
			0xFF = 71.25dB

## 12.35. 4ch\_DAC Digital Mixer Source Select Register

Default: 0x0000			Register Name: DAC_MXR_SRC
Bit	Read/Write	Default	Description

			DACL_MXR_SRC
			DAC left channel mixer source select
			0: Disable 1:Enable
15:12	R/W	0x0	Bit15: I2S1_DA0L
			Bit14: I2S1_DA1L
			Bit13: I2S2_DACL
			Bit12: ADCL
			DACR_MXR_SRC
			DAC right channel mixer source select
			0: Disable 1:Enable
11:8	R/W	0x0	Bit11: I2S1_DA0R
			Bit10: I2S1_DA1R
			Bit9: I2S2_DACR
			Bit8: ADCR
7:0	R/W	0x0	Reserved

## 12.36. 4dh\_DAC Digital Mixer Gain Control Register

Default:	Default: 0x0000		Register Name: DAC_MXR_GAIN
Bit	Read/Write	Default	Description
			DACL_MXR_GAIN
			DAC left channel mixer gain control
			0: 0dB 1: -6dB
15:12	R/W	0x0	Bit15: I2S1_DA0L
			Bit14: I2S1_DA1L
			Bit13: I2S2_DACL
			Bit12: ADCL
			DACR_MXR_GAIN
			DAC right channel mixer gain control
			0: 0dB 1: -6dB
11:8	R/W	0x0	Bit11: I2S1_DA0R
			Bit10: I2S1_DA1R
			Bit9: I2S2_DACR
			Bit8: ADCR
7:0	R/W	0x0	Reserved

### 12.37. 50h\_ADC Analog Control Register

Default:0x3340			Register Name: ADC_APC_CTRL
Bit	R/W	Default	Description
			ADCREN
15	R/W	0x0	ADC Right channel Enable
			0: Disable; 1: Enable
			ADCRG
14:12	R/W	0x3	ADC Right channel input Gain control
			From -4.5dB to 6dB, 1.5dB/step, default is 0dB
11	R/W	0x0	ADCLEN

			ADC Left channel Enable
			0: Disable; 1: Enable
			ADCLG
10:8	R/W	0x3	ADC Left channel input Gain control
			From -4.5dB to 6dB, 1.5dB/step, default is 0dB
			MBIASEN
7	R/W	0x0	Master microphone BIAS Enable
			0: Disable; 1: Enable
			MMIC_BIAS_CHOPPER_EN
6	R/W	0x1	Main MICrophone BIAS chopper Enable
			0: Disable; 1: Enable
			MMIC_BIAS_CHOPPER_CKS
		0x0	Main MICrophone BIAS chopper Clock select
5:4	R/W		00: 250k
3.4	K/W		01: 500k
			10: 1Meg
			11: 2Meg
3	/	/	/
			HBIASMOD
2	R/W	0x0	HBIAS&ADC working mode
2	IN/ W	UXU	0: HBIAS is enabled only when with load
			1: HBIAS is enabled when HBIASEN write 1
			HBIASEN
1	R/W	0x0	Headset microphone BIAS Enable
			0: Disable; 1: Enable
			HBIASADCEN
0	R/W	0x0	Headset microphone BIAS Current sensor & ADC Enable
			0: Disable; 1: Enable

# 12.38. 51h\_ADC Source Select Register

Default:0x0000			Register Name: ADC_SRC
Bit	R/W	Default	Description
15:14	/	/	
			RADC_MIXMUTE
			Right ADC Mixer Mute Control:
			0: Mute; 1:On
		Bit 13: MIC1 Boost stage Bit 12: MIC2 Boost stage Bit 11: LINEINL-LINEINR Bit 10: LINEINR Bit 9: AUXINR Bit 8: Right output mixer Bit 7: Left output mixer	Bit 13: MIC1 Boost stage
13:7	R/W		Bit 12: MIC2 Boost stage
13.7			Bit 11: LINEINL-LINEINR
			Bit 10: LINEINR
			Bit 9: AUXINR
			Bit 8: Right output mixer
			Bit 7: Left output mixer
		V 0x0	LADC_MIXMUTE
6:0	R/W		Left ADC Mixer Mute Control:
0.0			0: Mute; 1:On
			Bit 6: MIC1 Boost stage

	Bit 5: MIC2 Boost stage
	Bit 4: LINEINL-LINEINR
	Bit 3: LINEINL
	Bit 2: AUXINL
	Bit 1: Left output mixer
	Bit 0: Right output mixer

### 12.39. 52h\_ADC Source Boost Control Register

Default:	0x4444		Register Name: ADC_SRCBST_CTRL
Bit	R/W	Default	Description
			MIC1AMPEN
15	R/W	0x0	MIC1 boost AMPlifier ENable
			0: Disable; 1: Enable
			MIC1BOOST
14:12	R/W	0x4	MIC1 boost amplifier Gain control
			0dB when 000, and from 30dB to 48dB when 001 to 111
			MIC2AMPEN
11	R/W	0x0	MIC2 boost AMPlifier ENable
			0: Disable; 1: Enable
			MIC2BOOST
10:8	R/W	0x4	MIC2 boost amplifier Gain control
			0dB when 000, and from 30dB to 48dB when 001 to 111
			MIC2SLT
7	R/W	0x0	MIC2 Source select
			0: MIC2; 1: MIC3
			LINEIN_DIFF_PREG
6:4	R/W	0x4	LINEINL-LINEINR differential signal pre-amplifier gain control
			-12dB to 9dB, 3dB/step, default is 0dB
3	/	/	
			AXI_PREG
2:0	R/W	0x4	AXI pre-amplifier gain control
			-12dB to 9dB, 3dB/step, default is 0dB

## 12.40. 53h\_Output Mixer & DAC Analog Control Register

Default:	0x0f80		Register Name: OMIXER_DACA_CTRL
Bit	R/W	Default	Description
			DACAREN
15	R/W	00	Internal DAC Analog Right channel Enable
13	K/W	0x0	0:Disable
			1:Enable
			DACALEN
14	D/W	0x0	Internal DAC Analog Left channel Enable
14	R/W		0:Disable
			1:Enable
13	R/W	0x0	RMIXEN

			Right Analog Output Mixer Enable
			0:Disable
			1:Enable
			LMIXEN
12	R/W	0x0	Left Analog Output Mixer Enable
1.2	IV/ W	UXU	0:Disable
			1:Enable
	R/W	0xf	HP_DCRM_EN
			Headphone DC offset remove function enable
			0:Disable
11:9			1:Enable
			To remove the headphone buffer DC offset, this bit must be set 0xf before
			headphone PA enabled, and this bit must be set 0x0 before headphone PA
			disabled
7:0	R/W	0x80	Reserved

## 12.41. 54h\_Output Mixer Source Select Register

Default:0x0000			Register Name: OMIXER_SR
Bit	R/W	Default	Description
15:14	/	/	/
			RMIXMUTE
			Right Output Mixer Mute Control
			0-Mute, 1-On
			Bit 13: MIC1 Boost stage
13:7	R/W	0x0	Bit 12: MIC2 Boost stage
13.7	IX/ VV	OXO	Bit 11: LINEINL-LINEINR
			Bit 10: LINEINR
			Bit 9: AUXINR
			Bit 8: DACR
			Bit 7: DACL
			LMIXMUTE
			Left Output Mixer Mute Control
			0-Mute, 1-On
			Bit 6: MIC1 Boost stage
6:0	R/W	0x0	Bit 5: MIC2 Boost stage
0.0	I TO VV		Bit 4: LINEINL-LINEINR
			Bit 3: LINEINL
			Bit 2: AUXINL
			Bit 1: DACL
			Bit 0: DACR

## 12.42. 55h\_Output Mixer Source Boost Register

Default:0x56DB			Register Name: OMIXER_BST1_CTRL
Bit	R/W	Default	Description
15:14	R/W	01	HBIASSEL
13.14	K/W	0x1	HMICBIAS voltage level select

			00: 1.88V
			01: 2.09V
			10: 2.33V
			11: 2.50V
			MBIASSEL
			MMICBIAS voltage level select
12.12	D/W	01	00: 1.88V
13:12	R/W	0x1	01: 2.09V
			10: 2.33V
			11: 2.50V
			AXG
11:9	R/W	0x3	AXin to L or R output mixer Gain control
			From -4.5dB to 6dB, 1.5dB/step, default is 0dB
			MIC1G
8:6	R/W	0x3	MIC1 to L or R output mixer Gain Control
			From -4.5dB to 6dB, 1.5dB/step, default is 0dB
			MIC2G
5:3	R/W	0x3	MIC2 to L or R output mixer Gain Control
			From -4.5dB to 6dB, 1.5dB/step, default is 0dB
			LINEING
2:0	R/W	0x3	LINEINL/R to L/R output mixer Gain Control
			From -4.5dB to 6dB, 1.5dB/step, default is 0dB

# 12.43. 56h\_Headphone Output Control Register

Default:0x0001			Register Name: HPOUT_CTRL
Bit	R/W	Default	Description
15	R/W	0x0	RHPS
			Right Headphone Power Amplifier (PA) Input Source Select
			0: DACR
			1: Right Analog Mixer
14	R/W	0x0	LHPS
			Left Headphone Power Amplifier (PA) Input Source Select
			0: DACL
			1: Left Analog Mixer
13	R/W	0x0	RHPPA_MUTE
			All input source to Right Headphone PA mute, including Right Output mixer
			and Internal DACR:
			0:Mute, 1: On
12	R/W	0x0	LHPPA_MUTE
			All input source to Left Headphone PA mute, including Left Output mixer and
			Internal DACL:
			0:Mute, 1: On
11	R/W	0x0	HPPA_EN
			Right & Left Headphone Power Amplifier Enable
			0: Disable
			1: Enable
10	/	/	/

9:4	R/W	0x0	HP_VOL
			Headphone Volume Control, (HPVOL): Total 64 level, from 0dB to -62dB,
			1dB/step, mute when 000000
			HPPA_DEL
	R/W	0x0	Headphone delay time when start up
3:2			00: 4ms
3.2			01: 8ms
			10: 16ms
			11: 32ms
			HPPA_IS
1:0	R/W	0x1	Headphone PA output stage current select
			00 is minimum, 11 is maximum

# 12.44. 57h\_Earpiece Output Control Register

Default	:0x8200		Register Name: ERPOUT_CTRL
Bit	R/W	Default	Description
15	R/W	0x1	Reserved
14:12	R/W	0x0	/
			EAR_RAMP_TIME
			Earpiece ramp time select
12:11	R/W	0x0	00: 256ms
12.11	K/W	UXU	01: 512ms
			10: 640ms
			11: 768ms
			ESPA_OUT_CURRENT
10:9	R/W	0x1	Earpiece output stage current set
			00 is minimum, 11 is maximum
8:7	R/W	0x0	ESPSR
			Earpiece input source select
			00: DACR
			01: DACL
			10: Right Analog Mixer
			11: Left Analog Mixer
6	R/W	0x0	ESPPA_MUTE
			All input source to Earpiece PA mute, including Left Output mixer and
			Internal DACL:
			0:Mute, 1: On
5	R/W	0x0	ESPPA_EN
			Earpiece Power Amplifier Enable
			0: Disable
			1: Enable
4:0	R/W	0x0	ESP_VOL
			Earpiece Volume Control, Total 31 level, from 0dB to -43.5dB, 1.5dB/step,
			mute when 00000 & 00001

## 12.45. 58h\_Speaker Output Control Register

Default	Default:0x0880		Register Name: SPKOUT_CTRL
Bit	R/W	Default	Description
15:13	R/W	0x0	Reserved
			RSPKS
12	R/W	0x0	Right speaker input source select
12	K/W	UXU	0: MIXR
			1: MIXL+MIXR
			RSPKINVEN
11	R/W	0x1	Right speaker negative output enable
			0: Disable; 1: Enable
10	/	/	
			RSPK_EN
9	R/W	0x0	Right Speaker Enable
			0: Disable; 1: Enable
			LSPKS
8	R/W	0x0	Left speaker input source select
0	IX/ W	UXU	0: MIXL
			1: MIXL+MIXR
			LSPKINVEN
7	R/W	0x1	Left speaker negative output enable
			0: Disable; 1: Enable
6	/	/	/
			LSPK_EN
5	R/W	0x0	Left Speaker Enable
			0: Disable; 1: Enable
			SPK_VOL
4:0	R/W	0x0	Right & Left speaker VOLume control
			Total 31 level, from 0dB to -43.5dB, 1.5db/step, mute when 00000&00001

## 12.46. 59h\_Lineout Control Register

Default	t:0x8060		Register Name: LOUT_CTRL	
Bit	R/W	Default	Description	
15:8	R/W	0x80	Reservd	
			LINEOUTG	
7:5	R/W	0x3	Line out Gain Control	
			From -4.5dB to 6dB, 1.5dB/step, default is 0dB	
	R/W	0x0	LINEOUTEN	
4			Line out Enable	
			0: disable 1: enable	
			LINEOUTS0	
3	R/W	0x0	MIC1 Boost stage to Line out mute	
			0: Mute, 1: On	
2	R/W	0x0	LINEOUTS1	
			MIC2 Boost stage to Line out mute	

			0: Mute, 1: On	
LINEOUTS2			LINEOUTS2	
1	R/W	0x0	Right Output mixer to Line out mute	
			0: Mute, 1: On	
	R/W	0x0	LINEOUTS3	
0 Left Output mixer to Line out mute		Left Output mixer to Line out mute		
			0: Mute, 1: On	

#### 12.47. 80h\_ADC DAP Left Status Register

Default: 0x0000			Register Name: AC_ADC_DAPLSTA
Bit	Read/Write	Default	Description
15:10	R	0x0	Reserved
9	R	0x0	Left AGC saturation flag
8	R	0x0	Left AGC noise-threshold flag
7:0	R	0x0	Left Gain applied by AGC  (7.1 format 2s complement(-20dB – 40dB), 0.5B/ step)  0x50: 40dB  0x4F: 39.5dB   0x00: 00dB  0xFF: -0.5dB

## 12.48. 81h\_ADC DAP Right Status Register

0000		Register Name: AC_ADC_DAPRSTA
Read/Write	Default	Description
R	0x0	Reserved
R	0x0	Right AGC saturation flag
R	0x0	Right AGC noise-threshold flag
R	0x0	Right Gain applied by AGC  (7.1 format 2s complement(-20dB – 40dB), 0.5dB /step)  0x50: 40dB  0x4F: 39.5dB   0x00: 00dB  0xFF: -0.5dB
	R R R	R 0x0 R 0x0 R 0x0

## 12.49. 82h\_ADC DAP Left Channel Control Register

Default: 0x0000			Register Name: AC_ADC_DAPLCTRL
Bit	Read/Write	Default	Description
15	R/W	0x0	Reserved
14	R/W	0x0	Left AGC enable
14	K/W		0: disable 1: enable
12	R/W	0x0	Left HPF enable
13	K/W		0: disable 1: enable

1.2	D/W		Left Noise detect enable
12	R/W	0x0	0: disable 1: enable
11:10	R/W	0x0	Reserved
			Left Hysteresis setting
			00: 1dB
9:8	R/W	0x0	01: 2dB
			10: 4dB
			11: disable;
			Left Noise debounce time
			0000: disable
			0001: 4/fs
7:4	R/W	0x0	0010: 8/fs
			1111: 16*4096/fs
			$T=2^{(N+1)}/fs$ , except N=0
			Left Signal debounce time
			0000: disable
			0001: 4/fs
3:0	R/W	0x0	0010: 8/fs
			1111: 16*4096/fs
			$T=2^{(N+1)}/fs$ , except N=0

## 12.50. 83h\_ADC DAP Right Channel Control Register

Default: 0x	0000		Register Name: AC_ADC_DAPRCTRL
Bit	Read/Write	Default	Description
15	R/W	0x0	Reserved
14	R/W		Right AGC enable
14	K/W	0x0	0: disable 1: enable
13	R/W	0x0	Right HPF enable
13	K/W	UXU	0: disable 1: enable
12	R/W	0x0	Right Noise detect enable
12	K/W	UXU	0: disable 1: enable
11:10	R/W	0x0	Reserved
		0x0	Right Hysteresis setting
			00: 1dB
9: 8	R/W		01: 2dB
			10: 4dB
			11: disable
		0x0	Right Noise debounce time
			0000: disable
			0001: 4/fs
7: 4	R/W		0010: 8/fs
			1111: 16*4096/fs
			$T=2^{(N+1)}/fs$ ,except N=0

			Right Signal debounce time 0000: disable
			0001: 4/fs
3: 0	R/W	0x0	0010: 8/fs
			1111: 16*4096/fs
			$T=2^{(N+1)}/fs$ , except N=0

#### 12.51. 84h\_ADC DAP Left Target Level Register

Default: 0x2C28			Register Name: AC_ADC_DAPLTL
Bit	Read/Write	Default	Description
15:14	/	/	/
13:8	R/W	0x2C	Left channel target level setting(-1dB30dB).(6.0format 2s
13.6	IX/ W	(-20dB)	complement)
7.0	D/W	0x28	Left channel max gain setting(0-40dB).(7.1 format 2s
7:0	R/W	(20dB)	complement)

#### 12.52. 85h\_ADC DAP Right Target Level Register

Default: 0x2C28			Register Name: AC_ADC_DAPRTL
Bit	Read/Write	Default	Description
15:14	/	/	1
13:8	R/W	0.20(.20.1D)	Right channel target level setting(-1dB30dB).(6.0format
13.8	K/W	0x2C(-20dB)	2s complement)
7.0	D/W	029(20 ID)	Right channel max gain setting (0-40dB). (7.1format 2s
7:0	R/W	0x28(20dB)	complement)

### 12.53. 86h\_ADC DAP Left High Average Coef Register

Default: 0x0005			Register Name: AC_ADC_DAPLHAC
Bit	Read/Write	Default	Description
15:11	/	/	/
10:0	R/W	0x0005	Left channel output signal average level coefficient setting(the coefficient [reg86[10:0],reg87] is 3.24 format 2s complement)

#### 12.54. 87h\_ADC DAP Left Low Average Coef Register

Default: 0x1EB8			Register Name: AC_ADC_DAPLLAC
Bit	Read/Write	Default	Description
15:0		0x1EB8	Left channel output signal average level coefficient
	R/W 0x1EE		setting(the coefficient [reg86[10:0],reg87] is 3.24 format 2s
			complement)

#### 12.55. 88h\_ADC DAP Right High Average Coef Register

Default: 0x0005	Register Name: AC ADC DAPRHAC

Bit	Read/Write	Default	Description
15:11	/	/	/
10:0	R/W	0x0005	Right channel output signal average level coefficient setting(the coefficient [reg88[10:0],reg89] is 3.24 format 2s complement)

#### 12.56. 89h\_ADC DAP Right Low Average Coef Register

Default: 0x1EB8			Register Name: AC_ADC_DAPRLAC
Bit	Read/Write	Default	Description
15:0	R/W	0x1EB8	Right channel output signal average level coefficient setting(the coefficient [reg88[10:0],reg89] is 3.24 format 2s complement)

#### 12.57. 8ah\_ADC DAP Left Decay Time Register

Default:	0x001F		Register Name: AC_ADC_DAPLDT
Bit	Read/Write	Default	Description
15	/	/	/
			Left decay time coefficient setting
			0000: 1x32/fs
14:0			0001: 2x32/fs
	D /W/	0x001F	
	R/W	(32x32fs)	7FFF: 2 <sup>15</sup> x32/fs
			T=(n+1)*32/fs
			When the gain increases, the actual gain will increase 0.5dB at
			every decay time.

### 12.58. 8bh\_ADC DAP Left Attack Time Register

Default: 0x0000			Register Name: AC_ADC_DAPLAT
Bit	Read/Write	Default	Description
15	/	/	/
14:0	R/W	0x0000	Left attack time coefficient setting 0000: 1x32/fs 0001: 2x32/fs 7FFF: 2 <sup>15</sup> x32/fs T=(n+1)*32/fs When the gain decreases, the actual gain will decrease 0.5dB at every attack time.

#### 12.59. 8ch\_ADC DAP Right Decay Time Register

Default: 0x001F			Register Name: AC_ADC_DAPRDT
Bit	Read/Write	Default	Description
15	/	/	/
14:0	R/W	0x001F	Right decay time coefficient setting

	(32x32fs)	0000: 1x32/fs
		0001: 2x32/fs
		7FFF: 2 <sup>15</sup> x32/fs
		T=(n+1)*32/fs
		When the gain increases, the actual gain will increase 0.5dB at
		every decay time.

## 12.60. 8dh\_ADC DAP Right Attack Time Register

Default: 0	Default: 0x0000		Register Name: AC_ADC_DAPRAT
Bit	Read/Write	Default	Description
15	/	/	/
14:0	R/W	0x0000	Right attack time coefficient setting 0000: 1x32/fs 0001: 2x32/fs 7FFF: 2 <sup>15</sup> x32/fs T=(n+1)*32/fs When the gain decreases, the actual gain will decrease 0.5dB at every attack time.

## 12.61. 8eh\_ADC DAP Noise Threshold Register

Default: 0x1E1E			Register Name:AC_ADC_DAPNTH
Bit	Read/Write	Default	Description
15:13	/	/	/
			Left channel noise threshold setting.
			0x00: -30dB
			0x01: -32dB
12.0	D/W	0x1E	0x02: -34dB
12:8	R/W	(-90dB)	
			0x1D: -88dB
			0x1E: -90dB
			0x1F: -90dB(the same as 0x1E)
7:5	/	/	/
			Right channel noise threshold setting(-9030dB).
			0x00: -30dB
			0x01: -32dB
4:0	R/W	0.15(00.15)	0x02: -34dB
4.0	K/W	0x1E(-90dB)	
			0x1D: -88dB
			0x1E: -90dB
			0x1F: -90dB(the same as 0x1E

#### 12.62. 8fh\_ADC DAP Left Input Signal High Average Coef Register

Default: 0x0005			Register Name: AC_ADC_DAPLHNAC
Bit	Read/Write	Default	Description
15:11	/	/	/
10:0	R/W	0x0005	Left input signal average filter coefficient to check noise or not(the coefficient [reg8f[10:0],reg90] is 3.24 format 2s complement), always the same as the left output signal average filter's.

#### 12.63. 90h\_ADC DAP Left Input Signal Low Average Coef Register

Default: 0x1EB8			Register Name: AC_ADC_DAPLLNAC
Bit	Read/Write	Default	Description
15:0	R/W	0x0005	Left input signal average filter coefficient to check noise or not(the coefficient [reg8f[10:0],reg90] is 3.24 format 2s complement) always the same as the left output signal average filter's

#### 12.64. 91h\_ADC DAP Right Input Signal High Average Coef Register

Default: 0x0005			Register Name: AC_ADC_DAPRHNAC
Bit	Read/Write	Default	Description
15:11	/	/	/
10:0	R/W	0x0005	Right input signal average filter coefficient to check noise or not(the coefficient [reg91[10:0],reg92] is 3.24 format 2s complement), always the same as the right output signal average filter's

#### 12.65. 92h\_ADC DAP Right Input Signal Low Average Coef Register

Default: 0x1EB8			Register Name: AC_ADC_DAPRLNAC
Bit	Read/Write	Default	Description
15:0	R/W	0x1EB8	Right input signal average filter coefficient to check noise or not(the coefficient [reg91[10:0],reg92] is 3.24 format 2s complement), always the same as the right output signal average filter's

#### 12.66. 93h\_ADC DAP High HPF Coef Register

Default: 0x00FF			Register Name: AC_DAPHHPFC
Bit	Read/Write	Default	Description
15:11	/	/	/
10:0	0:0 R/W 0x00FF	HPF coefficient setting(the coefficient [reg93[10:0],reg14] is	
10.0	IC/ VV	OXOOTT	3.24 format 2s complement)

### 12.67. 94h\_ADC DAP Low HPF Coef Register

Default: 0xFAC1			Register Name: AC_DAPLHPFC
Bit	Read/Write	Default	Description
15:0	R/W	0xFAC1	HPF coefficient setting(the coefficient [reg93[10:0],reg14] is 3.24 format 2s complement)

### 12.68. 95h\_ADC DAP Optimum Register

Default: 0	)x0000		Register Name: AC_DAPOPT
Bit	Read/Write	Default	Description
15:11	/	/	/
			Left energy default value setting(include the input and output)
10	R/W	0	0: min
			1: max
			Left channel gain hystersis setting.
			The different between target level and the signal level must
			larger than the hystersis when the gain change.
9:8	R/W	00	00: 0.4375db
			01: 0.9375db
			10: 1.9375db
			11: 3db
7:6	/	/	1
			The input signal average filter coefficient setting
5	R/W	0	0: is the [reg8f[10:0], reg90] and [reg91[1:0], reg92];
			1: is the [reg86[10:0], reg87] and [reg88[1:0], reg89];
			AGC output when the channel in noise state
4	R/W	0	0: output is zero
			1: output is the input data
3	/	/	/
			Right energy default value setting(include the input and output)
2	R/W	0	0: min
			1: max
			Right channel gain hystersis setting.
			The different between target level and the signal level must
			larger than the hystersis when the gain change.
1:0	R/W	00	00: 0.4375db
			01: 0.9375db
			10: 1.9375db
			11: 3db

#### 12.69. a0h\_DAC DAP Control Register

Default: 0x0000			Register Name: AC_DAC_DAPCTRL
Bit	Read/Write	Default	Description
15:3	/	/	/
2	R/W	0	DRC enable control

			0: disable 1: enable
1	R/W	0	Left channel HPF enable control 0: disable 1: enable
0	R/W	0	Right channel HPF enable control 0: disable 1: enable

#### 12.70. a1h\_DAC DAP High HPF Coef Register

Default: 0x00FF			Register Name: AC_DAC_DAPHHPFC
Bit	Read/Write	Default	Description
15:11	/	/	/
10.0	10:0 R/W 0	0xFF	HPF coefficient setting(the coefficient [reg a1[10:0], reg a2] is
10:0			3.24 format 2s complement)

#### 12.71. a2h\_DAC DAP Low HPF Coef Register

Default: 0xFAC1			Register Name: AC_DAC_DAPLHPFC
Bit	Read/Write	Default	Description
15:0	R/W	0xFAC1	HPF coefficient setting(the coefficient [reg a1[10:0], reg a2] is
15:0			3.24 format 2s complement)

#### 12.72. a3h\_DAC DAP Left High Energy Average Coef Register

Default: 0x0100			Register Name: AC_DAC_DAPLHAVC
Bit	Read/Write	Default	Description
15:11	/	/	/
10:0	R/W	0x0100	Left channel energy average filter coefficient setting(the coefficient [reg a3[10:0], reg a4] is 3.24 format 2s complement)

#### 12.73. a4h\_DAC DAP Left Low Energy Average Coef Register

Default: 0x0000			Register Name: AC_DAC_DAPLLAVC
Bit	Read/Write	Default	Description
15:0	R/W	0x0000	Left channel energy average filter coefficient setting(the coefficient [rega3[10:0],rega4] is 3.24 format 2s complement)

#### 12.74. a5h\_DAC DAP Right High Energy Average Coef Register

Default: 0x0100			Register Name: AC_DAC_DAPRHAVC
Bit	Read/Write	Default	Description
15:11	/	/	/
10:0	R/W	0x0100	Right channel energy average filter coefficient setting(the coefficient [reg a5[10:0], reg a6] is 3.24 format 2s complement)

## 12.75. a6h\_DAC DAP Right Low Energy Average Coef Register

Default: 0x0000	Register Name: AC_DAC_DAPRLAVC
-----------------	--------------------------------

Bit	Read/Write	Default	Description
1.5.0 D/W	0.0000	Right channel energy average filter coefficient setting(the	
13.0	15:0 R/W	0x0000	coefficient [reg a5[10:0],reg a6] is 3.24 format 2s complement)

#### 12.76. a7h\_DAC DAP High Gain Decay Time Coef Register

Default: 0x0100			Register Name: AC_DAC_DAPHGDEC
Bit	Read/Write	Default	Description
15:11	/	/	/
10:0	R/W	0x0100	Gain smooth filter decay time coefficient setting(the coefficient [reg a7[10:0], reg a8] is 3.24 format 2s complement)

#### 12.77. a8h\_DAC DAP Low Gain Decay Time Coef Register

Default: 0x0000			Register Name: AC_DAC_DAPLGDEC
Bit	Read/Write	Default	Description
15:0	R/W	0x0000	Gain smooth filter decay time coefficient setting(the coefficient
			[reg a7[10:0], reg a8] is 3.24 format 2s complement)

#### 12.78. a9h\_DAC DAP High Gain Attack Time Coef Register

Default: 0x0100			Register Name: AC_DAC_DAPHGATC
Bit	Read/Write	Default	Description
15:11	/	/	/
10.0	0.0 D/III	0.0100	Gain smooth filter attack time coefficient setting(the coefficient
10:0 R/W	0x0100	[reg a9[10:0], reg aa] is 3.24 format 2s complement)	

#### 12.79. aah\_DAC DAP Low Gain Decay Time Coef Register

Default: 0x0000			Register Name: AC_DAC_DAPLGATC
Bit	Read/Write	Default	Description
15:0 R/W	0x0000	Gain smooth filter attack time coefficient setting(the coefficient	
13.0	IC/ VV	000000	[reg a9[10:0], reg aa] is 3.24 format 2s complement)

#### 12.80. abh\_DAC DAP High Energy Threshold Register

Default: 0x04FB			Register Name: AC_DAC_DAPHETHD
Bit	Read/Write	Default	Description
15:0	R/W	0x04FB	The DRC Energy compress threshold parameter T setting(the T = [reg ab, reg ac] is 8.24 format 2s complement)

#### 12.81. ach\_DAC DAP Low Energy Threshold Register

Default: 0x9ED0			Register Name: AC_DAC_DAPLETHD
Bit	Read/Write	Default	Description
15:0	R/W	0x9ED0	The DRC Energy compress threshold parameter T setting(the T = [reg ab, reg ac] is 8.24 format 2s complement)

#### 12.82. adh\_DAC DAP High Gain K Parameter Register

Default: 0x0780			Register Name: AC_DAC_DAPHGKPA
Bit	Read/Write	Default	Description
15:11	/	/	/
10:0	R/W	0x0780	The DRC gain curve slope k parameter setting(the $K = [reg ad[10:0], reg ae]$ is 3.24 format 2s complement)

#### 12.83. aeh\_DAC DAP Low Gain K Parameter Register

Default: 0x0000			Register Name: AC_DAC_DAPLGKPA
Bit	Read/Write	Default	Description
15:0	R/W 0x0	0x0000	The DRC gain curve slope k parameter setting(the K = [reg
13.0 R/W	UXUUUU	ad[10:0], reg ae] is 3.24 format 2s complement)	

#### 12.84. afh\_DAC DAP High Gain Offset Parameter Register

Default: 0x0100			Register Name: AC_DAC_DAPHGOPA
Bit	Read/Write	Default	Description
15:13	/	/	/
12.0	O D/W	0.0100	The DRC gain curve offset O parameter setting(the O = [reg
12:0 R/W	0x0100	af[12:0], reg b0] is 5.24 format 2s complement)	

### 12.85. b0h\_DAC DAP Low Gain Offset Parameter Register

Default: 0x0000			Register Name: AC_DAC_DAPLGOPA
Bit	Read/Write	Default	Description
15:0 R/W	0x0000	The DRC gain curve offset O parameter setting(the K = [reg	
13.0	13.0 K/W 0x0000	000000	af[12:0], regb0] is 5.24 format 2s complement)

#### 12.86. b1h \_DAC DAP Optimum Register

Default: 0x0000			Register Name: AC_DAC_DAPOPT
Bit	Read/Write	Default	Description
15:6	/	/	/
			DRC gain defaut value setting
5	R/W	0	0: The default gain is 1
			1: The default gain is 0
	R/W	0x00	The hysteresis of the gain smooth filter to use the decay time
			coefficient or the attack time coefficient.
			When in the decay time state, if g(n-1)-g(n)>hysteresis, then the
			state will change to attack time state, and when in the attack time, if
4:0			g(n)-g(n-1)>hysteresis, then the state will change to decay time
			state. Note the hysteresis of 0x00 and 0x04 is the same.
			$00000: 2^{-16}$
			$00001: 2^{-19}$
			00010: $2^{-18}$

00011: 2 <sup>-17</sup> 00100: 2 <sup>-16</sup>
$10011: \ 2^{-1}$ $10100 \sim 11111: 1$
hysteresis = $2^{n-20}$ , except n=0x00, and n less 0x14.

## 12.87. b4h\_ADC DAP Enable Register

Default: 0x0000			Register Name: ADC_DAP_ENA
Bit	Read/Write	Default	Description
			I2S1_ADCL0_AGC_ENA
1.5	D /W/	00	I2S1 ADC timeslot 0 left channel AGC enable
15	R/W	0x0	0: Disable
			1: Enable
			I2S1_ADCR0_AGC_ENA
1.4	D/W/	00	I2S1 ADC timeslot 0 right channel AGC enable
14	R/W	0x0	0: Disable
			1: Enable
			I2S1_ADCL1_AGC_ENA
1.2	D/W/		I2S1 ADC timeslot 1 left channel AGC enable
13	R/W	0x0	0: Disable
			1: Enable
			I2S1_ADCR1_AGC_ENA
1.2	D/W/		I2S1 ADC timeslot 1 right channel AGC enable
12	R/W	0x0	0: Disable
			1: Enable
			I2S2_ADCL_AGC_ENA
1.1	D/W/	0x0	I2S2 ADC left channel AGC enable
11	R/W		0: Disable
			1: Enable
			I2S2_ADCR_AGC_ENA
10	D/W/	00	I2S2 ADC right channel AGC enable
10	R/W	0x0	0: Disable
			1: Enable
			I2S2_DACL_AGC_ENA
	R/W	00	I2S2 DAC left channel AGC enable
9	K/W	0x0	0: Disable
			1: Enable
			I2S2_DACR_AGC_ENA
8	R/W	0x0	I2S2 DAC right channel AGC enable
0	K/W	UXU	0: Disable
			1: Enable
			ADCL_AGC_ENA
7	D/W	0.0	ADC left channel AGC enable
7	R/W	0x0	0: Disable
			1: Enable
6	R/W	0x0	ADCR_AGC_ENA

				ADC right channel AGC enable
				0: Disable
				1: Enable
Ī	5:0	R/W	0x0	Reserved

# 12.88. b5h\_DAC DAP Enable Register

Default: 0x0000			Register Name: DAC_DAP_ENA
Bit	Read/Write	Default	Description
			I2S1_DAC0_DRC_ENA
15	R/W	0x0	I2S1 DAC timeslot 0 DRC enable
13	IX/ VV	UXU	0: Disable
			1: Enable
14	R/W	0x0	Reserved
			I2S1_DAC1_DRC_ENA
13	R/W	0x0	I2S1 DAC timeslot 1 DRC enable
13	IN/ W	UXU	0: Disable
			1: Enable
12	R/W	0x0	Reserved
			I2S2_DAC_DRC_ENA
11	R/W	0x0	I2S2 DAC DRC enable
11	IX/ W	UXU	0: Disable
			1: Enable
10:8	R/W	0x0	Reserved
			DAC_DRC_ENA
7	R/W	0x0	DAC DRC enable
,	IV/ VV		0: Disable
			1: Enable
6:0	R/W	0x0	Reserved

## 12.89. b8h\_SRC1 Control 1 Register

Default: 0x0000			Register Name: SRC1_CTRL1
Bit	Read/Write	Default	Description
			SRC1_RATI_ENA
15	R/W	0x0	SRC1 Manual setting ratio enable
			0-disable 1-enable
			SRC1_LOCK_STS
14	R	0x0	SRC1 Ratio lock status
			0-not locked 1-locked
	R	0x0	SRC1_FIFO_OVR
13			SRC1 FIFO Overflow status
			0-normal 1-overflowed
12:10	R	0x0	SRC1_FIFO_LEV_[8:6]
12.10	K		SRC1 FIFO Level high 3-bit
9:0	R/W	0x0	SRC1_RATI_SET_[25:16]
9.0			Manual setting ratio high 10-bit

#### 12.90. b9h\_SRC1 Control 2 Register

Default: 0x0000			Register Name: SRC1_CTROL2
Bit	Read/Write	Default	Description
15:0	R/W	0x0	SRC1_RATI_StET_[15:0]
13.0	IX/ VV	UXU	Manual setting ratio low 16-bi

#### 12.91. bah\_SRC1 Control 3 Register

Default: 0x0040			Register Name: SRC1_CTRL3
Bit	Read/Write	Default	Description
15.10	R	0x0	SRC1_FIFO_LEV_[5:0]
15:10			SRC1 FIFO Level low 6-bit
0.0	D:0 R	0x40	SRC1_RATI_VAL_[25:16]
9:0			Calculated ratio high 10-bit

### 12.92. bbh\_SRC1 Control 4 Register

Default: 0x0000			Register Name: SRC1_CTRL4
Bit	Read/Write	Default	Description
15:0	D	00	SRC1_RATI_VAL_[15:0]
15:0	K	0x0	Calculated ratio low 16-bit

#### 12.93. bch\_SRC2 Control 1 Register

Default:	0x0000		Register Name: SRC2_CTRL1
Bit	Read/Write	Default	Description
			SRC2_RATI_ENA
15	R/W	0x0	SRC2 Manual setting ratio enable
			0-disable 1-enable
			SRC2_LOCK_STS
14	R	0x0	SRC2 Ratio lock status
			0-not locked 1-locked
			SRC2_FIFO_OVR
13	R	0x0	SRC2 FIFO Overflow status
			0-normal 1-overflowed
12:10	R	0x0	SRC2_FIFO_LEV_[8:6]
12.10	K		SRC2 FIFO Level high 3-bit
0.0	R/W	0x0	SRC2_RATI_SET_[25:16]
9:0			Manual setting ratio high 10-bit

### 12.94. bdh\_SRC2 Control 2 Register

Default: 0x0000			Register Name: SRC2_CTRL2
Bit	Read/Write	Default	Description
15:0	R/W	0x0	SRC2_RATI_SET_[15:0]
13.0	K/W	UXU	Manual setting ratio low 16-bit

#### 12.95. beh\_SRC2 Control 3 Register

Default: 0x0040			Register Name: SRC2_CTRL3
Bit	Read/Write	Default	Description
15:10	R	0x0	SRC2_FIFO_LEV_[5:0]
			SRC2 FIFO Level low 6-bit
9:0	R	0x0	SRC2_RATI_VAL_[25:16]
			Calculated ratio high 10-bit

#### 12.96. bfh\_SRC2 Control 4 Register

Default: (	0x0000		Register Name: SRC2_CTRL4
Bit	Read/Write	Default	Description
15:0	R	0x0	SRC2_RATI_VAL_[15:0]
13.0	K	UXU	Calculated ratio low 16-bit

#### 12.97. c0h\_RTC Analog Control Register

Default	t: 0x003F		Register Name: CLK32KOUT_ACTRL
Bit	Read/Write	Default	Description
15:8	R/W	0x00	Reserved
			CLK32AP_OD_CTR
7	R/W	0x0	CLK32KAP Output Pin Open Drain mode control
'	K/W	UXU	0: push-pull
			1: reserved
			VBG_TRM
			VIO_RTC Voltage trimming
6:4	R/W	0x3	0: 1.08V 1: 1.12V
0.4	K/W	UX3	2: 1.16V 3: 1.2V
			4: 1.24V 5: 1.28V
			6: 1.32V 7: 1.36V
			XTAL_G
3:2	R/W	0x3	xtal gain control
3.2	IX/ W	UXS	3: largest gain
			0: smallest gain
			XTAL_DEB
1	R/W	0x1	xtal fater startup config
1	IX/ W	UXI	0: slower startup
			1: faster startup
			XTAL_EN
0	R/W	0x1	xtal enable
0	IV/ VV	UXI	0: xtal disable
			1: xtal enable

## 12.98. c1h\_CK32K Output Control Register 1

Bit	Read/Write	Default	Description
15:8	R/W	0x0	Reserved
			CK32KAP_PRE_DIV
			Pre-division after 4MHz input from ADDA.
			000: 1
			001: 2
7:5	R/W	0v2	010: 4
7.3	IX/ VV	UX3	011: 8
			100: 16
			101: 32
			110: 64
			111: 122(32KHz)
			CK32KAP_MUX_SEL
4	R/W	0×0	CK32KAP Output source select control.
4	IX/ VV	0x0  0x0  0x0	0: 32KHz from RTC
			1: 4MHz from ADDA
			CK32KAP_POST_DIV Post-division after clock selection.
			000: 1
			001: 2
3:1	R/W	0v0	010: 4
3.1	IC/ VV	UXU	011: 8
			100: 16
			101: 32
			110: 64
			111: 128
			CK32KAP_ENA
0	R/W	0x1	CK32KAP Output enable control.
	17/ 44	UAI	0: Disable output
			1: Enable output

## 12.99. c2h\_CK32K Output Control Register 2

Default: 0x0000			Register Name: CK32K_OUT_CTRL2
Bit	Read/Write	Default	Description
15:8	R/W	0x0	Reserved
			CK32KBB_PRE_DIV
			Pre-division after 4MHz input from ADDA.
			000: 1
			001: 2
7:5	R/W	0x0	010: 4
1.3	IX/ VV	UXU	000: 1 001: 2 010: 4 011: 8 100: 16 101: 32
			100: 16
			101: 32
			110: 64
			111: 122(32KHz)
4	R/W	0x0	CK32KBB_MUX_SEL
7	K/W	UAU	CK32KBB Output source select control.

			0: 32KHz from RTC	
			1: 4MHz from ADDA	
			CK32KBB_POST_DIV	
			Post-division after clock selection.	
			000: 1	
			001: 2	
2.1	D/W		010: 4	
3:1	R/W	0x0	011: 8	
			100: 16	
			101: 32	
			110: 64	
			111: 128	
			CK32KBB_ENA	
	R/W	00	CK32KBB Output enable control.	
0	K/W	0x0	0: Disable output	
			1: Enable output	

# 12.100. c3h\_CK32K Output Control Register 3

Defaul	t: 0x0000		Register Name: CK32K_OUT_CTRL3
Bit	Read/Write	Default	Description
15:8	R/W	0x0	Reserved
			CK32KMD_PRE_DIV
			Pre-division after 4MHz input from ADDA.
			000: 1
			001: 2
7:5	R/W	0x0	010: 4
7.3	K/W	UXU	011: 8
			100: 16
			101: 32
			110: 64
			111: 122(32KHz)
			CK32KMD_MUX_SEL
4	R/W	0x0	CK32KMD Output source select control.
4	4 R/W 0x0	0: 32KHz from RTC	
			1: 4MHz from ADDA
			CK32KMD_POST_DIV
			Post-division after clock selection.
			000: 1
			001: 2
3:1	R/W	0x0	CK32KMD_PRE_DIV Pre-division after 4MHz input from ADDA.  000: 1 001: 2 010: 4 011: 8 100: 16 101: 32 110: 64 111: 122(32KHz)  CK32KMD_MUX_SEL CK32KMD Output source select control. 0: 32KHz from RTC 1: 4MHz from ADDA  CK32KMD_POST_DIV Post-division after clock selection. 000: 1
3.1	IX/ W	UXU	011: 8
			100: 16
			101: 32
			110: 64
			111: 128
0	R/W	0x0	CK32KMD_ENA
U	IX/ VV	UXU	CK32KMD Output enable control.

		0: Disable output
		1: Enable output

## 12.101. c6h\_RTC Reset Register

Default: 0x0000			Register Name: RTC_RST_REG
Bit	Read/Write	Default	Description
			RTC_KEY_FIELD.
15:8	WO	0x0	RTC key field should be written at value 0x53. Writing any other value
			in this field aborts the write operation.
7:1	/	/	/
			RTC_RESET.
			When this bit is set to 1, then all registers of time will be reset to default
0	R/W	0x0	values.
			0: No effect;
			1: Reset relevant registers.

## 12.102. c7h\_RTC Control Register

Default:	0x0000		Register Name: RTC_CTRL_REG
Bit	Read/Write	Default	Description
			RTC_SIM
			RTC simulation bit.
15	R/W	0x0	When this bit is set '1', the relevant registers will rolling-over faster,
13	IX/ VV	UXU	such as second/minute/hour ext.
			0: Normal mode,
			1: Simulation mode.
14:3	/	/	
			Error mode
2	R/W	0x0	0 = Do not affect current Time/Week/Date
			1 = Set the wrong segment to max value
			RTC_STOP
		0x0 RTC stop bit. When this bit is set '1', the relevant reging as second/minute/hour ext.	RTC stop bit.
1	R/W		When this bit is set '1', the relevant registers will stop rolling-over, such
1	IC/ VV		as second/minute/hour ext.
			0: No stop,
			1: Stop rolling-over.
			12H_24H_MODE.
0	R/W	0x0	0: 12 hour mode.
			1: 24 hour mode.

## 12.103. c8h\_RTC Seconds Register

Default: 0x0000			Register Name: RTC_SEC_REG
Bit	Read/Write	Default	Description
15:7	/	/	/
6:0	R/W	0x0	RTC_SEC

		These bits represent the current second value coded in BCD format. The
		value should be from 0 to 59.
		For example, if the [6:0] is '1011001', this represents the value 59.

## 12.104. c9h\_RTC Minutes Register

Default: 0x0000			Register Name: RTC_MIN_REG
Bit	Read/Write	Default	Description
15:7	/	/	/
			RTC_MIN
6:0	R/W	0x0	These bits represent the current minute value coded in BCD format. The
			value should be from 0 to 59.

#### 12.105. cah\_RTC Hours Register

Default	: 0x0001		Register Name: RTC_HOU_REG
Bit	Read/Write	Default	Description
15:9	/	/	/
			AM_PM_SEL
8	R/W	0x0	AM/PM select.
0	IN/ W		0: AM,
			1: PM.
7:6	/	/	/
			RTC_HOU
5:0	R/W	0x1	These bits represent the current hour value coded in BCD format. The
			value should be from 0 to 23.

### 12.106. cbh\_RTC Weekdays Register

Default: 0x0000			Register Name: RTC_WEE_REG
Bit	Read/Write	Default	Description
15:3	/	/	/
			RTC_WEE
			These bits represent the current weekday value coded in BCD format.
			The value should be from 0 to 6.
			000: Sunday
2:0	R/W	0x0	001: Monday
2.0	K/W		010: Tuesday
			011: Wednesday
			100: Thursday
			101: Friday
			110: Saturday

## 12.107. cch\_RTC Days Register

Default: 0x0001			Register Name: RTC_DAY_REG
Bit	Read/Write	Default	Description

15:6	/	/	/
			RTC_DAY
5:0	R/W	0x1	These bits represent the current day value coded in BCD format. The
			value should be from 1 to 31.

## 12.108. cdh\_RTC Months Register

Default	: 0x0001		Register Name: RTC_MON_REG
Bit	Read/Write	Default	Description
15:5	/	/	/
			RTC_MON
4:0	R/W	0x1	These bits represent the current day value coded in BCD format. The
			value should be from 1 to 12.

### 12.109. ceh\_RTC Years Register

Default: 0x0000			Register Name: RTC_YEA_REG
Bit	Read/Write	Default	Description
			LEAP_YEAR
1.5	R/W	00	0: Not leap year
15	K/W	0x0	1: Leap year.
			This bit will not set by hardware. It should be set or clear by software.
14:8	/	/	/
			RTC_YEA
7:0	R/W	0x0	These bits represent the current day value coded in BCD format. The
			max value is 99(0x10011001).

### 12.110. cfh\_RTC Update Trigger

Default: 0x0000			Register Name: RTC_UPD_TRIG
Bit	Read/Write	Default	Description
			Time/Week/Date write trigger
1.5	R/W	00	0 = Nothing will happen.
15	K/W	0x0	1 = Writing a 1 to this bit will update the Time/Week/Date value. This
			bit will always be 0 when being read.
14:1	R/W	0x0	Reserved
			REG_C8H-REG_CEH Read control
0	R/W	0x0	0: Read the effective real time clock value
			1: Read the value of REG_C8H-REG_CEH written by host

## 12.111. d0h\_Alarm Interrupt Enable Register

Default: 0x0000			Register Name: ALM_INT_ENA
Bit	Read/Write	Default	Description
15:1	/	/	
0	R/W	0x0	ALM_INT_ENA Alarm interrupt enable.

	0: Alarm interrupt disable
	1: Alarm interrupt enable

### 12.112. d1h\_Alarm Interrupt Status Register

Default	t: 0x0000		Register Name: ALM_INT_STA_REG
Bit	Read/Write	Default	Description
15:1	/	/	
		0x0	ALM_INT_STS
	R/W		Alarm interrupt status. Set 1 to this bit will clear it.
0	R/W		0: Alarm interrupt is not pending;
			1: Alarm interrupt is pending.

#### 12.113. d8h\_Alarm Seconds Register

Default	:: 0x0000		Register Name: ALM_SEC_REG
Bit	Read/Write	Default	Description
			ALM_SEC_ENA
15	R/W	0x0	Second alarm enable bit.
15	K/W		0: Disable second alarm;
			1: Enable second alarm.
14:7	/	/	/
		0x0	ALM_SEC_SET
(.0	R/W		These bits represent the current second value coded in BCD format. The
6:0	K/W		value should be from 0 to 59.
			For example, if the [6:0] is '1011001', this represents the value 59.

### 12.114. d9h\_Alarm Minutes Register

Default: 0x0000			Register Name: ALM_MIN_REG
Bit	Read/Write	Default	Description
			ALM_MIN_ENA
1.5	D/W	0x0	Minute alarm enable bit.
15	R/W		0: Disable minute alarm;
			1: Enable minute alarm.
14:7	/	/	/
			ALM_MIN_SET
6:0	R/W	0x0	These bits represent the current minute value coded in BCD format. The
			value should be from 0 to 59.

#### 12.115. dah\_Alarm Hours Register

Default: 0x0001			Register Name: ALM_HOU_REG
Bit	Read/Write	Default	Description
			ALM_HOU_ENA
15	R/W	0x0	Hour alarm enable bit.
			0: Disable hour alarm;

			1: Enable hour alarm.
14:9	/	/	/
			AM_PM_SEL
0	D/W/	0x0	AM/PM select.
8	R/W		0: AM,
			1: PM.
7:6	/	/	1
			ALM_HOU_SET
5:0	R/W	0x1	These bits represent the current hour value coded in BCD format. The
			value should be from 0 to 23.

### 12.116. dbh\_Alarm Weekdays Register

Default: 0x0000			Register Name: ALM_WEEK_REG
Bit	Read/Write	Default	Description
			ALM_WEE_ENA
15	R/W	020	Week alarm enable bit.
13	K/W	0x0	0: Disable hour alarm;
			1: Enable hour alarm.
14:3	/	/	
		0x0	ALM_WEE_SET
			These bits represent the current weekday value coded in BCD format.
			The value should be from 0 to 6.
			000: Sunday
2:0	R/W		001: Monday
2.0			010: Tuesday
			011: Wednesday
			100: Thursday
			101: Friday
			110: Saturday

#### 12.117. dch\_Alarm Days Register

Default: 0x0001			Register Name: ALM_DAY_REG
Bit	Read/Write	Default	Description
			ALM_DAY_ENA
1.5	R/W	0x0	Day alarm enable bit.
15	K/W		0: Disable day alarm;
			1: Enable day alarm.
14:6	/	/	/
			ALM_DAY_SET
5:0	R/W	0x1	These bits represent the current day value coded in BCD format. The
			value should be from 1 to 31.

### 12.118. ddh\_Alarm Months Register

Default: 0x0001	Register Name: ALM_MON_REG

Bit	Read/Write	Default	Description
		0x0	ALM_MON_ENA
1.5	D/W/		Month alarm enable bit.
15	R/W		0: Disable month alarm;
			1: Enable month alarm.
14:5	/	/	/
	R/W	0x1	ALM_MON_SET
4:0			These bits represent the current day value coded in BCD format. The
			value should be from 1 to 12.

#### 12.119. deh\_Alarm Years Register

Default: 0x0000			Register Name: ALM_YEA_REG
Bit	Read/Write	Default	Description
			ALM_YEA_ENA
15	R/W	0x0	Year alarm enable bit.
13			0: Disable year alarm;
			1: Enable year alarm.
14:5	/	/	
7:0	R/W	0x0	ALM_YEA_SET
			These bits represent the current day value coded in BCD format.

## 12.120. dfh\_Alarm Update Trigger

Default: 0x0000			Register Name: ALM_UPD_TRIG
Bit	Read/Write	Default	Description
			Time/Week/Date write trigger
1.5	R/W	0x0	0 = Nothing will happen.
15	K/W		1 = Writing a 1 to this bit will update the alarm Time/Week/Date value.
			This bit will always be 0 when being read.
14:1	R/W	0x0	Reserved
			REG_D8H-REG_DEH Read control
0	R/W	0x0	0: Read the effective alarm setting value
			1: Read the value of REG_D8H-REG_DEH written by host

## 12.121. e0h-efh RTC General Purpose Register n(n=0-15)

Default: 0x0000			Register Name: RTC_GP_REGn
Bit	Read/Write	Default	Description
15:0	R/W	0x0	RTC_GP_DATn
13.0	10 17		These bits art used to save data.( $n = 0 \sim 15$ )