

ACKNOWLEDGEMENTS

I would like to give my most heartfelt thanks to the best friend one could ever ask for: Thomas Heuschling for his patience, friendship, guidance and all of the amazing moments we spent throughout our studies. I would also thank Prof. Wim Bogaerts and Prof. Dirk Stroobandt for their time, patience and trust in applying for an *FWO* proposal to extend this Master Thesis. I also would like to thank Alexandre Bourbeillon for his help and advices for the creation of the grammar, parser and compiler of the PHÔS programming language and being a great friend for over a decade. Finally, I would like to thank my parents for their support and listening to my endless rambling about photonics and programming.

REMARK ON THE MASTER'S DISSERTATION AND THE ORAL PRESENTATION

This master's dissertation is part of an exam. Any comments formulated by the assessment committee during the oral presentation of the master's dissertation are not included in this text.

ABSTRACT

Lorem ipsum dolor sit amet, consectetur adipiscing elit, sed do eiusmod tempor incididunt ut labore et dolore magna aliquam quaerat voluptatem. Ut enim aequi doleamus animo, cum corpore dolemus, fieri.

TABLE OF CONTENTS

1 Introduction	1
1.1 Motivation	1
1.1.a Research questions	2
2 Programmable photonics	3
2.1 Photonic processors	3
2.1.a Components	4
2.1.b Meshes	5
2.1.c Fast modulators	5
2.1.d Fast detectors	5
2.1.e Amplifiers	5
2.1.f Filters	5
2.1.g Feedforward and recirculating mesh	5
2.1.h Potential use cases of photonic processors	6
2.1.i Embedding of photonic processor in a larger system	6
2.2 Circuit representation	6
2.2.a Bi-directional systems	6
2.2.b Feedforward approximation	6
2.3 Difficulties	7
2.3.a Wavelength as a continuum	7
2.3.b Amplitude as a continuum	7
2.3.c Temperature dependence	7
2.3.d Manufacturing tolerances	7
2.3.e Non-linearities	7
2.4 Initial design requirements	7
2.4.a Interfacing	7
2.4.b Programming	7
2.4.c Reconfigurability	7
2.4.d Tunability	7
3 Programming of photonic processors	8
3.1 Programming languages as a tool	8
3.2 Components of a programming ecosystem	9
3.2.a Language specification	10
3.2.b Compiler	11
3.2.c Hardware-programmer & runtime	12
3.2.d Debugger	12
3.2.e Code formatter	13
3.2.f Linting	13

3.2.g Code editor	14
3.2.h Testing & simulation	14
3.2.i Package manager	16
3.2.j Documentation generator	16
3.2.k Build system	16
3.2.l Summary	16
3.3 Overview of syntaxes	18
3.4 Comparison of existing programming ecosystems	18
3.5 Analysis of programming paradigms	18
3.5.a Imperative programming	18
3.5.b Functional programming	18
3.5.c Object-oriented programming	18
3.5.d Logic programming	18
3.5.e Dataflow programming	18
3.6 Existing framework	18
3.7 Summary	18
4 Translation of intent	20
5 The PHÔS programming language	21
5.1 PHÔS: an initial specification	21
5.2 Standard library	21
5.3 Compiler architecture	21
5.3.a Lexing	21
5.3.b Parsing	21
5.3.c The abstract syntax tree	21
5.3.d Desugaring	21
5.3.e AST to high-level intermediary representation	21
5.3.f HIR to medium-level intermediary representation	21
5.3.g MIR to bytecode	21
5.4 Virtual machine	21
5.5 Execution artefacts	21
5.6 Marshalling library	21
5.6.a Moving data around	21
5.6.b Modularity	21
6 Examples of photonic circuit programming	22
6.1 Using traditional programming languages	22
7 Extending PHÔS to generic circuit design	23
8 Simulation in PHÔS	24
8.1 Co-simulation with digital electronic	24
8.2 Towards co-simulation with analog electronic	24

9 Future work	25
10 Conclusion	26

GLOSSARY

2X2 TUNABLE COUPLER	<i>A tunable coupler with two inputs and two outputs</i>	5
API	<i>Application Programming Interface</i>	10, 13, 15
ASIC	<i>Application Specific Integrated Circuit</i>	15
CPLD	<i>Complex Programmable Logic Device</i>	3
DSL	<i>Domain Specific Language</i>	8, 10, 18
DSP	<i>Digital Signal Processor</i>	
FIR	<i>Finite Impulse Response</i>	5, 6
FPGA	<i>Field Programmable Gate Array</i>	1, 3, 8, 15
FPPGA	<i>Field Programmable Photonic Gate Array</i>	3
HDL	<i>Hardware Description Language</i>	9, 10, 11, 15, 16
HTTP	<i>Hypertext Transfer Protocol -- the protocol used for web navigation</i>	15
IDE	<i>Integrated Development Environment</i>	14
IIR	<i>Infinite Impulse Response</i>	5, 6
IP	<i>Intellectual Property</i>	16
JTAG	<i>Joint Test Action Group - A standard for testing integrated circuits</i>	12
LSP	<i>Language Server Protocol</i>	14
MEMS	<i>Microelectromechanical Systems</i>	5
PHÔS	<i>Photonic Hardware Description Language</i>	
PIC	<i>Photonic Integrated Circuit</i>	VIII, 1, 2, 3, 4, 15
PRG	<i>Photonics Research Group</i>	
RF	<i>Radio Frequency</i>	1
RTL	<i>Register Transfer Level</i>	9
SPICE	<i>Simulation Program with Integrated Circuit Emphasis</i>	1, 2, 8, 15
SQL	<i>Structured Query Language</i>	8
TDD	<i>Test Driven Development</i>	14
VERILOG-A	<i>A continuous-time subset of Verilog-AMS (Verilog for Analog and Mixed Signal)</i>	2
VERILOG-AMS	<i>Verilog for Analog and Mixed Signal</i>	VII, 2, 8

LIST OF FIGURES

Figure 1: A hierarchy of programmable PICs (<i>Photonic Integrated Circuit</i>), starting at the non-programmable single function PIC (a), moving then to the tunable PIC (b), the feedforward architecture (c) and finally to the photonic processor (d).	4
Figure 2: Different states of a 2x2 optical coupler, (a) a simplified coupler, (b) in “bar” mode, (c) in “cross” mode, (d) in “partial” mode.	5
Figure 3: A black box representation of a ring resonator. The input and output ports are labeled as a_{in} , b_{in} and a_{out} , b_{out} respectively."	6

LIST OF TABLES

Table 1: This table shows the different components that are needed (✓), desired (⚙️) or not needed (✗) for an ecosystem. It compares they applicability for different scenarios, namely whether developing an API that is used to program photonic processors or whether creating a new language for photonic processor development. 17

LIST OF LISTINGS

1.

INTRODUCTION

TODO

1.1 MOTIVATION

This section serves as the motivation for the research and development of appropriate abstractions and tools for the design of photonic circuits, especially as it pertains to the programming of so-called Photonic FPGAs (*Field Programmable Gate Array*) [1] or Photonic Processors. As with all other types of circuit designs, such as digital electronic circuits, analog electronic circuits and RF circuits, appropriate abstractions can allow the designer and/or engineer to focus on the functionality of their design rather than the implementation [2]. One may draw parallels between the abstraction levels used when designing circuits and the abstractions used when designing software. Most notably the distinction made in the software-engineering world between imperative and declarative programming. The former is concerned with the “how” of the program while the latter is focused on the “what” of the program [3].

At a sufficiently high level of abstraction, the designer is no longer focusing on the implementation details (imperative) of their design, but rather on the functionality and behavioural expectations of their design (declarative) [3]. In turn, this allows the designer to focus on what truly matters to them: the functionality of their design.

Currently, a lot of the work being done, on photonic circuits, is done at a very low level of abstraction, close to the component-level [4]. This leads to several issues for broader access to the fields of photonic circuit design. Firstly, it requires expertise and understanding of the photonic component, their physics and the, sometimes complex, relationship between all of their design parameters. Secondly, it requires a large amount of time and effort to design and simulate a photonic circuit. Physical simulation of photonic circuit is generally slow [4, 5], which has led to efforts to simulate photonic circuit using SPICE (*Simulation Program with Integrated Circuit Emphasis*) [6]. Finally, the design and implementation of photonic circuit is generally expensive, requiring taping-out of the design and working with a foundry for fabrication. This increases the cost, but also increases the time to market for the product [7].

This therefore means, that there is a large interest in constructing new abstractions, method of simulation and design tools for photonic circuit design. Especially for rapid prototyping and iteration of photonic circuits. This is the reason that research in the field of programmable photonics, and especially recirculating programmable photonics has had growing interest in the past few years. This master's thesis has for purpose to find new ways in which the user can easily design their photonic circuit and program them onto those programmable PICs [7].

Additionally, photonic circuits are often not the only component in a system. They are often used in conjunction with other technologies, such as analog electronics, used in driving the photonic components, digital electronic, to provide control and feedback loops and RF (*Radio Frequency*) to benefit from the high bandwidth, high speed capabilities of photonics [8]. Therefore, it is of interest to the user to co-simulate [4, 9] their photonic circuits with the other components of their systems. This is a problem that is partly addressed using SPICE simulation [6]. However, especially with regards to digital co-

simulation, SPICE tools are often lacking, making the process difficult [10], relying instead on alternatives such as VERILOG-A (*A continuous-time subset of Verilog-AMS*).

In this work, the beginning of a solution to these problems will be offered by introducing a new way of designing photonic circuit using code, a novel way of simulating these circuits and a complete workflow for the design and programming of circuit will be presented. Finally, an extension of the simulation paradigm will be introduced, allowing for the co-simulation of the designs with digital electronics, which could, in time, be extended to analog electronics as well.

1.1.a RESEARCH QUESTIONS

The main goal of this work is to design a system to program photonic circuits, this entails the following:

1. How to express the user's intent?
 - What programming languages and paradigms are best suited?
 - What workflows are best suited?
 - How does the user test and verify their design?
2. How to translate that intent into a programmable PIC configuration?
 - What does a compiler need to do?
 - How to support future hardware platforms?
 - What are the unit operations that the hardware platform must support?

The remainder of this work will be structured following these questions until the formulation of thorough answers to them; followed by a series of mockups to demonstrate the potential use of the workflow. Finally, demonstrations based on the prototype of the aforementioned workflow will be presented showing the potential and the capabilities of the simulation system.

2.

PROGRAMMABLE PHOTONICS

As previously mentioned in Section 1.1, the primary goal of this thesis is to find which paradigms and languages are best suited for the programming of photonic FPGAs. However, before discussing these topics in detail, it is necessary to start discussing the basic of photonic processors. This chapter will therefore start by discussing what photonic processors are, what niche they fill and how they work. From this, the chapter will then move on to discuss the different types of photonic processors and how they differ from each other. Finally, this chapter will conclude with the first and most important assumption made in all subsequent design decisions.



In this document, the names Photonic FPGA and Photonic Processor are used interchangeably. They are both used to refer to the same thing, that being a programmable photonic device. The difference is that the former predates the latter in its use. Sometimes, they are also called FPPGA (*Field Programmable Photonic Gate Array*) [11].

2.1 PHOTONIC PROCESSORS

In essence, a photonic FPGA or photonic processor is the optical analogue to the traditional digital FPGA. It is composed of a certain number of gates connected using waveguides, which can be programmed to perform some function [12]. However, whereas traditional FPGAs use electrical current to carry information, photonic processors use light contained within waveguide to perform analog processing tasks.

However, it is interesting to note that, just like traditional FPGAs, there are devices that are more general forms of programmable PIC (*Photonic Integrated Circuit*)[1] than others, just like CPLDs (*Complex Programmable Logic Device*) are less general forms of FPGAs. As any PIC that has configurable elements could be considered a programmable PIC, it is reasonable to construct a hierarchy of programmability, where the most general device is the photonic processor, which is of interest for this document, going down to the simplest tunable structures.

Therefore, looking at Figure 1, one can see that four large categories of PIC can be built based on their programmability. The first ones (a) are not programmable at all, they require no tunable elements and are therefore the simplest. The second category (b) contains circuits that have tunable elements but fixed function, the tunable element could be a tunable coupler, modulator, phase shifter, etc. and allows the designer to tweak the properties of their circuit during use, for purposes such as calibration, temperature compensation, signal modulation or more generally, altering the usage of the circuit. The third kind of PIC is the feedforward architecture (c), which means that the light is expected to travel in a specific direction, it is composed of gates, generally containing tunable couplers and phase shifters. Additionally, external devices such as high speed modulators, amplifiers and other elements can be added. Finally, the most generic kind of programmable PIC is the recirculating mesh (d), which, while also composed of tunable couplers and phase shifters, allows the light to travel in either direction, allowing for more general circuits to be built as explored in Section 2.1.g.

(a)

(b)

(c)

(d)

Figure 1: A hierarchy of programmable PICs (*Photonic Integrated Circuit*), starting at the non-programmable single function PIC (a), moving then to the tunable PIC (b), the feedforward architecture (c) and finally to the photonic processor (d).

In this work, the focus will be on the fourth kind of tunability, the most generic. However, the work can also apply to photonic circuit design in general and is not limited to photonic processors. As will be discussed in Section 2.1.g, the recirculating mesh is the most general kind of programmable PIC, but also the most difficult to represent with a logic flow of operation due to the fact that the light can travel in either direction. Therefore, the following question may be asked:



At a sufficiently high level of abstraction, can a photonic processor be considered to be equivalent to a feed-forward architecture?

This will be answered in Section 2.2.b.

This question, which will be the driving factor behind this first section, will be answered in Section 2.2.b. However, before answering this question, it is necessary to first discuss the different types of photonic processors and how they differ from each other. Additionally, the answer to that question will show that the solution suggested in this thesis is also applicable for feedforward systems.

2.1.a COMPONENTS

As previously mentioned, a photonic gate consists of several components. This section will therefore discuss the different components that can be found in a photonic processor and how they work, as well as some of the more advanced components that can also be included as part of a photonic processor.

WAVEGUIDES

The most basic photonic component that is used in PICs is the waveguide. It is a structure that confines light within a certain area, allowing it to travel, following a pre-determined path from one place on the chip to another. Waveguides are, ideally, low loss, meaning that as small of a fraction of the light as possible is lost as it travels through the waveguide. They can also be made low dispersion allowing for the light to travel at the same speed regardless of its wavelength. This last point allows modulated signals to be transmitted without distortion, which is important for high speed communication.

TUNABLE 2X2 COUPLERS

A 2x2 tunable coupler is a structure that allows two waveguides to interact in a pre-determined way. It is composed of two waveguides whose coupling, that being the amount of light “going” from one waveguide to the other, can be controlled. There are numerous ways of implementing couplers. In Figure 2 an overview of the different modes of operation of a 2x2 coupler is given. It shows that, depending on user input, an optical coupler can be in one of three modes, the first one (b) is the bar mode, where there is little to no coupling between the waveguides, the second one (c) is the cross mode, where the light is mostly coupled from one waveguide to the other and the third one (d) is the partial mode, where the light is partially coupled from one waveguide to the other based on proportions given by the user.

The first mode (b), allows light to travel without interacting, allowing for tight routing of light in a photonic mesh. The second mode is also useful for routing, by allowing signals to cross with little to no interference. The final state allows the user to interfere two optical signals together based on predefined proportions. This is useful for applications such as filtering for ring resonators or splitting.



(a)



(b)



(c)



(d)

Figure 2: Different states of a 2x2 optical coupler, (a) a simplified coupler, (b) in “bar” mode, (c) in “cross” mode, (d) in “partial” mode.

There are many construction techniques for building 2x2 couplers, each with their own advantages and disadvantages. The most common ones are the Mach-Zehnder interferometers with two phase shifters. However, other techniques involve the user of MEMS (*Microelectromechanical Systems*) or liquid crystals [1, 12, 13].

DETECTORS

todo

2.1.b MESHES

todo

2.1.c FAST MODULATORS

2.1.d FAST DETECTORS

2.1.e AMPLIFIERS

2.1.f FILTERS

2.1.g FEEDFORWARD AND RECIRCULATING MESH

Both architecture rely on the same components [1], those being 2x2 TUNABLE COUPLERS (*A tunable coupler with two inputs and two outputs*), optical phase shifters and optical waveguides. These elements are combined in all-optical gates which can be tuned to achieve the user’s intent. Additionally, to provide more functionality, the meshed gates can also be connected to other devices, such as high speed modulators, amplifiers, etc. [1, 12, 13]

The primary difference between a feedforward architecture and a recirculating architecture, is the ability for the designer to make light travel both ways in one waveguide. As is known [14], in a waveguide light can travel in two direction with little to no interactions. This means that, without any additional waveguides or hardware complexity, a photonic circuit can be made to support two guiding modes, one in each direction. This property can be used for more efficient routing cite along with the creation of more structures.

As it has been shown[13], recirculating meshes offer the ability to create more advanced structures such as IIR (*Infinite Impulse Response*) elements, whereas feedforward architectures are limited to FIR (*Finite Impulse Response*) systems. This is due to inherent infinite impulse response of the ring resonator cell, while in a feedforward architecture, the Mach-Zehnder

interferometers have a finite impulse response. But, not only does the recirculating mesh allow the creation of IIR cells, it still allows the designer to create FIR cells when needed.

2.1.h POTENTIAL USE CASES OF PHOTONIC PROCESSORS

2.1.i EMBEDDING OF PHOTONIC PROCESSOR IN A LARGER SYSTEM

2.2 CIRCUIT REPRESENTATION

2.2.a BI-DIRECTIONAL SYSTEMS

2.2.b FEEDFORWARD APPROXIMATION

As mentioned in Section 2.1, a type of photonic processor is the feedforward processor, which, assumes that light “flows” from an input port to an output port in a single direction. However, we are interested in the more complex, more capable processor that uses recirculating meshes. Therefore, one may wonder if the assumption that one can design a generic circuit using a feedforward approximation is valid. In this section, we will show that, given a sufficient level of abstraction, any bi-directional photonic circuit can be represented by an equivalent, higher-level, feedforward circuit.

Theory has shown that one may view a waveguide as a four port devices, with each end of the waveguide being composed of two ports: an incoming and an outgoing port. This is due to the fact that, in a waveguide, light can travel in both directions with little to no interactions. This means that, in a waveguide, one can have two guiding modes, one in each direction [15]. Therefore, one can already see that each physical port, as well as each waveguide in the device can be split into two ports, one for each direction. This is a common approximation done in many simulation tools that assume that each signal is an *analytical signal* at a fixed wavelength in a single mode [4].

This therefore gives the first approximation: each physical port is split into two ports, one for each direction. This means that, from the perspective of a user, they can easily split the light incoming from a port and process it in the desired way. And they can easily output light that has been processed into a port with little to no interactions with the rest of the circuit. This is the first step in the feedforward approximation.

The second step in this approximation is to show that, given a sufficient level of abstraction, any circuit can be represented as an element that has zero or more input ports and zero or more output ports. But, as previously mentioned, some circuits, such as ring resonators, have an IIR (*Infinite Impulse Response*) that requires a recirculating mesh to be built. This is where the abstraction comes into play. One can view a ring resonator as a black box that has input and output ports and that has a certain scattering matrix that links each pair of input and output port as can be seen in Figure 3.




Figure 3: A black box representation of a ring resonator. The input and output ports are labeled as a_{in} , b_{in} and a_{out} , b_{out} respectively.",



It has been shown that, given a sufficient level of abstraction, any bi-directional photonic circuit can be represented by an equivalent, higher-level, feedforward circuit. This result is crucial for the formulation of the requirements for the programming interface of such a photonic processor. And is the basis on which the rest of this document is built.

2.3 DIFFICULTIES

2.3.a WAVELENGTH AS A CONTINUUM

2.3.b AMPLITUDE AS A CONTINUUM

2.3.c TEMPERATURE DEPENDENCE

2.3.d MANUFACTURING TOLERANCES

2.3.e NON-LINEARITIES

2.4 INITIAL DESIGN REQUIREMENTS

2.4.a INTERFACING

2.4.b PROGRAMMING

2.4.c RECONFIGURABILITY

2.4.d TUNABILITY

3.

PROGRAMMING OF PHOTONIC PROCESSORS

The primary objective of this section is to explore the different aspects of programming photonic processors. This section will start by looking at different traditional programming ecosystems and how different languages approach common problems when programming. Then an analysis of the existing software solutions and their limitations will be done. Finally, an analysis of relevant programming paradigms will be done.

The secondary objective of this section is to make the reader familiar with concepts and terminology that will be used in the rest of the thesis. This section will also introduce the reader to different programming paradigms that are relevant for the research at hand, as well as programming language concept and components.

As this section also serves as an introduction to programming language concepts, it is written in a more general way, exploring components of programming ecosystems – in Section 3.2 – before looking at specificities that are relevant for the programming of photonic processors.

3.1 PROGRAMMING LANGUAGES AS A TOOL



DEFINITION : Imperativeness refers to whether the program specifies the expected results of the computation or the steps needed to perform this computation [3]. These differences may be understood as the difference between *what* and *how*, or what the program should do and how it should do it.

Programming languages, in the most traditional sense, are tools used to express *what* and, depending on its imperativeness and paradigm, *how* a computer should perform a task. A computer in this context, means any device that is capable of performing sequential operations, such as a processor, a microcontroller or another device.

However, programming languages are not limited to programming computers, but are increasingly used for other tasks. So-called DSLs (*Domain Specific Language*) are languages designed for specific purposes that may intersect with traditional computing or describe traditional computing tasks, but can also extend beyond traditional computing. DSLs can be used to program digital devices such as FPGAs, but also to program and simulate analog system such as Verilog-AMS or SPICE.

Additionally, programming languages can be used as a tool to build strong abstractions over traditional computing tasks. Such as SQL (*Structured Query Language*) is a language designed to describe database queries, by describing the *what* and not the *how*, making it easier to reason about the queries being executed. Other examples include *Typst*, the language used to create this document.

As such, programming languages can be seen, in a more generic way, as tools that can be used to build abstractions over complex systems. And therefore, the ecosystem surrounding a language can be seen as a toolbox providing many amenities to the user of the language. Is it therefore important to understand these components and reason about their importance, relevance and how they can best be used for a photonic processor.

Finally, some languages are designed to describe digital hardware, so-called RTL (*Register Transfer Level*) HDLs (*Hardware Description Language*). These languages are used to describe the hardware in a way that is closer to the actual hardware, and therefore, they are not used to describe the *what* but the *how*. These languages are not the focus of this thesis, but they are important to understand the context of the research at hand. And they will be further examined in where they applicability to the research at hand will be discussed.

3.2 COMPONENTS OF A PROGRAMMING ECOSYSTEM

An important part of programming any kind of programmable device is the ecosystem that surrounds that device. The most basic ecosystem that is necessary for the use of the device are the following:

- a language specification: whether this language is visual or textual ;
- a compiler or interpreter: to translate the code into a form that can be executed by the device ;
- a hardware programmer or runtime: to physically program and execute the code on the device.

These components are the core elements of any programming ecosystem since they allow the user to translate their code into a form the device can execute. And then to use the device, therefore, without these components, the device is useless. However, these components are not sufficient to create a user-friendly ecosystem. Indeed, the following components are also nice to have:

- a debugger: to aid in the development and debugging of the code;
- a code editor: to write the code, for visual languages, this is key, but for textual languages, it can be an existing editor with support for the language;
- a formatter: to format the code in a consistent way;
- a linter: a tool used to check the code for common mistakes and to enforce a coding style;
- a testing framework: to test and verify the code;
- a simulator: to simulate the execution of the code;
- a package manager: to manage dependencies between different parts of the code;
- a documentation generator: to generate documentation for the code;
- a build system: to easily build the code into a form that can be executed by the device.

This shows that any endeavour to create such an ecosystem is a large undertaking. Such a large undertaking needs to be carefully planned and executed. And to do so, it is important to look at existing ecosystems and analyse them. This section will analyse the ecosystems of the following languages:

- *C*: a low-level language that is mostly used for embedded systems and operating systems;
- *Rust*: a modern systems language mostly used for embedded systems and high performance applications;
- *Python*: a high-level language that is mostly used for scripting and data science;
- *Java*: a high-level language that is mostly used for enterprise applications.

Each of these ecosystems come with a certain set of tools in addition to the aforementioned core components. Some of these languages come with tooling directly built by the maintainers of the languages, while others leave the development of these tools to the community. However, it should be noted, that, in general, tools maintained by the language maintainers directly tend to have a higher quality and broader usage than community-maintained tools.

Additionally, the analysis done in this section will give pointers towards the language choice used in the development of the language that will be presented in Section 5, which will be a custom DSL language for photonic processors. As this language will not be self-hosted – its compiler will not be written in itself – it will need to use an existing language to create its ecosystem.

3.2.a LANGUAGE SPECIFICATION



DEFINITION : A **programming language specification** is a document that formally defines a programming language, such that there is an understanding of what programs in that language means [16].

From this definition, one can conclude that, for languages that are expected to have more than one implementation, it is essential to have a strict specification. Indeed, code that is written following this specification should therefore be able to be executed by any implementation of the language. However, this is not always the case, several languages with proprietary implementations, such as *VHDL* and *SystemC* – two languages used for hardware description of digital electronics – have issues with vendored versions of the language [17].

This previous point is particularly interesting for the application at hand: assuming that the goal is to reuse an existing specification for the creation of a new photonic HDL, then it is important to select a language that has a specification. However, if the design calls for an API (*Application Programming Interface*) implemented in a given language instead, then it does not matter. Indeed, in the latter case, the specification is the implementation itself.

Additionally, when reusing an existing specification for a different purpose than the intended one, it is important to check that the specification is not too restrictive. Indeed, as has been previously shown in Section 2.1, the programming of photonic processors is different from the programming of electronic processors. Therefore, special care has to be taken that the specification allows for the expression of the necessary concepts. This is particularly important for languages that are not designed for hardware description, such as *C* and *Python*.

Given that photonics has a different target application and different semantics, most notably the fact that photonic processors are continuous analog systems – rather than digital processes – these languages may lack the needed constructs to express the necessary concepts, they may not be suitable for the development of a photonic HDL. Given the effort required to modify the specification of an existing language, it may be better to create a new language from dedicated for photonic programming.

Furthermore, the language specification is only an important part of the ecosystem being designed when reusing an existing language. However, if creating a new language or an API, then the specification is irrelevant. It is however desirable to create a specification when creating a new language, as it can be used a thread guiding development. With the special consideration that a specification is only useful when the language is mature, immature languages change often and may break their own specification. And maintaining a changing specification as the language evolve, may lower the speed at which work may be done. Looking at *Rust*, it is widely used despite lacking a formal specification [18].

3.2.b COMPILER



DEFINITION : A **compiler** is a program that translates code written in a higher level programming language into a lower level programming language or format, so that it can be executed by a computer or programmed onto a device [19].

The compiler has an important task, they translate the user's code from a higher level language, which can still remain quite low-level, as in the case of *C*, into a low-level representation that can be executed. The type of language used determines the complexity of the compiler, in general, the higher the level of abstraction, the more work the compiler must perform to create executable artefacts.

An alternative to compilers are interpreters which perform this translation on the fly, such is the case for *Python*. However, HDLs tend to produce programming artefacts for the device, a compiler is more appropriate for the task at hand. This therefore means that *Python* is not a suitable language for the development of a photonic HDL. Or at least, it would require the development of a dedicated compiler for the language.

One of the key aspects of the compiler, excluding the translation itself, is the quality of errors it produces. The easier the errors are to understand and reason about, the easier the user can fix them. Therefore, when designing a compiler, extreme care must be taken to ensure that the errors are as clear as possible. Language like *C++* are notorious for having frustrating errors [20], while languages like *Rust* are praised for the quality of their errors. This is an important aspect to consider when designing a language, as it can make or break the user experience. Following guidelines such as the ones in [20] can help in the design of a compiler and greatly improve user experience.

COMPONENTS

Compilers vary widely in their implementation, however, they all perform the same basic actions that may be separated into three distinct components:

- the frontend: which parses the code and performs semantic analysis;
- the middle-end: which performs optimisations on the code;
- the backend: which generates the executable artefacts.

The frontend checks whether the program is correct in terms of its usage of the syntax and semantics. It produces errors that should be helpful for the user [20]. Additionally, in statically typed languages, it performs type checking to ensure that types are correct and operations are valid. In general, such as in the case of *Rust*, it is the frontend that produces a simplified, more descriptive, version of the code to be used in further stages [21].

The middle-end performs multiple functions, but generally, it performs optimisations on the code. These optimisations can be of various types, and are generally used to improve the performance of the final executable. As will be discussed in Section 5, while performance is important, it is not the main focus of the proposed language. Therefore, the middle-end can be simplified.

Finally, the backend, has the task of producing the final executable. This is a complex topic in and of itself, as it requires the generation of code for the target architecture. In the case of *Rust*, this is done by the LLVM compiler framework [21]. However, as with the middle-end, the final solution suggested in this work will not require the generation of traditional

executable artefacts. However, some of the tasks that one may group under the backend, such as place-and-route, will still be required and are complex enough to warrant their own research.

3.2.c HARDWARE-PROGRAMMER & RUNTIME



DEFINITION : The **hardware-programmer** is a tool that allows the user to write their compilation artefacts to the device [22]. It is generally a piece of software that communicates with the device through a dedicated interface, such as a USB port. Most often, it is provided by the manufacturer of the device.

The hardware-programmer is an important part of the ecosystem, as it is required to program the physical hardware. Usually it is also involved in debugging the device, such as with interfaces like JTAG (*Joint Test Action Group - A standard for testing integrated circuits*). However, as this may be considered part of the hardware itself, it will not be further discussed in this section. However, it must be considered as the software must be able to communicate with the device.



DEFINITION : The **runtime** is a program that runs on the device to provide the base functions of the device, such as initialization, memory management, and other low-level functions [19]. It is generally provided by the manufacturer of the device.

In the case of a photonic processor, while it may be of interest to think of what the runtime might look like and what functions it must perform for the rest of the ecosystem to work, it is therefore not the focus of this work. The runtime is a device-specific component, and as such, it is not possible to design it as a generic, reusable, component. Therefore, it is mentioned as a necessary component, and will be discussed in further details in Section 5 but will not be further considered in this section.

In general, the hardware-programmer and the runtime work hand-in-hand to provide the full programmability of the device. As the hardware-programmer is the interface between the user and the device, and the runtime is the interface between the device and the user's code compiled artefacts. Therefore, these two components are what allow the user's code to be, not only executed on the device, but also to have access to the device's resources.

3.2.d DEBUGGER



DEFINITION : A **debugger** is a program that allows the user to inspect the state of the program as it is being executed [19]. In the case of a hardware debugger, it generally works in conjunction with the hardware-programmer to allow the user to inspect the state of the device, pause execution and step through the code.

The typical features of debuggers include the ability to place break-points – point in the code where the execution is automatically paused upon reaching it – step through the code, inspect the state of the program, then resume the execution of the program. Another common feature is the ability to pause on exception, essentially, when an error occurs, the debugger will pause the execution of the program and let the user inspect what caused this error and observe the list of function calls that lead to the error.

Some of the functions of a debugging interface are hard to apply to analog circuitry such as in the case of photonic processors. And it is evident that traditional step-by-step debugging is not possible due to the realtime, continuous nature of

analog circuitry. However, it may be possible to provide mechanisms for inspecting the state of the processor by sampling the analog signals present within the device.

Due to the aforementioned limitations of existing, digital debuggers, no existing tool can work for photonic processors. Instead, traditional analog electronic debugging techniques, such as the use of an oscilloscope are preferable. However, traditional tools only allow the user to inspect the state at the edge of the device, therefore, inspecting issues inside of the device require routing signals to the outside of the chip, which may not always be possible. However, it is interesting to note that this is an active area of research [23, 24, 25], for analog electronics at least, and it would be interesting to see what future research yields and how much introspection will be possible with “analog debuggers”.

3.2.e CODE FORMATTER



DEFINITION : A **code formatter** is a program that takes code as input and outputs the same code, but formatted according to a set of rules [26]. It is generally used to enforce a consistent style across a codebase such as in the case of the *BSD project* [26] and *GNU style* [27].

Most languages have code formatters such as *rustfmt* for *Rust* and *ClangFormat* for the *C* family of languages. These tools are used to enforce rules on styling of code, they play an important role in keeping code bases readable and consistent. Although not being strictly necessary, they can enhance the programmer's experience. Additionally, some of these tools have the ability to fix certain issues they detect, such as *rustfmt*.

Most commonly, these tools rely on *Wadler-style* formatting [28]. Due to the prominence of this formatting architecture, it is likely that, when developing a language, a library for formatting code will be available. This makes the development of a formatting code much easier as it is only necessary to implement the rules of the language.

3.2.f LINTING



DEFINITION : A **linter** is a program that looks for common errors and stylistic issues in code. It is used in conjunction with a formatter to enforce a consistent style across a codebase. They also help mitigate the risk of common errors and bugs that might occur in code.

As with formatting, most languages have linters made available either through officially maintained tools or with community maintained initiatives. As these tools provide means to mitigate common errors and bugs, they are an important part of the ecosystem. They can be built as part of the compiler directly, or as a separate tool that can be run on the codebase. Additionally, linters often lack support for finding common errors in the usage of external libraries. Therefore, when developing an API, linters cannot check for proper usage of the API itself and care must be done to ensure that the API is used correctly, such as making the library less error-prone through strong typing.

However, linters are limited in their ability to detect only common errors and stylistic issues, as they can only check errors and issues for which they have pre-made rules. They cannot check for more complex issues such as logic errors. However, the value of catching common errors and issues cannot be understated. Therefore, whether selecting a language to build an API or creating a custom language, it is important to consider the availability and quality of linters.

As for implementation of linters, they generally rely on a similar architecture than formatters, using existing components of the compiler to read code. However, they differ by matching a set of rules on the code to find common errors. Creating a

good linter is therefore more challenging than creating a good formatter as the number of rules required to catch common errors may be quite high. As an example *Clippy*, *Rust*'s linter, has 627 rules [29].

Interestingly, as in the case of *Clippy*, some rules can also be used to suggest better, more readable ways of writing code. For example, *Clippy* has a rule that suggests lowering cognitive load using the rule `clippy::cognitive_complexity` [29]. This rule suggests that functions that are too complex as defined in the literature [30] should be either reworked or split into smaller, more readable code units.

3.2.g CODE EDITOR



DEFINITION : A **code editor** is a program that allows the editing of text files. It generally provides features that are aimed at software development such as syntax highlighting, code completion, and code navigation.

As previously mentioned, most code editors also provide features aimed at software development. Features such as syntax highlighting: which provides the user with visual cues about the structure of the code, code completion: which suggest possible completions for the code the user is currently writing, and code navigation: allows the user to jump to the definition or user of a function, variable, or type. These features help the user be more productive and navigate codebases more easily.

In general, it is not the responsibility of the programming language to make a code editor available. Fully featured programming editors are generally called IDEs (*Integrated Development Environment*). Indeed, most users have a preferred choice of editor with the most popular being *Visual Studio Code*, *Visual Studio* – both from *Microsoft* – and *IntelliJ* – a Java-centric IDE from *JetBrains* [31]. Additionally, most editors have support for more than one language, either officially or through community maintained plugins – additional software that extends the functionality of the editor.

Therefore, when creating a new language, effort should not go towards creating a new editor as much as supporting existing editors. This is usually done by creating plugins for common editors, however this approach leads to repetition as editors use different languages for plugin development. Over the past few years, a new standard, LSP (*Language Server Protocol*), has established itself as a de-facto standard for editor support [32]. Allowing language creators to provide an LSP implementation and small wrapper plugins for multiple editors greatly reducing the effort required to support multiple editors. LSP was originally introduced by *Microsoft* for *Visual Studio Code*, but has since been adopted by most editors [32].

3.2.h TESTING & SIMULATION



DEFINITION : **Testing** is the process of checking that a program produces the correct output for a given input. It is generally done by writing a separate program that runs parts – or the entirety – of the tested program and checks that it produces an output, and that the produced output is correct.

Testing can generally be seen as a way of checking that a program works as intended. Checking for logical errors rather than syntactic errors, as the compiler would. Tests can be written ahead of the writing of the program, this is then called TDD (*Test Driven Development*) [33]. Additionally, external software can provide metrics such as *code coverage* that inform the user of how much of their code is being tested [34].

Testing also comes in several forms, one may write *unit tests* that test a single function, *integration tests* that test the interaction between functions or module, *regression tests* that test that a bug was fixed and does not reappear in newer

versions, *performance tests* – also called *benchmarks* – which test the performance of the programs or parts of the program, and *end-to-end tests* which test the program as a whole.

Additionally, there also exists an entirely different kind of tests called *constrained random* which produces random, but correct, input to a program and checks that, in no conditions, does the program crash. This is generally utilized to find edge cases that are not properly handled as well as testing the robustness of the program – especially areas concerning security and memory management.

Most modern programming language such as *Rust* provide a testing framework as part of the language ecosystem. However, these testing framework may need to be expanded to provide library-specific features to test more advanced usage. As an example, one may look at libraries like *Mockito* which provides features for HTTP (*Hypertext Transfer Protocol -- the protocol used for web navigation*) testing in rust [35].

Therefore, when developing an API, it is important to consider how the API itself will be tested, but also how the user is expected to test their usage of the API. Additionally, when creating a language, it is important to consider how the language will be tested, and what facilities will be provided to the user for testing of their code.



DEFINITION : Simulation is the process of running a program that simulates the behavior of a physical device. It is used to test that HDLs produce the correct state for a given input and starting state, while also checking that the program does so in the correct timing, power consumption limits, etc.

Simulation is more specific to HDLs and embedded development than traditional computer development, where the user might want to programmatically test their code on the target platform without needing the physical device to be attached to a computer. For this reason, the hardware providers make simulators available to their users. These simulators are used to run the user's code as if it was running on real hardware, providing the user with tools for introspection of the device and checking that the program behaves as expected.

As an example, *Xilinx* provides a simulator for their FPGAs called *Vivado Simulator*. This simulator allows the user to run their code on a simulated FPGA and check that the output is correct. This is an important tools for the users of HDLs as it allows them to test their code without needed access to the physical devices. Furthermore, it allows programmers working on ASICs (*Application Specific Integrated Circuit*) to simulate their code, and therefore their design before manufacturing of a prototype.

There exists a plethora of simulation tools, as previously mentioned, *Vivado Simulator* allows users to test their FPGA code, other tools such as *QEMU* allow users to test embedded platforms. Additionally, a lot of analog simulations tools exist, most notably the *SPICE* family of tools, which allow the simulation of analog electronics. There is also work being done to simulate photonic circuits using *SPICE* [6].

Finally, there also exist tools for physical simulation, such as *Ansys Lumerical* which are physical simulation tools that simulate the physical interactions of light with matter. These tools are used during the creation of photonic components used when creating PICs. However, they are generally slow and require large amounts of computation power [4, 5].

Therefore, when creating an API or a language for photonic processor development, it is desirable to consider how simulation will be performed and the level of details that this simulator will provide. The higher the amount of details, the higher the computational needs.

VERIFICATION

As previously mentioned, when writing HDL code, it is desirable to simulate the code to check that it behaves correctly. Therefore, it may even be desirable to automatically simulate code in a similar way that unit tests are performed. This action of automatically testing through simulation is called *verification*.

As verification is an important part of the HDL workflow and ecosystem. It is critical that any photonic programming solution provides a way to perform verification. This would be done by providing both a simulator and a tester and then providing a way of interface both together to perform verification.

3.2.i PACKAGE MANAGER



DEFINITION : A **package manager** or **dependency manager** is a tool that allows users to install and manage dependencies of their projects. These dependencies are generally libraries, but they can also be tools such as testing frameworks, etc.

Package management is an integral part of modern language ecosystems. It allows users to easily install dependencies from the community as well as share dependencies with the community. This is done through the use of a global repository of packages. Additionally, some package managers provide a way to create private repositories for protection of intellectual property.

This last point is of particular interest for hardware description. It is common in the hardware industry to license the use of components – generally called IPs (*Intellectual Property*). Therefore, any package manager designed to be used with an HDL must provide a way of protecting the intellectual property of package providers and users alike.

Additionally, package manager often offer version management, allowing the user to specify which version of a package they wish to use. As well as allowing package providers to update their packages as they get refined and improved. The same can be applied for hardware description as additional features may be added to a component, or hardware bugs may be fixed.

Finally, package managers usually handle nested dependencies, that is, they are able to resolve the dependencies of the dependencies, making the rule of a user wishing to use a specific package easier. This lets creators of dependencies themselves build on top of existing community solutions, providing for a more cohesive ecosystem. It is also important to point out that nested dependencies can cause conflicts, and therefore, package managers must provide a way to resolve these conflicts. This is usually done using *semantic versioning* which is a way of specifying version number that allow, to some degree, automatic conflict resolution [36].

3.2.j DOCUMENTATION GENERATOR

3.2.k BUILD SYSTEM

3.2.l SUMMARY

As has been showed, in order to build a complete, user friendly ecosystem, a lot of components are preferred. Official support for these components might be preferred as they lead to lower fracturing of their respective ecosystems. In Table 1, an overview of components that are desirable, along with a short description and their applicability for different scenarios as mentioned.

COMPONENT	DESCRIPTION	APPLICABILITY	
		API DESIGN	LANGUAGE DESIGN
LANGUAGE SPECIFICATION	Defines the syntax and semantics of the language.	✓	✓
COMPILER	Converts code written in a high-level language to a low-level language.	✓	✓ (interpreted ¹)
HARDWARE-PROGRAMMER & RUNTIME	Allows the execution of code on the hardware.	✓	✓
DEBUGGER	Allows the user to inspect the state of the program at run-time.	✓	✓
CODE FORMATTER	Allows the user to format their code in a consistent way.	⚙️	✓
LINTER	Allows the user to check their code for common mistakes.	✗	⚙️
CODE EDITOR	Allows the user to write code in a user-friendly way.	✗ (provided by the ecosystem ²)	✗
TESTING & SIMULATION	Allows the user to test their code.	✓	✓
PACKAGE MANAGEMENT	Allows the user to install and manage dependencies.	⚙️	⚙️
DOCUMENTATION GENERATOR	Allows the user to generate documentation for their code.	✓	⚙️
BUILD SYSTEM	Allows the user to build their code.	✓	✓

Table 1: This table shows the different components that are needed (✓), desired (⚙️) or not needed (✗) for an ecosystem. It compares their applicability for different scenarios, namely whether developing an API that is used to program photonic processors or whether creating a new language for photonic processor development.

3.3 OVERVIEW OF SYNTAXES

3.4 COMPARISON OF EXISTING PROGRAMMING ECOSYSTEMS



With the previous sections, it can be seen that creating a user-friendly ecosystem revolves around the creation of tools to aid in development. The compiler and language cannot be created in isolation, and the ecosystem as a whole has to be considered to achieve the broadest possible adoption.

Depending on the choice of implementation, the components of the ecosystem will change. However, whether the language already exists or whether it is created for the purpose of programming photonic processor, special care needs to be taken to ensure high usability and productivity through the creation of tools to aid in development.

As will be discussed in Section 5, the chosen solution will be the creation of a custom DSL for photonic processors. This will be done due to the unique needs of photonic processors, and the lack of existing languages that can be used for the development of such devices. And this ecosystem will need to be created from scratch. However, the analysis done in this section will be used to guide the development of this ecosystem.

3.5 ANALYSIS OF PROGRAMMING PARADIGMS

3.5.a IMPERATIVE PROGRAMMING

3.5.b FUNCTIONAL PROGRAMMING

3.5.c OBJECT-ORIENTED PROGRAMMING

3.5.d LOGIC PROGRAMMING

3.5.e DATAFLOW PROGRAMMING

3.6 EXISTING FRAMEWORK

3.7 SUMMARY

After comparing existing ecosystems as well as the existing framework used to program photonic processors, further discussion on ...



Should a new programming language be created for photonic processors?

- What type of programming paradigm should be used?
- What features should be included in the language?
- What tools should be created to aid in the development?
- What existing programming languages, if any, should be used as a base?

4.

TRANSLATION OF INTENT

5.

THE PHÔS PROGRAMMING LANGUAGE

5.1 PHÔS: AN INITIAL SPECIFICATION

5.2 STANDARD LIBRARY

5.3 COMPILER ARCHITECTURE

5.3.a LEXING

5.3.b PARSING

5.3.c THE ABSTRACT SYNTAX TREE

5.3.d DESUGARING

5.3.e AST TO HIGH-LEVEL INTERMEDIARY REPRESENTATION

5.3.f HIR TO MEDIUM-LEVEL INTERMEDIARY REPRESENTATION

5.3.g MIR TO BYTECODE

5.4 VIRTUAL MACHINE

5.5 EXECUTION ARTEFACTS

5.6 MARSHALLING LIBRARY

5.6.a MOVING DATA AROUND

5.6.b MODULARITY

6.

EXAMPLES OF PHOTONIC CIRCUIT PROGRAMMING

6.1 USING TRADITIONAL PROGRAMMING LANGUAGES

7.

EXTENDING PHÔS TO GENERIC CIRCUIT DESIGN

8.

SIMULATION IN PHÔS

8.1 Co-SIMULATION WITH DIGITAL ELECTRONIC

8.2 TOWARDS CO-SIMULATION WITH ANALOG ELECTRONIC

9.

FUTURE WORK

10.

CONCLUSION

BIBLIOGRAPHY

- [1] W. Bogaerts, D. Pérez, et al., "Programmable photonic circuits," *Nature*, vol. 586, no. 7828, pp. 207–216, Oct. 2020, doi: 10.1038/s41586-020-2764-0. Accessed: Mar. 10, 2023. [Online]. Available: <https://www.nature.com/articles/s41586-020-2764-0>
- [2] R. L. Geiger, P. E. Allen, and N. R. Stader, "VLSI design techniques for analog and digital circuits," 1990. [Online]. Available: https://www.researchgate.net/profile/Arturo-Salz-2/publication/4218954_IRSIM_an_incremental_MOS_switch-level_simulator/links/54909e260cf214269f27c7eb/IRSIM-an-incremental-MOS-switch-level-simulator.pdf
- [3] "Imperative programming: Overview of the oldest programming paradigm," 2020. Accessed: Mar. 27, 2023. [Online]. Available: <https://www.ionos.com/digitalguide/websites/web-development/imperative-programming/>
- [4] W. Bogaerts, and L. Chrostowski, "Silicon Photonics Circuit Design: Methods, Tools and Challenges," *Laser & Photon. Reviews*, vol. 12, no. 4, p. 1700237, Apr. 2018, doi: 10.1002/lpor.201700237. Accessed: Mar. 27, 2023. [Online]. Available: <https://onlinelibrary.wiley.com/doi/10.1002/lpor.201700237>
- [5] E. Alerstam, T. Svensson, and S. Andersson-Engels, "Parallel computing with graphics processing units for high-speed Monte Carlo simulation of photon migration," *J. Biomed. Opt.*, vol. 13, no. 6, p. 60504, 2008, doi: 10.1117/1.3041496. Accessed: Mar. 27, 2023. [Online]. Available: <http://biomedicaloptics.spiedigitallibrary.org/article.aspx?doi=10.1117/1.3041496>
- [6] Y. Ye, T. Ullrick, W. Bogaerts, T. Dhaene, and D. Spina, "SPICE-Compatible Equivalent Circuit Models for Accurate Time-Domain Simulations of Passive Photonic Integrated Circuits," *J. Lightw. Technol.*, vol. 40, no. 24, pp. 7856–7868, Dec. 2022, doi: 10.1109/JLT.2022.3206818. Accessed: Mar. 10, 2023. [Online]. Available: <https://ieeexplore.ieee.org/document/9893343/>
- [7] W. Bogaerts, and A. Rahim, "Programmable Photonics: An Opportunity for an Accessible Large-Volume PIC Ecosystem," *IEEE J. Sel. Topics Quantum Electronics*, vol. 26, no. 5, pp. 1–17, Sep. 2020, doi: 10.1109/JSTQE.2020.2982980. Accessed: Mar. 10, 2023. [Online]. Available: <https://ieeexplore.ieee.org/document/9049105/>
- [8] D. Marpaung, J. Yao, and J. Capmany, "Integrated microwave photonics," *Nature Photon.*, vol. 13, no. 2, pp. 80–90, Feb. 2019, doi: 10.1038/s41566-018-0310-5. Accessed: Mar. 10, 2023. [Online]. Available: <https://www.nature.com/articles/s41566-018-0310-5>
- [9] C. Sorace-Agaskar, J. Leu, M. R. Watts, and V. Stojanovic, "Electro-optical co-simulation for integrated CMOS photonic circuits with VerilogA," *Opt. Electron.*, vol. 23, no. 21, p. 27180, Oct. 2015, doi: 10.1364/OE.23.027180. Accessed: Mar. 27, 2023. [Online]. Available: <https://opg.optica.org/abstract.cfm?URI=oe-23-21-27180>
- [10] A. M. Smith, J. Mayo, et al., "Digital/analog cosimulation using cocotb and xyce.," 2018, doi: 10.2172/1488489. [Online]. Available: <https://www.osti.gov/biblio/1488489>
- [11] D. Pérez-López, A. López, P. DasMahapatra, and J. Capmany, "Multipurpose self-configuration of programmable photonic circuits," *Nature Commun.*, vol. 11, no. 1, p. 6359, Dec. 2020, doi: 10.1038/s41467-020-19608-w. Accessed: Mar. 10, 2023. [Online]. Available: <https://www.nature.com/articles/s41467-020-19608-w>

- [12] J. Capmany, I. Gasulla, and D. Pérez, "The programmable processor," *Nature Photon.*, vol. 10, no. 1, pp. 6–8, Jan. 2016, doi: 10.1038/nphoton.2015.254. Accessed: Mar. 10, 2023. [Online]. Available: <http://www.nature.com/articles/nphoton.2015.254>
- [13] D. Perez, I. Gasulla, and J. Capmany, "Programmable Multifunctional Photonics ICs," arXiv, 2019. Accessed: Mar. 28, 2023. [Online]. Available: <http://arxiv.org/abs/1903.04602>
- [14] A. Ghatak, and K. Thyagarajan, *Introduction to Fiber Optics*, Cambridge: Cambridge University Press, 1998. Accessed: Mar. 28, 2023. [Online]. Available: <http://ebooks.cambridge.org/ref/id/CB09781139174770>
- [15] Y. Xing, M. U. Khan, A. Ribeiro, and W. Bogaerts, "Behavior Model for Directional Coupler," in *Proc. Symp. IEEE Photon. Soc. Benelux*, Delft, The Netherlands, Jan. 2017.
- [16] D. M. Jones, "Forms of language specification," 2007. Accessed: May 16, 2023. [Online]. Available: <http://www.knosof.co.uk/vulnerabilities/langconform.pdf>
- [17] K. S. Chacko, "Case study on universal verification methodology(uvm) systemc testbench for rtl verification," 2019.
- [18] The Rust Reference. <https://doc.rust-lang.org/nightly/reference/> (accessed: May 16, 2023).
- [19] A. V. Aho, M. S. Lam, R. Sethi, and J. D. Ullman, "Compilers: principles techniques and tools. 2007," *Google Scholar Google Scholar Digit. Library Digit. Library*, 2006.
- [20] B. A. Becker, P. Denny, et al., "Compiler Error Messages Considered Unhelpful: The Landscape of Text-Based Programming Error Message Research," in *Proc. Work. Group Reports Innov. Technol. Comput. Sci. Educ.*, Aberdeen Scotland Uk, Dec. 2019, pp. 177–210, doi: 10.1145/3344429.3372508. Accessed: May 16, 2023. [Online]. Available: <https://dl.acm.org/doi/10.1145/3344429.3372508>
- [21] Rust Compiler Development Guide. <https://rustc-dev-guide.rust-lang.org/> (accessed: May 16, 2023).
- [22] R. Czerwinski, and D. Kania, *Finite State Machine Logic Synthesis for Complex Programmable Logic Devices*, vol. 231, Springer Science & Business Media, 2013.
- [23] S. Szczesny, "HDL-Based Synthesis System with Debugger for Current-Mode FPAA," *IEEE Trans. Computer-Aided Des. Integr. Circuits Syst.*, p. 1, 2017, doi: 10.1109/TCAD.2017.2740295. Accessed: May 17, 2023. [Online]. Available: <http://ieeexplore.ieee.org/document/8010823/>
- [24] M. C. Felgueiras, G. R. Alves, and J. M. M. Ferreira, "A built-in debugger for 1149.4 circuits," 2007.
- [25] V. Motel, "Simulation and debug of mixed signal virtual platforms for hardware-software co-development," 2014.
- [26] F. documentation project mailing list, "Style(9)," in *Freebsd Kernel Developer's Manual*, FreeBSD Kernel Developer's Manual. <https://man.freebsd.org/cgi/man.cgi?query=style&sektion=9> (accessed: May 17, 2023).
- [27] R. S. et AL, "5.1 formatting your source code," in *GNU Coding Standards*, GNU Coding Standards. <https://www.gnu.org/prep/standards/standards.html#Formatting> (accessed: May 17, 2023).
- [28] P. Wadler, and J. Kilmer, "A prettier printer," 2002. Accessed: May 17, 2023. [Online]. Available: <https://homepages.inf.ed.ac.uk/wadler/papers/prettier/prettier.pdf>
- [29] R. Clippy, "Clippy lints," GNU Project. <https://rust-lang.github.io/rust-clippy/master/index.html> (accessed: May 17, 2023).
- [30] e. a. G. Ann Campbell, "Cognitive Complexity - a new way of measuring understandability." [Online]. Available: <https://www.sonarsource.com/docs/CognitiveComplexity.pdf>
- [31] S. Overflow, "Stack overflow developer survey 2022." <https://survey.stackoverflow.co/2022> (accessed: May 18, 2023).

- [32] J. Kjær Rask, F. Palludan Madsen, N. Battle, H. Daniel Macedo, and P. Gorm Larsen, "The Specification Language Server Protocol: A Proposal for Standardised LSP Extensions," *Electronic Proc. Theor. Comput. Sci.*, vol. 338, pp. 3–18, Aug. 2021, doi: 10.4204/EPTCS.338.3. Accessed: May 18, 2023. [Online]. Available: <http://arxiv.org/abs/2108.02961v1>
- [33] J. E. McDonough, "Test-driven development," *Automated Unit Testing Abap*, 2021.
- [34] M. Ivanković, G. Petrović, R. Just, and G. Fraser, "Code coverage at Google," in *Proc. 2019 27th ACM Joint Meeting Eur. Softw. Eng. Conf. Symp. Foundations Softw. Eng.*, Tallinn Estonia, Aug. 2019, pp. 955–963, doi: 10.1145/3338906.3340459. Accessed: May 18, 2023. [Online]. Available: <https://dl.acm.org/doi/10.1145/3338906.3340459>
- [35] e. a. Florin Lipan, "Mockito." <https://github.com/lipanski/mockito> (accessed: May 18, 2023).
- [36] P. Lam, J. Dietrich, and D. J. Pearce, "Putting the semantics into semantic versioning," in *Proc. 2020 ACM SIGPLAN Int. Symp. New Ideas, New Paradigms, Reflections Program. Softw.*, Virtual USA, Nov. 2020, pp. 157–179, doi: 10.1145/3426428.3426922. Accessed: May 18, 2023. [Online]. Available: <https://dl.acm.org/doi/10.1145/3426428.3426922>