

ACKNOWLEDGEMENTS

I would like to express my deepest gratitude to Prof. Wim Bogaerts and Prof. Dirk Stroobandt for their time, guidance, patience, and trust in applying for an *FWO* proposal to extend this Master Thesis. Through their advice and guidance, I have gained a breadth of knowledge and understanding that I will carry with me for the rest of my career. It is with great pleasure that I write this document to share my findings with them and others within the community.

I would also like to give my most heartfelt thanks to the best friend one could ever ask for: Thomas Heuschling, for his patience, friendship, guidance and all of the amazing moments we spent throughout our studies. I would also like to thank him for his help in proofreading this thesis and his advice on the PHÔS programming language. I also would like to thank Alexandre Bourbeillon for his help and advice for the creation of the formal grammar of the PHÔS programming language and being a great friend for over a decade.

I must also thank the incredible people that helped me proofread and improve my thesis: Daniel Csillag and Mossa Merhi Reimert for their time, advice and support. And Léo Masson for his help on programmatic visualization of hexagonal lattices and his advice regarding typesetting.

Finally, my parents, Evelyne Dekens and Baudouin d'Herbais de Thun, were also there for me every step of the way and I deeply thank them for their support and listening to my endless rambling about photonics and programming.

– Sébastien d'Herbais de Thun

Wavre, 16th of June 2023

REMARK ON THE MASTER'S DISSERTATION AND THE ORAL PRESENTATION

This master's dissertation is part of an exam. Any comments formulated by the assessment committee during the oral presentation of the master's dissertation are not included in this text.

PERMISSION OF USE ON LOAN

The author gives permission to make this master dissertation available for consultation and to copy parts of this master dissertation for personal use. In the case of any other use, the copyright terms have to be respected, in particular with regard to the obligation to state expressly the source when quoting results from this master dissertation.

- Sébastien d'Herbais de Thun

Wavre, 16th of June 2023

ABSTRACT

 Lorem ipsum dolor sit amet, consectetur adipiscing elit, sed do eiusmod tempor incididunt ut labore et dolore magna aliqua
 quiam quaerat voluptatem. Ut enim aequo doleamus animo, cum corpore dolemus, fieri.

TABLE OF CONTENTS

1 Introduction	1
1.1 Motivation	1
1.1.a Research questions	2
2 Programmable photonics	3
2.1 Photonic processors	3
2.1.a Components	4
2.1.b Meshes	6
2.1.c Potential use cases of photonic processors	7
2.1.d Embedding of photonic processor in a larger system	8
2.2 Circuit representation	9
2.2.a Feedforward approximation	10
2.3 Non-idealities	11
2.4 Initial design requirements	11
3 Programming of photonic processors	13
3.1 Programming languages as a tool	13
3.2 Typing in programming languages	14
3.3 Explicitness in programming languages	15
3.4 Components of a programming ecosystem	15
3.4.a Language specification & reference	16
3.4.b Compiler	17
3.4.c Hardware-programmer & runtime	18
3.4.d Debugger	19
3.4.e Code formatter	19
3.4.f Linting	20
3.4.g Code editor	20
3.4.h Testing & simulation	21
3.4.i Package manager	22
3.4.j Documentation generator	23
3.4.k Build system	24
3.4.l Summary	25
3.5 Overview of syntaxes	28
3.5.a Traditional programming languages	29
3.5.b Digital hardware description languages	32
3.5.c Comparison	33
3.5.d Analog simulation languages	37
3.6 Analysis of programming paradigms	37
3.6.a Imperative programming	37

3.6.b Object-oriented programming	37
3.6.c Functional programming	37
3.6.d Logic programming	37
3.6.e Dataflow programming	37
3.7 Existing framework	37
3.8 Long term compatibility and cross-vendor support	37
3.9 A primer on calculability and complexity	37
3.10 Hardware-software codesign	37
3.11 Summary	37
4 Translation of intent & requirements	40
4.1 Functional requirements	40
4.2 Programmability	41
4.3 Intrinsic operations	42
4.4 Constraints	46
4.5 Tunability & Reconfigurability	49
4.6 Simulation	52
4.7 Platform independence	53
4.8 Visualization	53
4.9 Calibration and variation mitigations	54
4.10 Resource management	55
4.11 Responsibilities and duties	56
5 The PHÔS programming language	57
5.1 Design	57
5.2 PHÔS: an initial specification	58
5.2.a Execution model	58
5.2.b Typing system	60
5.2.c Mutability, memory management and purity	60
5.2.d Signal types and semantics	61
5.2.e Primitive types and primitive values	62
5.2.f Composite types, algebraic types, and aliases	62
5.2.g Automatic return values	64
5.2.h Units, prefixes, and unit semantics	64
5.2.i Tuples, iterable types, and iterator semantics	65
5.2.j Patterns	66
5.2.k Branching and reconfigurability	67
5.2.l Variables, mutability, and tunability	68
5.2.m Piping operator and semantics	69
5.2.n Function and synthesizable blocks	70
5.2.o Modules and imports	71

5.2.p Closures and partial functions	71
5.2.q Loops, recursion, and turing completeness	73
5.2.r Constraints	73
5.2.s Unconstrained	74
5.2.t Stack collection and synthesizable non-signal types	75
5.2.u Language items and statements	76
5.2.v Expressions	77
5.3 Standard library	79
5.4 Compiler architecture	81
5.4.a Lexing	82
5.4.b Parsing	82
5.4.c The abstract syntax tree	84
5.4.d Abstract syntax tree: desugaring, expansion, and validation	85
5.4.e AST lowering, type inference, and exhaustiveness checking	87
5.4.f Constant evaluation, control flow, liveness, and pipe desugaring	89
5.4.g PHOS bytecode	93
5.4.h Compiler complexity	97
5.5 The virtual machine	98
5.5.a Why not use an existing VM?	98
5.5.b Stack-based architecture	99
5.5.c Signals, constraints, and intrinsics	99
5.5.d Example of bytecode execution	100
5.5.e Partial evaluation	101
5.6 Synthesis	103
5.6.a From intrinsic operations to gates	104
5.6.b Place-and-route	104
5.6.c Hardware abstraction library	104
5.7 Constraint solver and provers	105
5.7.a Constraint solver	105
5.7.b Prover	105
5.8 Marshalling library	106
5.8.a Example	108
6 Examples of photonic circuit programming	110
6.1 Lattice filter	110
6.2 Spectrometer	110
6.3 Beam forming	110
6.4 Coherent transceiver	110
6.5 Fiber sensing	110
6.6 Switch matrix	110

6.7 Analog matrix multiplication	110
7 Future work	111
7.1 Implementation	111
7.2 Dependent types & refinement types	111
7.3 Advanced constraint solving & constraint inference	111
7.4 Improve simulation using an ECS	111
7.5 Co-simulation with digital electronic	111
7.6 Towards co-simulation with analog electronic	111
7.7 Place-and-route	111
7.8 Programming of generic photonic circuits	111
7.9 Virtual machine improvements	111
7.10 WebAssembly and PHOS: distribution and portability	111
7.11 Language improvements	111
7.11.a Bitflags	111
7.11.b Error handling	111
7.11.c Generics	111
7.11.d Triggers and clocks	111
7.11.e Macros, reflection and meta programming	111
7.11.f Traits and type classes	112
7.11.g Dependent types and refinement types	112
7.11.h Algebraic effects	112
7.11.i Incremental compilation	112
7.12 PHOS for generic circuit design	112
8 Conclusion	113

GLOSSARY

YOU FORGOT THE GLOSSARY

2X2 TUNABLE COUPLER	<i>A tunable coupler with two inputs and two outputs</i>
ADC	<i>Analog to Digital Converter</i>
ADT	<i>Algebraic Data Type</i>
API	<i>Application Programming Interface</i>
ASIC	<i>Application Specific Integrated Circuit</i>
AST	<i>Abstract Syntax Tree</i>
BC	<i>Bytecode</i>
CFG	<i>Control Flow Graph</i>
CPLD	<i>Complex Programmable Logic Device</i>
CPU	<i>Central Processing Unit</i>
CST	<i>Concrete Syntax Tree</i>
DAC	<i>Digital to Analog Converter</i>
DRY	<i>Don't Repeat Yourself</i>
DSL	<i>Domain Specific Language</i>
DSP	<i>Digital Signal Processor</i>
ECS	<i>Entity-Component-System</i>
EDA	<i>Electronic Design Automation</i>
FFI	<i>Foreign Function Interface : a way to call functions from other languages</i>
FIR	<i>Finite Impulse Response</i>
FPGA	<i>Field Programmable Gate Array</i>
FPPGA	<i>Field Programmable Photonic Gate Array</i>
FSR	<i>Free Spectral Range</i>
GADT	<i>Generalized Algebraic Data Type</i>
GPL-3.0	<i>GNU General Public License version 3.0</i>
GPU	<i>Graphics Processing Unit – also commonly used for highly parallel computing</i>
HAL	<i>Hardware Abstraction Layer</i>
HDL	<i>Hardware Description Language</i>
HIR	<i>High-level Intermediate Representation</i>
HLS	<i>High Level Synthesis</i>
HPC	<i>High Performance Computing</i>
HTTP	<i>Hypertext Transfer Protocol – the protocol used for web navigation</i>
IC	<i>Integrated Circuit</i>
IDE	<i>Integrated Development Environment</i>

IIR	<i>Infinite Impulse Response</i>
I/O	<i>Input/Output</i>
IP	<i>Intellectual Property</i>
JTAG	<i>Joint Test Action Group – A standard for testing integrated circuits</i>
LLVM	<i>Low Level Virtual Machine</i>
LSP	<i>Language Server Protocol</i>
LUT	<i>Look Up Table</i>
MEMS	<i>Microelectromechanical Systems</i>
MIR	<i>Mid-level Intermediate Representation</i>
MIT	<i>The MIT license</i>
MZI	<i>Mach-Zehnder Interferometer</i>
PHOS	<i>Photonic Hardware Description Language</i>
PIC	<i>Photonic Integrated Circuit</i>
PPA	<i>Power, Performance, Area</i>
PRBS	<i>Pseudo Random Binary Sequence</i>
PRG	<i>Photonics Research Group</i>
RF	<i>Radio Frequency</i>
RTL	<i>Register Transfer Level</i>
SI	<i>Système international – the international system of units</i>
SMT	<i>Satisfiability Modulo Theories</i>
SOA	<i>Semiconductor Optical Amplifier</i>
SPICE	<i>Simulation Program with Integrated Circuit Emphasis</i>
SQL	<i>Structured Query Language</i>
TDD	<i>Test Driven Development</i>
VERILOG-A	<i>A continuous-time subset of Verilog-AMS</i>
VERILOG-AMS	<i>Verilog for Analog and Mixed Signal</i>
VHDL	<i>VHSIC Hardware Description Language</i>
VHSIC	<i>Very High Speed Integrated Circuit</i>
VM	<i>Virtual Machine</i>

LIST OF FIGURES

Figure 1: A hierarchy of programmable PICs (<i>Photonic Integrated Circuit</i>).	4
Figure 2: Different states of a 2x2 optical coupler.	5
Figure 3: Different kinds of programmable photonic meshes.	6
Figure 4: Figure showing the integration of a photonic processor with electronics and software.	9
Figure 5: A black box representation of a ring resonator.	10
Figure 6: Hierarchy of constraints.	47
Figure 7: Example of reconfigurability on a fictitious device.	51
Figure 8: Example visualization of a time-domain simulation result.	54
Figure 9: Responsibilities of each actor in the ecosystem.	56
Figure 10: Execution model of the PHOS programming language	58
Figure 11: Operator precedence in PHOS.	59
Figure 12: Automatic optical signal splitting schemes.	61
Figure 13: Compiler architecture of the PHOS programming language	81
Figure 14: Hierarchy of grammars that can be used to describe a language.	83
Figure 15: Partial result of parsing Listing 33.	84
Figure 16: CFG created from the code in Listing 40.	90
Figure 17: Signal flow diagram of Listing 43.	100
Figure 18: Graph representation of a single photonic elements.	103
Figure 19: Overview of the marshalling library.	107
Figure 20: Simulation results of the marshalling layer example.	109
Figure A.1: UML diagram of parts of the AST relevant for Section 5.4.c.	122
Figure A.2: Execution diagram of the stack of Section 5.5.d.	123
Figure A.3: Graph representation of a mesh.	124
Figure A.4: Layout of the circuit in the marshalling library example.	128

LIST OF TABLES

Table 1: Comparison of programming ecosystem components and their importance.	25
Table 2: This table compares the ecosystems of different programming and hardware description languages.	26
Table 3: Comparison of the different languages based on the criteria discussed in Section 3.11.	38
Table 4: Functional requirements for intent translation	41
Table 5: Intrinsic operations in photonic processors.	44
Table 6: Different constraints on signals along with their category and a short explanation.	48
Table 7: List of device resources and their description.	55
Table 8: Primitive types in PHÔS, showing the primitive types and their description. For numeric types, the minimum and maximum values are shown.	62
Table 9: The list of language items and statements supported in PHÔS	76
Table 10: The list of language expressions supported in PHÔS	77
Table 11: Instruction set of the PHÔS VM (<i>Virtual Machine</i>).	93

LIST OF LISTINGS

Listing 1: Simple function that prints "Hello, world!", in <i>Rust</i> .	24
Listing 2: Function that prints "Hello, {name}!" with a custom name, in <i>Rust</i> .	24
Listing 3: <i>FizzBuzz</i> implemented in <i>C</i> , based on the <i>Rosetta Code</i> project [1].	30
Listing 4: <i>FizzBuzz</i> implemented in <i>Rust</i> , based on the <i>Rosetta Code</i> project [1]	30
Listing 5: <i>FizzBuzz</i> implemented in <i>Python</i> , based on the <i>Rosetta Code</i> project [1].	31
Listing 6: Example of a n -bit adder in <i>VHDL</i> , based on [2].	34
Listing 7: Example of a n -bit adder in <i>MyHDL</i> , based on [2].	35
Listing 8: Example of a n -bit adder in <i>SystemC</i> , based on [2].	35
Listing 9: Optical signal splitting example	61
Listing 10: Example in PHÔS of an ADT type.	63
Listing 11: Example in PHÔS of composite types.	63
Listing 12: Example in PHÔS of type aliases, showing the creation of a <i>Voltage</i> type alias for <i>int</i> .	64
Listing 13: Example in PHÔS of automatic and explicit return values.	64
Listing 14: Example in PHÔS of SI units.	65
Listing 15: Example in PHÔS of tuples as containers.	65
Listing 16: Example in PHÔS of unsized tuples as containers	66
Listing 17: Example in PHÔS of iterable tuples.	66
Listing 18: Example in PHÔS of patterns.	66
Listing 19: Example in PHÔS of branching.	67
Listing 20: Example in PHÔS of variable declaration, assignment, and update.	68
Listing 21: Example in PHÔS of tunability.	69
Listing 22: Example in PHÔS of the piping operator.	69
Listing 23: Example in PHÔS of the piping operator on iterable values.	70
Listing 24: Example in PHÔS of a function.	70
Listing 25: Example in PHÔS of a synthesizable block.	70
Listing 26: Example in PHÔS of an import.	71
Listing 27: Example in PHÔS of a closure.	71
Listing 28: Example in PHÔS of a Fn closure (a), a Syn closure (b), and a SynOnce closure (c).	72
Listing 29: Example in PHÔS of partial function in PHÔS.	72
Listing 30: Example in PHÔS of a loop.	73
Listing 31: Example in PHÔS of a constrained synthesizable block.	74
Listing 32: Example in PHÔS of an unconstrained synthesizable block.	74
Listing 33: Example of lexing in PHÔS.	82
Listing 34: Example used to show the desugaring, AST expansion, and AST validation in PHÔS.	85
Listing 35: Demonstration of feature gate checking in PHÔS, using the example from Listing 34.	86
Listing 36: Example used to show the desugaring of return statements, AST expansion, and AST validation in PHÔS.	86
Listing 37: Example of name resolution in PHÔS, showing the process of name resolution, using the example from Listing 34.	86

Listing 38: Example of name stripping and type inference in PHOS, showing the process of name stripping and type inference, using the example from Listing 34. All nodes are annotated with their type, all variables, arguments, function names, etc. have been renamed with an ID shown here as \$n, where n is a number.	87
Note that this is not valid PHOS syntax and is only used to illustrate the process of name stripping and type inference. In practice, the HIR would be a flattened tree-like data structure, similar to the AST, not a textual representation.	88
Listing 39: Example of exhaustiveness checking in PHOS when using constraints.	89
Listing 40: Code example in PHOS and code-equivalent representation of its MIR expanded version.	90
Listing 41: Code example in PHOS, showing constant inlining and evaluation.	91
Listing 42: Code example in PHOS, showing pipe desugaring.	92
Listing 43: Code example in PHOS, showing the signal processing tree.	100
Listing 44: Code example in PHOS, showing original code and resulting bytecode.	101
Listing 45: Code example in PHOS, showing the original unsynthesizable code (a), and the fixed code (b)	102
Listing A.1: PHOS example used in Listing A.2.	126
Listing A.2: Example of the marshalling library.	126
Listing A.3: Example of the marshalling library for simulation.	127

ACCESSIBILITY IN THIS DOCUMENT

Short overview of accessibility and readability features of this document.

ACCESSIBILITY

This document was designed with accessibility to color blind and visually impaired people in mind. The colors used are generally chosen to have good contrast for color blind individuals, as can be seen [here](#). Most colored elements are accompanied by an icon, generally from the unicode standard to make it screen reader friendly. Additionally, all images have alternate text descriptions.

NAVIGATION

All elements and references are clickable for ease of navigation in the document. Additionally, all figures, table, glossary entries, and references are clickable and will take you to the appropriate section. External links, those being links that lead to a website, are highlighted in blue and underlined.

INFO BOXES

For improved readability and breaking up of the monotony of the text, this document uses info boxes. These boxes are used to highlight important information, such as definitions, remarks, conclusion and important hypotheses. Below you will find a full list of the different types of info boxes used in this document.

DEFINITION: This is a **definition**, the word or phrase in bold is the term being defined. They are generally



Adapted from the literature and are used for important elements that are not common knowledge for photonic engineers.

[Definitions usually have a source in the footer](#)



This is an info box, it contains information that is tangential or useful for the understanding of the document, but not essential.

Note: This is a note, additional information that is not essential for the understanding of the document, but is useful for the reader.



This is a question box, it contains an important research question or hypothesis that is being investigated in the document.

[The footer contains a link to where the question is answered.](#)



This is a conclusion or summary box, it contains a summary with key information that are needed for subsequent sections. Additionally, this is where answers to questions and hypothesis are given.

1.

INTRODUCTION

TODO

1.1 MOTIVATION

This section serves as the motivation for the research and development of appropriate abstractions and tools for the design of photonic circuits, especially as it pertains to the programming of so-called Photonic FPGAs [3] or Photonic Processors. As with all other types of circuit designs, such as digital electronic circuits, analog electronic circuits and RF circuits, appropriate abstractions can allow the designer and/or engineer to focus on the functionality of their design rather than the implementation [4]. One may draw parallels between the abstraction levels used when designing circuits and the abstractions used when designing software. Most notably the distinction made in the software-engineering world between imperative and declarative programming. The former is concerned with the "how" of the program while the latter is focused on the "what" of the program [5].

At a sufficiently high level of abstraction, the designer is no longer focusing on the implementation details (imperative) of their design, but rather on the functionality and behavioural expectations of their design (declarative) [5]. In turn, this allows the designer to focus on what truly matters to them: the functionality of their design.

Currently, a lot of the work being done, on photonic circuits, is done at a very low level of abstraction, close to the component-level [6]. This leads to several issues for broader access to the fields of photonic circuit design. Firstly, it requires expertise and understanding of the photonic component, their physics and the, sometimes complex, relationship between all of their design parameters. Secondly, it requires a large amount of time and effort to design and simulate a photonic circuit. Physical simulation of photonic circuit is generally slow [6, 7], which has led to efforts to simulate photonic circuit using SPICE [8]. Finally, the design and implementation of photonic circuit is generally expensive, requiring taping-out of the design and working with a foundry for fabrication. This increases the cost, but also increases the time to market for the product [9].

This therefore means, that there is a large interest in constructing new abstractions, method of simulation and design tools for photonic circuit design. Especially for rapid prototyping and iteration of photonic circuits. This is the reason that research in the field of programmable photonics, and especially recirculating programmable photonics has had growing interest in the past few years. This master's thesis has for purpose to find new ways in which the user can easily design their photonic circuit and program them onto those programmable PICs [9].

Additionally, photonic circuits are often not the only component in a system. They are often used in conjunction with other technologies, such as analog electronics, used in driving the photonic components, digital electronic, to provide control and feedback loops and RF to benefit from the high bandwidth, high speed capabilities of photonics [10]. Therefore, it is of interest to the user to co-simulate [6, 11] their photonic circuits with the other components of their systems. This is a problem that is partly addressed using SPICE simulation [8]. However, especially with regards to digital co-simulation, SPICE tools are often lacking, making the process difficult [12], relying instead on alternatives such as Verilog-A.

In this work, the beginning of a solution to these problems will be offered by introducing a new way of designing photonic circuit using code, a novel way of simulating these circuits and a complete workflow for the design and programming of circuit will be presented. Finally, an extension of the simulation paradigm will be introduced, allowing for the co-simulation of the designs with digital electronics, which could, in time, be extended to analog electronics as well.

1.1.a RESEARCH QUESTIONS

The main goal of this work is to design a system to program photonic circuits, this entails the following:

1. How to express the user's intent?
 - What programming languages and paradigms are best suited?
 - What workflows are best suited?
 - How does the user test and verify their design?
2. How to translate that intent into a programmable PIC configuration?
 - What does a compiler need to do?
 - How to support future hardware platforms?
 - What are the unit operations that the hardware platform must support?

The remainder of this work will be structured following these questions until the formulation of thorough answers to them; followed by a series of mockups to demonstrate the potential use of the workflow. Finally, demonstrations based on the prototype of the aforementioned workflow will be presented showing the potential and the capabilities of the simulation system.

2.

PROGRAMMABLE PHOTONICS

As previously mentioned in Section 1.1, the primary goal of this thesis is to find which paradigms and languages are best suited for the programming of photonic FPGAs. However, before discussing these topics in detail, it is necessary to start discussing the basic of photonic processors. This chapter will therefore start by discussing what photonic processors are, what niche they fill and how they work. From this, the chapter will then move on to discuss the different types of photonic processors and how they differ from one another. Finally, this chapter will conclude with the first and most important assumption made in all subsequent design decisions.



In this document, the names Photonic FPGA and Photonic Processor are used interchangeably. They are both used to refer to the same thing, that being a programmable photonic device. The difference is that the former predates the latter in its use. Sometimes, they are also called FPPGA (*Field Programmable Photonic Gate Array*) [13].

2.1 PHOTONIC PROCESSORS

In essence, a photonic FPGA or photonic processor is the optical analogue to the traditional digital FPGA. It is composed of a certain number of gates connected using waveguides, which can be programmed to perform some function [14]. However, whereas traditional FPGAs use electrical current to carry information, photonic processors use light contained within waveguide to perform analog processing tasks.

However, it is interesting to note that, just like traditional FPGAs, there are devices that are more general forms of programmable PIC (*Photonic Integrated Circuit*)[3] than others, just like CPLDs are less general forms of FPGAs. As any PIC that has configurable elements could be considered a programmable PIC, it is reasonable to construct a hierarchy of programmability, where the most general device is the photonic processor, which is of interest for this document, going down to the simplest tunable structures.

Therefore, looking at Figure 1, one can see that four large categories of PIC can be built based on their programmability. The first ones (a) are not programmable at all, they require no tunable elements and are therefore the simplest. The second category (b) contains circuits that have tunable elements but fixed function, the tunable element could be a tunable coupler, phase shifter, etc. and allows the designer to tweak the properties of their circuit during use, for purposes such as calibration, temperature compensation, or more generally, altering the behaviour of the circuit. The third kind of PIC is the feedforward architecture (c), which means that the light is expected to travel in a specific direction, it is composed of gates, generally containing tunable couplers and phase shifters. Additionally, external devices such as high speed modulators, amplifiers and other elements can be added. Finally, the most generic kind of programmable PIC is the recirculating mesh (d), which, while also composed of tunable couplers and phase shifters, allows the light to travel in either directions, allowing for more general circuits to be built as explored in Section 2.1.b.



FIGURE 1 | A hierarchy of programmable PICs (*Photonic Integrated Circuit*), starting at the non-programmable single function PIC (a), moving then to the tunable PIC (b), the feedforward architecture (c) and finally to the photonic processor (d).

In this work, the focus will be on the fourth kind of tunability, the most generic. However, the work can also apply to photonic circuit design in general and is not limited to photonic processors. As will be discussed in Section 2.1.b, the recirculating mesh is the most general kind of programmable PIC, but also the most difficult to represent with a logic flow of operation due to the fact that the light can travel in either direction. Therefore, the following question may be asked:



At a sufficiently high level of abstraction, can a photonic component be considered to be equivalent to a feedforward component?

This will be answered in Section 2.2.a.

This question, which will be the driving factor behind this first section, will be answered in Section 2.2.a. However, before answering this question, it is necessary to first discuss the different types of photonic processors and how they differ from one another. Additionally, the answer to that question will show that the solution suggested in this thesis is also applicable for feedforward systems. As this thesis is not focused on the creation of a photonic processor, but on the programming of said processor, building techniques will not be explored further.

2.1.a COMPONENTS

As previously mentioned, a photonic gate consists of several components. This section will therefore discuss the different components that can be found in a photonic processor and how they work, as well as some of the more advanced components that can also be included as part of a photonic processor.

WAVEGUIDES

The most basic photonic component that is used in PICs is the waveguide. It is a structure that confines light within a certain area, allowing it to travel, following a pre-determined path from one place on the chip to another. Waveguides are, ideally, low loss, meaning that as small of a fraction of the light as possible is lost as it travels through the waveguide. They can also be made low dispersion allowing for the light to travel at the same speed regardless of its wavelength. This last point allows modulated signals to be transmitted without distortion, which is important for high speed communication.

TUNABLE 2X2 COUPLERS

A 2x2 tunable coupler is a structure that allows two waveguides to interact in a pre-determined way. It is composed of two waveguides whose coupling, that being the amount of light "going" from one waveguide to the other, can be controlled. There are numerous ways of implementing couplers. In Figure 2 an overview of the different modes of operation of a 2x2 tunable coupler is given, along with a basic diagram of a 2x2 tunable coupler (a). It shows that, depending on user input, an optical coupler can be in one of three modes, the first one (b) is the bar mode, where there is little to no coupling between the waveguides, the second one (c) is the cross mode, where the light is mostly coupled from one waveguide to the other and the third one (d) is the partial mode, where the light is partially coupled from one waveguide to the other based on proportions given by the user.

The first mode (b), allows light to travel without interacting, allowing for tight routing of light in a photonic mesh. The second mode is also useful for routing, by allowing signals to cross with little to no interference. The final state allows the user to interfere two optical signals together based on predefined proportions. This is useful for applications such as filtering for ring resonators or splitting.



FIGURE 2 | 2x2 tunable coupler (a) and its different states: in "bar" mode (b), in "cross" mode (c), and in "partial" mode (d). The blue triangles are optical inputs and outputs.



Note: The color scheme shown in Figure 2 for the different modes is kept throughout this document when showing photonic gates and their modes.

There are many construction techniques for building 2x2 tunable couplers, each with their own advantages and disadvantages. The most common ones are the Mach-Zehnder interferometers with two phase shifters. However, other techniques involve the use of MEMS or liquid crystals [3, 14, 15].

DETECTORS

Detectors are used to turn an optical signals into an electrical signals. In photonic processors, there are commonly two kinds, the first being low speed detectors used to measure optical power at several points inside of the processor, and high speed detectors that are used to demodulate high speed signals. There are generally built from photodiodes, however other building techniques exist. For the purposes of this thesis, only the overall functionality needs to be understood.

MODULATORS

Modulators are, contrary to detectors, used to turn an electrical signals into an optical signals. They do not do this by producing the signal, but by modulating the phase or the amplitude of the optical signal. There are several kinds of modulators, for high speed modulators, they are generally built from drop [16].

2.1.b MESHES

There are four kinds of meshes that can be built for programmable photonics, shown in Figure 3: the feedforward mesh (a), and three kinds of recirculating mesh: hexagonal (b), rectangular (c), and triangular meshes (d). Additionally, it is also possible to create meshes which are not made of a single kind of cell, but these will not be discussed in this thesis. This section will discuss the major differences between the feedforward and the recirculating architectures. In the case of this thesis, hexagonal meshes are the primary focus, this is due to the fact that they are the most capable kind of meshes [3].




FIGURE 3 | The four kinds of programmable meshes: feedforward (a), hexagonal (b), rectangular (c), and triangular (d).

All of the architectures rely on the same components [3], those being 2x2 tunable couplers (*A tunable coupler with two inputs and two outputs*), optical phase shifters and optical waveguides. These elements are combined in all-optical gates which can be configured to achieve the user's intent. Additionally, to provide more functionality, the meshed gates can also be connected to other devices, such as high speed modulators, amplifiers, etc. [3, 14, 15].

The primary difference between a feedforward architecture and a recirculating architecture, is the ability for the designer to make light travel both ways in one waveguide. As is known [17], in a waveguide light can travel in two direction with little to no interactions. This means that, without any additional waveguides or hardware complexity, a photonic circuit can be made to support two guiding modes, one in each direction. This property can be used for more efficient routing along with the creation of more complex and varied structures [3].

As it has been shown[15], recirculating meshes offer the ability to create more advanced structures such as IIR elements, whereas feedforward architectures are limited to FIR components. This is due to the inability of feedforward system to express feedback loops, limiting them to FIR components, whereas recirculating meshes allow the creation of feedback loops and therefore IIR components. Indeed, in a feedforward mesh, the typical structure being built is the Mach-Zehnder interferometer, whereas in a recirculating mesh, one may build structures such as ring resonators, which are inherently IIR components. Additionally, recirculating mesh are still capable of expressing structures such as MZI, meaning that they are capable of representing both IIR components, but also FIR components.



The recirculating mesh is more capable as it allows feedback loops, and therefore IIR components, whereas the feedforward mesh is limited to FIR components.

2.1.c POTENTIAL USE CASES OF PHOTONIC PROCESSORS

There are many uses cases for photonic processors, some of which will actually be shown in this thesis as examples in Section 6. However, this section will first discuss areas of particular interest for photonic processors. The first and primary advantage of photonic processors, is that they can replace the need to develop custom PICs, which is extremely expensive. They can also be used during the development of said PICs as a platform for prototyping. Another one of their advantages, which broadens their reach, is the ability to reprogram the processor in the field, just like a traditional FPGA. In the following paragraphs, several broad areas of interest will be discussed, along with examples of applications in those areas. Those areas are namely, telecommunication, optical computation, RF processing, and sensing applications.

TELECOMMUNICATIONS The telecommunications industry is one of the largest existing user of photonic technologies, most notably optical fibers. Therefore, it should come as no surprises that this is one of the applicative areas of particular interests for programmable photonics. They can be used by service providers close to their customers for multiplexing, transceivers, and resource allocations in fiber-to-the-home deployments [3].

OPTICAL COMPUTATION In some cases, such as machine learning, it has been shown that processing can be accelerated and energy efficiency improved by using photonic processing. As photonic processors are, by their nature, reprogrammable, they could be used as a tool for acceleration of workloads in the datacenter and edge computing scenarios. Companies such as *LightMatter* are already making strides in optical computing accelerators for machine learning applications [18].

RF PROCESSING RF processing refers to the concept of processing radio signals using photonic technologies, by means of modulating the RF signals of interest onto optical signals, and then benefiting from the low-energy, very high bandwidth of photonic components to efficiently process signals in the analog domain. This is of interest for RADAR applications, but also mm-Wave communications, and 5G [19].

SENSING Sensing can take many forms, such as LiDAR, which is used in self-driving cars, or even in the medical field, such as in the case of sensing for the detection of cancerous cells, where a photonic processor could be used to process the signals produced by a sensor [3, 20]. Additionally, in recent years, fiber sensing has been used in many applications, such as aviation, oil and gas, and even more fields [21, 22]. The advantages of photonic processors for these use cases, allow the reduction of weight, overall system complexity, and design cost. Therefore, photonic processors are of interest for sensing applications, as they can significantly reduce system design cost.

2.1.d EMBEDDING OF PHOTONIC PROCESSOR IN A LARGER SYSTEM

In this thesis, the focus will mostly be on the design of circuits for photonic processors, however, one must keep in mind that photonic processors are not standalone systems, but rather components of larger, more complex systems. Complex systems are rarely limited to a single domain, indeed they are often composed of multiple technologies, such as digital electronics, analog electronics, photonic circuits, realtime processing, etc. Therefore, it is important to understand how photonic processors can be embedded in these larger systems, but also how it can be integrated in existing systems as well. The act of integrating multiple technologies together is often called codesign. Photonic processors in themselves are already a form of codesign, as they are composed of both photonic and electronic components. But in this section, the focus will be on how photonic processors can be integrated in larger designs.

INTEGRATION WITH ELECTRONICS As previously mentioned, photonic processors integrate two kinds of electro-optic interfaces: modulators and detectors. These components can be used to interface the insides of the photonic processor with a larger electronic scheme. Due to their nature, these components can be used for both digital electronics and analog electronics. Indeed, photonic processors can therefore be used as analog signal processors, and be used in mixed-domain systems. This is of particular interest for RF signal processing, as photonic processors can offer high bandwidth, high speed, and low energy consumption signal processing, all of which are difficult to simultaneously achieve in analog electronics.

INTEGRATION WITH SOFTWARE While integration with electronics will not be discussed at length in this thesis, integration with software will. As will be discussed later on in this section, in Section 2.4, there is an interest in integration software control over the functionality and behaviour of photonic processors. Due to their nature, photonic processors cannot take decisions, but they can be interfaced with software that is able to process data and make decisions. Additionally, software may be used by the designer, to create feedback loops to control their photonic circuit from software.

In Figure 4, one can see how a photonic processor may be integrated with analog electronics, digital electronics, and embedded software. By using DACs and ADCs to interface with the photonic processor, an FPGA for high speed digital processing, and an embedded processor for control. However, while it does not show how external inputs and outputs may be used, it provides a high-level overview of how a photonic processor may be interfaced in a bigger system, as well as some of its internal components.




FIGURE 4 Figure showing the integration of a photonic processor with electronics and software. It shows how a photonic processor is composed of the photonic IC, but also of ADCs and DACs to interface with its integrated controller. It then shows how the overall photonic processor may be integrated with digital electronics and software running on an embedded processor. Blue elements represent digital electronics, while green elements represent analog electronics.

2.2 CIRCUIT REPRESENTATION

When creating tools for circuit design, it is important to carefully consider how the circuit will be represented, as both the users of the tool, and its developers, will need to interact with this model for many steps in the design process, such as for simulation, optimization, synthesis, and validation. As far as this thesis is concerned, it will use one of the most common photonic circuit representation, that of the netlist. In addition, the guided mode in each direction of the waveguides will be represented as a separate net.



DEFINITION: A **netlist** is a list of components and their connections, which is used to represent a photonic circuit. A **net** is a connection between two components, which represents a waveguide.

Adapted from [23].

Netlists are a common abstraction in electronics to represent a list of components and their connections. However, in the case of photonics, the definition is altered and made more limited: in electronics, a net can be connected to many components, however, in the case of a photonic circuit, the port of a component is only ever connected to the port of another component, never more. This is because in this thesis, splitters are considered to be components in and off themselves, therefore splitting the signal is the equivalent to adding a component to the circuit.

Bidirectional ports, such as the ones on the edge of a photonic processor, are represented as two separate logical ports, one for each direction: incoming and outgoing light. This is acceptable because in photonic waveguides, light can travel in both

direction with little to no interaction. Therefore, one can model these modes as being two separate signals [24]. This model is particularly helpful in the case of recirculating photonic meshes, as it helps distinguish the direction of the light in the circuit, making it easier to efficiently reuse photonic gates for bidirectional signal routing.

2.2.a FEEDFORWARD APPROXIMATION

As mentioned in Section 2.1, a type of programmable photonic IC is the feedforward processor, which, assumes that light travels from an input port to an output port in a single direction. However, this thesis is focused on the more general kind of processor that uses recirculating meshes. Therefore, one may wonder whether it is possible to model components using a feedforward approximation. Indeed, in this section, it will be discussed the axiom that any photonic circuit can be represented as a feedforward circuit, given a sufficiently high level of abstraction.

From theory, it is known that light can travel in both directions of a waveguide with little to no interactions [24]. Additionally, for reciprocal, and time invariant components the scattering matrix defining the circuit is symmetric. Conveniently, it so happens that most passive, or pseudo-passive¹ photonic components are reciprocal, and time invariant, therefore, most photonic components can always be represented under this formalism. For components that are not reciprocal, one can simply split the component into two components, one for each direction, and model them as set of separate components. Finally, components that are not time invariant, such as modulators, can be modeled as time invariant components as long as the variation in time is slow enough, compared to the oscillation period of the light, to be considered constant. Finally, for components such as isolators, one can consider them as a three port device with two inputs one being sunk, while the other is not, and one output.

Some components may be difficult to accurately model in this formalism, for example SOAs can be difficult to express in this formalism since their gain is spread over both modes. However, this can be solved by modeling the SOA as a unidirectional component. This removes the ability to model the SOA as a bidirectional component, but it is a reasonable approximation for most cases. Additionally, if the user were to really need to model the SOA as a bidirectional component, they could model it as two components whose exact response depends on the other component.

Intuitively, one can think of these abstracted models as black boxes, where the contents do not matter as long as the expected functionality is present. For example, a ring resonator can be modeled as a black box with two inputs and two outputs, where the input and output ports are labeled as a_{in} , b_{in} and a_{out} , b_{out} respectively. This is shown in Figure 5. In this model, one can use the properties of a ring resonator to model the relations between these ports.




FIGURE 5 | A black box representation of a ring resonator. The input and output ports are labeled as a_{in} , b_{in} and a_{out} , b_{out} respectively,

¹Components that are actively powered, but slow varying enough to be considered passive.



It has been shown that, given a sufficient level of abstraction, any bidirectional photonic circuit can be represented by an equivalent, higher-level, feedforward circuit. This result is crucial for the formulation of the requirements for the programming interface of such a photonic processor. And is the basis on which the rest of this document is built.

2.3 Non-Idealities

Photonic processors, like all other photonic components are impacted by non-idealities, temperature dependence, and manufacturing variabilities. These impact the well-functioning of the circuit programmed within the processor. Therefore, one must take this impact into account when designing the circuit, or programming the design, in the case of a photonic processor. However, photonic processors, as high-level design platforms, should mitigate these variations as much as possible, to allow for a more efficient design process. In this section, these non-idealities will be discussed, and solutions to automatically mitigate their impact will be proposed in the following section.

TEMPERATURE DEPENDENCE Most photonic components exhibit a temperature dependence, which can be exploited to build structures such as phase shifters. However, undesired temperature changes can impact the circuit in unexpected ways. One of the traditional ways of mitigating temperature changes is to maintain the device at a constant temperature using external means, such as Pelletier elements. However, this limits the potential use cases of the device, as such means tend to be bulky, and power hungry.

WAVELENGTH DEPENDENCE In addition to the aforementioned temperature dependence, photonic components also exhibit a strong wavelength dependence. Part of this dependence is desired, such as in the case of wavelength filters. Nevertheless, in all other cases, the user expects that the device behaves with a flat frequency response. Therefore, photonic processors must also provide mitigations for this dependence.

MANUFACTURING VARIABILITY The third kind of non-idealities is caused by variabilities in the manufacturing process of the PIC. These variabilities are due to the fact that the manufacturing process is not perfect, and therefore, the resulting devices are not identical. This means that the user's design will work differently from one chip to the next. However, one of the goals of photonic processors is to act as a high-level design platform, which means that the user should not have to worry about these variabilities.

2.4 Initial Design Requirements

In this section, the basic design requirements for a programming interface to photonic processors will be discussed. These requirements form the base of the design of the programming interface, and are therefore crucial to the design of the interface. More requirements, and more details for each of them will be provided in Section 4.

HIGH-LEVEL OF ABSTRACTION & MODULARITY Ideally, the programming interface of photonic processors should be high-level enough that it is completely abstracted from the underlying hardware, making it easier to design circuits. Furthermore, the interface should be modular, allowing the user to build complex circuits from smaller, simpler, building blocks. This is a crucial requirement, as it allows the user to build complex circuits from incrementally more complex building blocks, which in turn allows the user to build complex circuits without having to understand the underlying hardware.

PLATFORM INDEPENDENCE Code should work across devices with little to no adjustment, this would avoid the fracturing of the ecosystem that can be observed in FPGAs, as well as reducing the burden of the user to port their code to different devices.

TUNABILITY AND RECONFIGURABILITY Ideally, the user would want to tune their design while it is running, allowing them to build feedback loops of their own control, as well as adjusting the behaviour of their design on the fly. Furthermore, the user might want to completely replace parts of the functionality of their device, without having to reprogram the entire device. This is called reconfigurability. These two features work hand-in-hand, and provide a powerful tool for the user to build their designs, and fully exploit the field-programmable nature of the photonic processor.

SOLUTIONS TO NON-IDEALITIES One can categorize the previously mentioned non-idealities in two categories: time invariant non-idealities, and time variant ones. The former do not change over time, such as manufacturing variabilities, and therefore can be compensated for using calibration tables that are uniquely generated for each chip, or batches of chips. Time variant non-idealities, however, require an active approach, such as feedback loops, which the design solution for these photonic processors must provide for the user. In order to build these feedback loops, measurements must be taken of the signals of interest. These measurements are taken inside of the photonic processor, by using photodetectors built into the chip. These measurements allow the integrated control system to make adjustments to components, such as gain sections, or phase shifters, to compensate for the non-idealities.

3.

PROGRAMMING OF PHOTONIC PROCESSORS

The primary objective of this chapter is to explore the different aspects of programming photonic processors. This chapter will start by looking at different traditional programming ecosystems and how different languages approach common problems when programming. Then an analysis of the existing software solutions and their limitations will be done. Finally, an analysis of relevant programming paradigms will be done. The secondary objective of this chapter is to make the reader familiar with concepts and terminology that will be used in the rest of the thesis. This chapter will also introduce the reader to different programming paradigms that are relevant for the research at hand, as well as programming language concept and components. As this chapter also serves as an introduction to programming language concepts, it is written in a more general way, exploring components of programming ecosystems – in Section 3.4 – before looking at specificities that are relevant for the programming of photonic processors.

3.1 PROGRAMMING LANGUAGES AS A TOOL



DEFINITION: **Imperativeness** refers to whether the program specifies the expected results of the computation (declarative) or the steps needed to perform this computation (imperative). These differences may be understood as the difference between *what* the program should do and *how* it should do it.

Adapted from [5]

Programming languages, in the most traditional sense, are tools used to express *what* and, depending on its imperativeness and paradigm, *how* a device should perform a task. A device in this context, means any device that is capable of performing sequential operations, such as a processor, a microcontroller or another device. However, programming languages are not limited to programming computers, but are increasingly used for other tasks. So-called DSLs (*Domain Specific Language*) are languages designed for specific purposes that may intersect with traditional computing or describe traditional computing tasks, but can also extend beyond traditional computing. DSLs can be used to program digital devices such as FPGAs, but also to program and simulate analog systems such as Verilog-AMS or SPICE.

Additionally, programming languages can be used as a tool to build strong abstractions over traditional computing tasks. For example, SQL is a language designed to describe database queries, by describing the *what* and not the *how*, making it easier to reason about the queries being executed. Other examples include *Typst*, the language used to create this document.

Furthermore, some languages are designed to describe digital hardware, so-called RTL HDLs (*Hardware Description Language*). These languages are used to describe the hardware in a way that is closer to the actual hardware, and therefore, they are not used to describe the *what* but the *how*. These languages are not the focus of this thesis, but they are important to understand the context of the research at hand, and they will be further examined in Section 3.4.1 where their applicability to the research at hand will be discussed.

As such, programming languages can be seen, in a more generic way, as tools that can be used to build abstractions over complex systems, whether software systems or hardware systems, and therefore, the ecosystem surrounding a language can be seen as a toolbox providing many amenities to the user of the language. Is it therefore important to understand these components and reason about their importance, relevance and how they can best be used for a photonic processor.

3.2 TYPING IN PROGRAMMING LANGUAGES



DEFINITION: A **type system** is a system made of rules that assigns a property called a type to values in a program. It dictates how to create them, what kind of operations can be done on those values, and how they can be combined.

Adapted from [25]



DEFINITION: **Static or dynamic typing** refers to whether the type of arguments, variables and fields is known at compile time or at runtime. In statically typed languages, the type of values must be known at compile time, while in dynamically typed language the type of values is computed at runtime.

Adapted from [25]

All languages have a type system, it provides the basis for the language to reason about values. It can be of two types: static or dynamic. Static typing allows the compiler to know ahead of executing the code what each value is and means. This allows the compiler to provide features such as type verification – that a value has the correct type for an operation – but also to optimize the code to improve performance. On the contrary, dynamic typing does not determine the type of values ahead of time, instead forcing the burden of type verification to the user. This practice makes development easier at the cost of increase overhead during execution and the loss of some optimizations [26]. Additionally, dynamic typing is a common source of runtime errors for programs written in a dynamically typed language, something that is caught during the compilation process in statically typed languages.

Therefore, static typing is generally preferred for applications where speed is a concern, as is the case in *C* and *Rust*. However, dynamic typing is preferred for applications where iteration speed is more important, such as in *Python*. However, some languages exist at the intersection of these two paradigms, such as *Rust* which can infer parts of the type system at compile time, allowing the user to write their code with fewer type annotations, while still providing the benefits of static typing. This is achieved through a process called type inference, where the compiler generally uses the de facto standard algorithm called *Hindley-Milner* algorithm [27, 28], which will be discussed further in Section 5.



DEFINITION: **Polymorphism** refers to the ability of a language to allow the same code to be used with different types.

Adapted from [25]

Polymorphism allows code to be re-used with different types, a typical example is a list. For a list to work, it does not matter what type of value is contained within the list, therefore one can make the list polymorphic over the item type such that the list is defined at the type `List<V>` where `V` is a type argument defining the contents of the list. Additionally,

polymorphic languages often offer a way to define types that meet certain criteria, such as a type that is comparable, or a type that is copyable, etc. This is called *trait* in *Rust* and *interface* in *Java* and *C#*. On the other hand *C*, does not have polymorphism nor interfaces or traits. Then, polymorphic types and functions can request that their type argument meet these requirements. This is called *bounded polymorphism* and is a common feature in modern programming languages [25].

3.3 EXPLICITNESS IN PROGRAMMING LANGUAGES

In language design, one of the most important aspect to consider is the explicitness of the language, that is, how much details must the user manually specify and how much can be inferred. This is a trade-off between the expressiveness of the language and the complexity of the language. A language that is too explicit is both difficult to write and to read, while a language that is too implicit is difficult to understand and reason about, while also generally being more complex to implement. Therefore, it is important to find a balance between these two extremes. Another factor to take into account is that too much "magic", that is operations being done implicitly, can lead to difficult to understand code, unexpected results and bugs that are difficult to track down.

Therefore, it is in the interest of the language designer and users to find a balance where the language is sufficiently expressive while also being sufficiently explicit. This is, generally, a difficult balance to find and can take several iterations to achieve. This balance is not the same for every programming languages either, the target audience of the language tends to govern, at least to some extent, which priorities are put in place. For example, performance focused systems, such as HPC solutions, tend to be very explicit, with fine grained control to eke out the most performance, while on the contrary, systems designed for beginners might want to be more implicit, sacrificing complexity and fine grained control for ease of use..

3.4 COMPONENTS OF A PROGRAMMING ECOSYSTEM

An important part of programming any kind of programmable device is the ecosystem that surrounds that device. The most basic ecosystem components that are necessary for the use of the device are the following:

- a language reference or specification: the syntax and semantics of the language;
- a compiler or interpreter: to translate the code into a form that can be executed by the device;
- a hardware programmer or runtime: to physically program and execute the code on the device.

These components are the core elements of any programming ecosystem since they allow the user to translate their code into a form the device can execute. And then to use the device, therefore, without these components, the device is useless. However, these components are not sufficient to create a user-friendly ecosystem. Indeed, the following component list can also be desirable:

- a debugger: to aid in the development and debugging of the code;
- a code editor: to write the code in, it can be an existing editor with support for the language;
- a formatter: to format the code in a consistent way;
- a linter: a tool used to check the code for common mistakes and to enforce a coding style;
- a testing framework: to test and verify the code;
- a simulator: to simulate the execution of the code;
- a package manager: to manage dependencies between different parts of the code;

- a documentation generator: to generate documentation for the code;
- a build system: to easily build the code into a form that can be executed by the device.

With the number of components desired one can conclude that any endeavour to create such an ecosystem is a large undertaking. Such a large undertaking needs to be carefully planned and executed. And to do so, it is important to look at existing ecosystems and analyse them. This section will analyse the ecosystems of the following languages, when relevant:

- *C*: a low-level language that is mostly used for embedded systems and operating systems;
- *Rust*: a modern systems language mostly used for embedded systems and high performance applications;
- *Python*: a high-level language that is mostly used for scripting and data science;
- *VHDL*: an HDL (*Hardware Description Language*) that is used to describe digital hardware;
- *Verilog-AMS*: an analog simulation language that has been used to describe photonic circuits [29];

Each of these ecosystems comes with a certain set of tools in addition to the aforementioned core components. Some of these languages come with tooling directly built by the maintainers of the languages, while others leave the development of these tools to the community. However, it should be noted that, in general, tools maintained by the language maintainers directly tend to have a higher quality and broader usage than community-maintained tools.

Additionally, the analysis done in this section will give pointers towards the language choice used in the development of the language that will be presented in Section 5, which will be a custom DSL language for photonic processors. As this language will not be self-hosted – its compiler will not be written in itself – it will need to use an existing language to create its ecosystem.

3.4.a LANGUAGE SPECIFICATION & REFERENCE



DEFINITION: A **programming language specification** is a document that formally defines a programming language, such that there is an understanding of what programs in that language means. This document can be used to ensure that all implementations of the language are compatible with one another.

Adapted from [30]



DEFINITION: A **programming language reference** is a document that outlines the syntax, features and usage of a programming language. It serves as a simplified version of the specification and is usually written during development of the language.

Adapted from [30]

A programming specification is useful for languages that are expected to have more than one implementation, as it outlines what a program in that language is expected to do. Indeed, code that is written following this specification should therefore be able to be executed by any implementation of the language and produce the same output. However, this is not always the case, several languages with proprietary implementations, such as *VHDL* and *SystemC* – two languages used for hardware description of digital electronics – have issues with vendored versions of the language [31].

This previous point is particularly interesting for the application at hand: assuming that the goal is to reuse an existing specification for the creation of a new photonic HDL, then it is important to select a language that has a specification.

However, if the design calls for an API implemented in a given language instead, then it does not matter. Indeed, in the latter case, the specification is the implementation itself.

Additionally, when reusing an existing specification for a different purpose than the intended one, it is important to check that the specification is not too restrictive. Indeed, as has been previously shown in Section 2.1, the programming of photonic processors is different from the programming of electronic processors. Therefore, special care has to be taken that the specification allows for the expression of the necessary concepts. This is particularly important for languages that are not designed for hardware description, such as *C* and *Python*. Given that photonics has a different target application and different semantics, most notably the fact that photonic processors are continuous analog systems – rather than digital processes – these languages may lack the needed constructs to express the necessary concepts, they may not be suitable for the development of a photonic HDL. Given the effort required to modify the specification of an existing language, it may be better to create a new language from dedicated for photonic programming.

Furthermore, the language specification is only an important part of the ecosystem being designed when reusing an existing language. However, if creating a new language or an API, then the specification is irrelevant. It is however desirable to create a specification when creating a new language, as it can be used a thread guiding development. With the special consideration that a specification is only useful when the language is mature, immature languages change often and may break their own specification. And maintaining a changing specification as the language evolve may lower the speed at which work is done. For example, *Rust* is widely used despite lacking a formal specification [32].

3.4.b COMPILER



DEFINITION: A **compiler** is a program that translates code written in a higher level programming language into a lower level programming language or format, so that it can be executed by a computer or programmed onto a device.

Adapted from [33]

The compiler has an important task, they translate the user's code from a higher level language, which can still remain quite low-level, as in the case of *C*, into a low-level representation that can be executed. The type of language used determines the complexity of the compiler, in general, the higher the level of abstraction, the more work the compiler must perform to create executable artefacts.

An alternative to compilers are interpreters which perform this translation on the fly, such is the case for *Python*. However, HDLs tend to produce programming artefacts for the device, a compiler is more appropriate for the task at hand. This therefore means that *Python* is not a suitable language for the development of a photonic HDL. Or at least, it would require the development of a dedicated compiler for the language.

One of the key aspects of the compiler, excluding the translation itself, is the quality of errors it produces. The easier the errors are to understand and reason about, the easier the user can fix them. Therefore, when designing a compiler, extreme care must be taken to ensure that the errors are as clear as possible. Languages like *C++* are notorious for having frustrating errors [34], while languages like *Rust* are praised for the quality of their errors. This is an important aspect to consider when designing a language, as it can make or break the user experience. Following guidelines such as the ones in [34] can help in the design of a compiler and greatly improve user experience.

COMPONENTS

Compilers vary widely in their implementation, however, they all perform the same basic actions that may be separated into three distinct components:

- the frontend: which parses the code and performs semantic analysis;
- the middle-end: which performs optimisations on the code;
- the backend: which generates the executable artefacts.

The frontend checks whether the program is correct in terms of its usage of the syntax and semantics. It produces errors that should be helpful for the user [34]. Additionally, in statically typed languages, it performs type checking to ensure that types are correct and operations are valid. In general, it is the frontend that produces a simplified, more descriptive, version of the code to be used in further stages [28]. The middle-end performs multiple functions, but generally, it performs optimisations on the code. These optimisations can be of various types, and are generally used to improve the performance of the final executable. As will be discussed in Section 5, while performance is important, it is not the main focus of the proposed language. Therefore, the middle-end can be simplified. Finally, the backend, has the task of producing the final executable. This is a complex topic in and of itself, as it requires the generation of code for the target architecture. In the case of *C* using *Clang* – a common compiler for *C* – this is done by the LLVM compiler framework [35]. However, as with the middle-end, the final solution suggested in this work will not require the generation of traditional executable artefacts. Instead, some of the tasks that one may group under the backend, such as place-and-route, will still be required and are complex enough to warrant their own research.

3.4.C HARDWARE-PROGRAMMER & RUNTIME



DEFINITION: The **hardware-programmer** is a tool that allows the user to write their compilation artefacts to the device. It is generally a piece of software that communicates with the device through a dedicated interface, such as a USB port. Most often, it is provided by the manufacturer of the device.

[Adapted from \[36\]](#)

The hardware-programmer is an important part of the ecosystem, as it is required to program the physical hardware. Usually it is also involved in debugging the device, such as with interfaces like JTAG. However, as this may be considered part of the hardware itself, it will not be further discussed in this section. However, it must be considered as the software must be able to communicate with the device.



DEFINITION: The **runtime** is a program that runs on the device to provide the base functions of the device, such as initialization, memory management, and other low-level functions [33]. It is generally provided by the manufacturer of the device.

[Adapted from \[36\]](#)

In the case of a photonic processor, it is as of yet unclear what tasks and functions it will perform for the rest of the ecosystem, and warrants its own research and work. The runtime is a device-specific component, and as such, it is not possible to design it as a generic, reusable, component. Therefore, it is mentioned as a necessary component, and will be discussed in further details in Section 5 but will not be further considered in this section.

In general, the hardware-programmer and the runtime work hand-in-hand to provide the full programmability of the device. As the hardware-programmer is the interface between the user and the device, and the runtime is the interface between the device and the user's code compiled artefacts. Therefore, these two components are what allows the user's code to not only be executed on the device, but also to have access to the device's resources.

3.4.d DEBUGGER



DEFINITION: A **debugger** is a program that allows the user to inspect the state of the program as it is being executed. In the case of a hardware debugger, it generally works in conjunction with the hardware-programmer to allow the user to inspect the state of the device, pause execution and step through the code.

[Adapted from \[33\]](#)

The typical features of debuggers include the ability to place break-points – point in the code where the execution is automatically paused upon reaching it – step through the code, inspect the state of the program, then resume the execution of the program. Another common feature is the ability to pause on exception, essentially, when an error occurs, the debugger will pause the execution of the program and let the user inspect what caused this error and observe the list of function calls that lead to the error.

Some of the functions of a debugging interface are hard to apply to analog circuitry such as in the case of photonic processors. And it is evident that traditional step-by-step debugging is not possible due to the realtime, continuous nature of analog circuitry. However, it may be possible to provide mechanisms for inspecting the state of the processor by sampling the analog signals present within the device.

Due to the aforementioned limitations of existing digital debuggers, no existing tool can work for photonic processors. Instead, traditional analog electronic debugging techniques, such as the use of an oscilloscope are preferable. However, traditional tools only allow the user to inspect the state at the edge of the device, therefore, inspecting issues inside of the device require routing signals to the outside of the chip, which may not always be possible. However, it is interesting to note that this is an active area of research [37, 38, 39], for analog electronics at least, and it would be interesting to see what future research yields and how much introspection will be possible with "analog debuggers".

3.4.e CODE FORMATTER



DEFINITION: A **code formatter** is a program that takes code as input and outputs the same code, but formatted according to a set of rules. It is generally used to enforce a consistent style across a codebase such as in the case of the *BSD project* [40] and *GNU style* [41].

[Adapted from \[42\]](#)

Most languages have code formatters such as *rustfmt* for *Rust* and *ClangFormat* for the *C* family of languages. These tools are used to enforce rules on styling of code, they play an important role in keeping code bases readable and consistent. Although not being strictly necessary, they can enhance the programmer's experience. Additionally, some of these tools have the ability to fix certain issues they detect, such as *rustfmt*.

Most commonly, these tools rely on *Wadler-style* formatting [43]. Due to the prominence of this formatting architecture, it is likely that, when developing a language, a library for formatting code will be available. This makes the development of a formatting code much easier as it is only necessary to implement the rules of the language.

3.4.f LINTING



DEFINITION: A **linter** is a program that looks for common errors, good practices, and stylistic issues in code.

It is used in conjunction with a formatter to enforce a consistent style across a codebase. They also help mitigate the risk of common errors and bugs that might occur in code.

Adapted from [42]

As with formatting, most languages have linters made available either through officially maintained tools or with community maintained initiatives. As these tools provide means to mitigate common errors and bugs, they are an important part of the ecosystem. They can be built as part of the compiler directly, or as a separate tool that can be run on the codebase. Additionally, linters often lack support for finding common errors in the usage of external libraries. Therefore, when developing an API, linters are limited in their ability check for proper usage of the API itself and care must be done to ensure that the API is used correctly, such as making the library less error-prone through strong typing.

Nonetheless, linters are limited in their ability to detect only common errors and stylistic issues, as they can only check errors and issues for which they have pre-made rules. They cannot check for more complex issues such as logic errors. However, the value of catching common errors and issues cannot be understated. Therefore, whether selecting a language to build an API or creating a custom language, it is important to consider the availability and quality of linters.

As for implementation of linters, they generally rely on a similar architecture than formatters, using existing components of the compiler to read code. However, they differ by matching a set of rules on the code to find common errors. Creating a good linter is therefore more challenging than creating a good formatter as the number of rules required to catch common errors may be quite high. As an example *Clippy*, Rust's linter, has 627 rules [44].

Interestingly, as in the case of *Clippy*, some rules can also be used to suggest better, more readable ways of writing code, colloquially called good practices. For example, *Clippy* has a rule that suggests lowering cognitive load using the rule `clippy::cognitive_complexity` [44]. This rule suggests that functions that are too complex as defined in the literature [45] should be either reworked or split into smaller, more readable code units.

3.4.g CODE EDITOR



DEFINITION: A **code editor** is a program that allows the editing of text files. It generally provides features that are aimed at software development such as syntax highlighting, code completion, and code navigation.

Adapted from [46]

As previously mentioned, most code editors also provide features aimed at software development. Features such as syntax highlighting: which provides the user with visual cues about the structure of the code, code completion: which suggest possible completions for the code the user is currently writing, and code navigation: allows the user to jump to the definition or user of a function, variable, or type. These features help the user be more productive and navigate codebases more easily.

In general, it is not the responsibility of the programming language to make a code editor available. Fully featured programming editors are generally called IDEs. Indeed, most users have a preferred choice of editor with the most popular being *Visual Studio Code*, *Visual Studio* – both from *Microsoft* – and *IntelliJ* – a Java-centric IDE from *JetBrains* [47]. Additionally, most editors have support for more than one language, either officially or through community maintained plugins – additional software that extends the functionality of the editor.

When creating a new language, effort should therefore not go towards creating a new editor as much as supporting existing editors. This is usually done by creating plugins for common editors, however this approach leads to repetition as editors use different language for plugin development. Over the past few years, a new standard, LSP, has established itself as a de-facto standard for editor support [48]. Allowing language creators to provide an LSP implementation and small wrapper plugins for multiple editors greatly reducing the effort required to support multiple editors. LSP was originally introduced by *Microsoft* for *Visual Studio Code*, but has since been adopted by most editors [48].

3.4.h TESTING & SIMULATION



DEFINITION: **Testing** is the process of checking that a program produces the correct output for a given input.

It is generally done by writing a separate programs that runs parts – or the entirety – of the tested program and checks that it produces an output, and that the produced output is correct.

Adapted from [49, 50]

Testing can generally be seen as a way of checking that a program works as intended. Checking for logical errors rather than syntactic errors, as the compiler would. Tests can be written ahead of the writing of the program, this is then called TDD [51]. Additionally, external software can provide metrics such as *code coverage* that inform the user of how much of their code is being tested [52].

Testing also comes in several forms, one may write *unit tests* that test a single function, *integration tests* that test the interaction between functions or module, *regression tests* that test that a bug was fixed and does not reappear in newer versions, *performance tests* – also called *benchmarks* – which test the performance of the programs or parts of the program, and *end-to-end tests* which test the program as a whole.

Additionally, there also exists an entirely different kind of tests called *constrained random* which produces random, but correct, input to a program and checks that, in no conditions, does the program crash. This is generally utilized to find edge cases that are not properly handled as well as testing the robustness of the program – especially areas concerning security and memory management.

Most modern programming language such as *Rust* provide a testing framework as part of the language ecosystem. However, these testing framework may need to be expanded to provide library-specific features to test more advanced usage. As an example, one may look at libraries like *Mockito* which provides features for HTTP testing in *Rust* [53].

Therefore, when developing an API, it is important to consider how the API itself will be tested, but also how the user is expected to test their usage of the API. Additionally, when creating a language, it is important to consider how the language will be tested, and what facilities will be provided to the user for testing of their code.

 **DEFINITION:** **Simulation** is the process of running a program that simulates the behavior of a physical device.

It is used to test that HDLs produce the correct state for a given input and starting state, while also checking that the program does so in the correct timing, power consumption limits, etc.

Adapted from [49, 50]

Simulation is more specific to HDLs and embedded development than traditional computer development, where the user might want to programmatically test their code on the target platform without needing the physical device to be attached to a computer. For this reason, the hardware providers make simulators available to their users. These simulators are used to run the user's code as if it was running on real hardware, providing the user with tools for introspection of the device and checking that the program behaves as expected. As an example, *Xilinx* provides a simulator for their FPGAs called *Vivado Simulator*. This simulator allows the user to run their code on a simulated FPGA and check that the output is correct. This is an important tool for the users of HDLs as it allows them to test their code without needed access to the physical devices. Furthermore, it allows programmers working on ASICs to simulate their code, and therefore their design before manufacturing of a prototype.

There exists a plethora of simulation tools, as previously mentioned, *Vivado Simulator* allows users to test their FPGA code, other tools such as *QEMU* allow users to test embedded platforms. Additionally, a lot of analog simulations tools exist, most notably the SPICE family of tools, which allow the simulation of analog electronics. There is also work being done to simulate photonic circuits using SPICE [8].

Finally, there also exist tools for physical simulation, such as *Ansys Lumerical* which are physical simulation tools that simulate the physical interactions of light with matter. These tools are used during the creation of photonic components used when creating PICs. However, they are generally slow and require large amounts of computation power [6, 7]. Therefore, when creating an API or a language for photonic processor development, it is desirable to consider how simulation will be performed and the level of details that this simulator will provide. The higher the amount of details, the higher the computational needs.

VERIFICATION As previously mentioned, when writing HDL code, it is desirable to simulate the code to check that it behaves correctly. Therefore, it may even be desirable to automatically simulate code in a similar way that unit tests are performed. This action of automatically testing through simulation is called *verification*. As verification is an important part of the HDL workflow and ecosystem. It is critical that any photonic programming solution provides a way to perform verification. This would be done by providing both a simulator and a tester and then providing a way of interface both together to perform verification.

3.4.i PACKAGE MANAGER

 **DEFINITION:** A package manager or dependency manager is a tool that allows users to install and manage

dependencies of their projects. These dependencies are generally libraries, but they can also be tools such as testing frameworks, etc.

Adapted from [54]

Package management is an integral part of modern language ecosystems. It allows users to easily install dependencies from the community as well as share dependencies with the community. This is done through the use of a global repository of packages. Additionally, some package managers provide a way to create private repositories for protection of intellectual property.

This last point is of particular interest for hardware description. It is common in the hardware industry to license the use of components – generally called IPs. Therefore, any package manager designed to be used with an HDL must provide a way of protecting the intellectual property of package providers and users alike.

Additionally, package manager often offer version management, allowing the user to specify which version of a package they wish to use. As well as allowing package providers to update their packages as they get refined and improved. The same can be applied for hardware description as additional features may be added to a component, or hardware bugs may be fixed.

Finally, package managers usually handle nested dependencies, that is, they are able to resolve the dependencies of the dependencies, making the experience of a user wishing to use a specific package easier. This lets creators of dependencies themselves build on top of existing community solutions, providing for a more cohesive ecosystem. It is also important to point out that nested dependencies can cause conflicts, and therefore, package managers must provide a way to resolve these conflicts. This is usually done using *semantic versioning* which is a way of specifying version number that allow, to some degree, automatic conflict resolution [55].

3.4.j DOCUMENTATION GENERATOR



DEFINITION: A **documentation generator** is a tool that allows users to generate documentation for their code using their code. This is usually done by using special comments in the code that are then extracted and interpreted as documentation.

Adapted from [56]

The most common document generators are *Doxxygen* used by the *C* and *C++* community and *Javadoc* used by the *Java* community. Generally, documentation generators produce documentation in the form of a website, where all the documentation and components are linked together automatically. This makes navigating the documentation easier for the user. Additionally, some documentation generators such as *Rustdoc* for the *Rust* ecosystem, provide a way to include and test examples directly in the documentation. This makes it easier for users to understand and use new libraries they might be unfamiliar with. For this reason, when developing an API, having a documentation generator built into the language is highly desirable. As the documentation can serve as a way for users to learn the API but also for maintainers to understand the implementation of the API itself. Additionally, when creating a new language, care might be given to documentation generators, as they can provide a way for users to document their code and for maintainers to document the language and its standard library. Finally, as technical documentation is the primary source of information for developers [47], it is essential to take this need from users into account.

3.4.k BUILD SYSTEM



DEFINITION: A **build system** is a tool that allows users to build their projects.

Adapted from [33]

Build systems play an essential role in building complex software. As modern software is generally composed of many files that are compiled together, along with having dependencies, configuration and many other resources, it is difficult to compile modern software projects by hand. For these reasons, build systems are available. They provide a way to specify how a project should be built, this can be done in an explicit way: where the user specifies the steps that should be taken, the dependencies and how to build them. This approach would be similar to the popular *CMake* build system for the *C* family of languages. Other build systems like *Cargo* for *Rust* provide a mostly implicit way of building projects, where the user only specifies the dependencies and, by using a standardized file structure, the build system is able to infer how to build the project. This approach is easier to use and leads to more uniform project structure. This means that, in combination with other tools such as formatters and linters, projects built using tools like *Cargo* all *look alike*, making them easy to navigate for beginners and experienced users alike. Additionally, not having to create *CMake* files for every new project follows the DRY principle, which is a common mantra in programming.

Additionally, build systems can provide advanced features that are of particular interest of hardware description languages. Features such as *feature flags* are particularly useful. A feature flag is a property that can be enabled during building that is additive, it adds additional features to the program. As a simple example, consider the program in Listing 1: it will print "Hello, world!" when it is called. A feature flag called `custom_hello` may be used to add the function in Listing 2 which allows the user to specify a name to greet. It is purely additive: adding functionality to the previous library and uses the `custom_hello` feature flag to conditionally enable the additional feature. This example is trivial, but this idea can be expanded. Another example might be a feature flag that enables an additional type of modulator in a library of reusable photonic components. Some libraries even take a step further, where almost all of their features are gated, which allows them to be very lean and fast to compile, however this is not a common occurrence.

```
1 /// Prints `Hello, world!` in the console.  
2 fn print_hello_world() {  
3     println!("Hello, world!");  
4 }
```

Rust

LISTING 1 | Simple function that prints "Hello, world!", in *Rust*.

```
1 /// Prints `Hello, {name}!` in the console.  
2 #[cfg(feature = "custom_hello")]  
3 fn print_hello_world(name: String) {  
4     println!("Hello, {name}!");  
5 }
```

Rust

LISTING 2 | Function that prints "Hello, {name}!" with a custom name, in *Rust*.

Whether providing the user with an API or creating a new language, it is important to consider how the user's program must be built. As this task can quickly become quite complex. Enforcing a fixed folder structure and providing a ready-made build

system that handles all common building tasks can greatly improve the user experience. And especially the experience of newcomers as it might avoid them having to do obscure tasks such as writing their own *CMake* files.

3.4.1 SUMMARY

As has been shown, in order to build a complete, user friendly ecosystem, a lot of components are necessary or desirable. Official support for these components might be preferred as they lead to lower fracturing of their respective ecosystems. In Table 1, an overview of components that are required, desirable or not needed, along with a short description and their applicability for different scenarios are mentioned. Some components are more important than others and are required to build the ecosystem. Most notably the compiler, hardware-programmer, and testing and simulation tools. Without these components, the ecosystem is not usable for hardware development. However, while the other components are not strictly needed, a lot of them are desirable: having proper debugging facilities makes the ecosystem easier to use. Similarly, having a build system can help the users get started with their projects faster.

In Table 1, there is a distinction made on the type of design that is pursued, as will be discussed in Section 5, this thesis will create a new hardware description language, but the possibility of creating an API was also discussed. And while an API is not the retained solution, one can use this information for the choice of the language in which this new language, called PHOS, will be implemented. Indeed, the same components that make API designing easy, also make language implementation easier. As will be discussed in Section 3.11, PHOS will be implemented in *Rust*. The language meets all of the requirement by having first party support for all of the required and desired components for an API design. Additionally, its high performance and safety features make it a good candidate for a reliable implementation of the PHOS ecosystem.

COMPONENT	DESCRIPTION	IMPORTANCE	
		API DESIGN	LANGUAGE DESIGN
LANGUAGE SPECIFICATION	Defines the syntax and semantics of the language.	~	~
COMPILER	Converts code written in a high-level language to a low-level language.	✓	~ (interpreted ¹)
HARDWARE-PROGRAMMER & RUNTIME	Allows the execution of code on the hardware.	✓	✓
DEBUGGER	Allows the user to inspect the state of the program at runtime.	~	~
CODE FORMATTER	Allows the user to format their code in a consistent way.	~	~
LINTER	Allows the user to check their code for common mistakes.	✗	~
CODE EDITOR	Allows the user to write code in a user-friendly way.	✗ (provided by the ecosystem ²)	
TESTING & SIMULATION	Allows the user to test their code.	✓	✓
PACKAGE MANAGEMENT	Allows the user to install and manage dependencies.	~	~

DOCUMENTATION GENERATOR	Allows the user to generate documentation for their code.	✓	~
BUILD SYSTEM	Allows the user to more easily build their codebase.	~	~

TABLE 1 This table shows the different components that are needed (✓), desired (~) or not needed (✗) for an ecosystem. It compares their importance for different scenarios, namely whether developing an API that is used to program photonic processors or whether creating a new language for photonic processor development.

1. Interpreted languages are languages that are not compiled to machine code, but rather interpreted at runtime. This means that they do not require a compiler per se, but rather an interpreter.
2. A code editor is provided as an external tool, however, support for the language must be provided by the ecosystem. That being said, it is not a requirement and is desired rather than required.

Finally, Table 2 compares the ecosystem of existing programming and hardware description languages and their components. It shows that some ecosystems, like *Python*'s, have a lot of components, but that not all of them are first party nor is there always an agreement within the community on the best tool. However *Rust* is a particularly strong candidate in this regard, as it has first party support for all of the required components with the exception of hardware-programming and debugging tools. But as also noted in Table 2, most other languages do not come with first party support for these tools either. However, as will be discussed in Section 3.5, it is difficult to learn, has not seen use in hardware synthesis and is therefore not a good fit for regular users. But its strong ecosystem makes it a good candidate for a language implementation, something for which it has a thriving ecosystem of many libraries, colloquially called *crates*, fit for this purpose.

One can also see from Table 2, that simulation and hardware description ecosystems tend to be highly proprietary and incomplete. This is a problem that can be solved by providing a common baseline for all tasks relating to photonic hardware description, where only the lowest level of the technology stack: the platform support is vendored. Forcing platforms, through an open source license such as GPL-3.0, to provide a common interface for their hardware, will allow for a common ecosystem to be built on top of it. This is the approach that will hopefully be taken by PHOS.

COMPONENTS	TRADITIONAL LANGUAGES			HARDWARE DESCRIPTION & SIMULATION LANGUAGES	
	C	RUST	PYTHON	VERILOG-AMS	VHDL
LANGUAGE SPECIFICATION	✓ [57]	✗ [32]	✗ [58]	✓ [59]	✓ [60]
COMPILER	~ 1 (Clang & GCC)	✓ (rustc)	~ (PyPy & Numba)	✗ (simulated)	~ (synthesized)
HARDWARE-PROGRAMMER	~ 2 (vendored)	~ 2 (vendored)	~ 2 (vendored)	~ 3 (vendored)	~ (vendored)
& RUNTIME					
DEBUGGER	~ 4 (GDB & LLDB)	~ 4 (GDB & LLDB)	✓ (PDB)	~ (vendored)	~ (vendored)

CODE FORMATTER	~~ (<i>clang-format</i> & <i>uncrustify</i>)	✓ (<i>rustfmt</i>)	~~ (<i>Black</i>)	✗ 5	✗ 5
LINTER	~~ (<i>clang-tidy</i> & <i>uncrustify</i>)	✓ (<i>Clippy</i>)	~~ (<i>Black</i>)	✗ 5	✗ 5
CODE EDITOR SUPPORT	~~ (<i>clangd & ccls</i>)	✓ (<i>rust-analyzer</i>)	~~ (<i>Pyright</i>)	✗ 5	✗ 5
TESTING	~~ (<i>CUnit</i>)	✓ (<i>rustc</i>)	~~ (<i>Pytest</i>)	~~ (<i>SVUnit</i>)	~~ (<i>VUnit</i>)
SIMULATION	~~ 2 (vendored)	~~ 2 (vendored)	~~ 2 (vendored)	~~	~~
PACKAGE MANAGEMENT	✗	✓ (<i>Cargo</i>)	✓ (<i>PyPI</i>)	✗ 6	✗ 6
DOCUMENTATION GENERATOR	~~ (<i>Doxygen</i>)	~~ (<i>Rustdoc</i>)	~~ (<i>Sphinx</i>)	✗ 5	✗ 5
BUILD SYSTEM	~~ (<i>CMake</i>)	✓ (<i>Cargo</i>)	~~ 7 (<i>Poetry</i>)	~~ (vendored)	~~ (vendored)

TABLE 2 This table compares the ecosystems of different programming and hardware description languages. It shows whether the components are first party (✓), third party but well supported (~~) or third party but not well supported or non existent (✗). For each component, is also lists the name of the tool that is most commonly used for that purpose.

Notes:

1. C has multiple, very popular, compilers, such as *GCC* and *Clang*. However, these are third party, and for embedded and HLS development, there is no de facto standard.
2. Traditional programming languages usually rely on programmers and runtime provided by the hardware vendor of the targetted embedded hardware.
3. *Verilog-AMS* is a language used for simulation, not hardware description.
4. C and Rust generally share debuggers due to being native languages.
5. There does seem to exist some formatters, linters, code editor support and documentation generators for *Verilog-AMS* and *VHDL*, but they are not widely used and are sparsely maintained.
6. Due to the difficulty in handling intellectual property in hardware, there is no ubiquitous package manager for hardware description languages.
7. Python being interpreted, it does not need a build system, but some dependency and environment automation tools such as *Poetry* exist and are widely used.

With the previous sections, it can be seen that creating a user-friendly ecosystem revolves around the creation of tools to aid in development. The compiler and language cannot be created in isolation, and the ecosystem as a whole has to be considered to achieve the broadest possible adoption.



Depending on the choice of implementation, the components of the ecosystem will change. However, whether the language already exists or whether it is created for the purpose of programming photonic processors, special care needs to be taken to ensure high usability and productivity through the availability or creation of tools to aid in development.

As will be discussed in Section 5, the chosen solution will be the creation of a custom DSL for photonic processors. This will be done due to the unique needs of photonic processors, and the lack of existing languages that can be used for development targeting such devices. And this ecosystem will need to be created from scratch. However, the analysis done in this section will be used to guide the development of this ecosystem.

3.5 OVERVIEW OF SYNTAXES

Following the analysis of programming ecosystem components, this section will analyse the different syntaxes employed by various, common, programming languages. The goal of this section is to build an intuition on what these syntaxes look like, what they mean and how they can be applied to photonics. As that section will compare simple examples and how one might implement simple photonic circuits in each of these languages. Additionally, this section will also analyse the syntaxes of existing HDLs and other DSLs that are used to program digital electronics – most notably FPGAs – and analog electronics. This analysis will also provide insight into whether these languages are suitable for programmable photonics. As programmable photonics works using different paradigms than digital and analog electronics, it is important to understand these differences and why they make these existing solutions unsuitable.

The first analysis, which looks at traditional programming languages, will be done by looking at the syntaxes of the following languages: *C*, *Rust*, and *Python*. These languages have been chosen as they are some of the most popular languages in the world, but also because they each bring different strength and weaknesses with regards to the following aspects:

- *C* is a low-level language that is used as the building block for other non-traditional computation types such as FPGAs by being used for HLS [61], but is also being used for novel use cases such as quantum programming [62].
- *Rust* is another low-level language, it has not seen wide use in HLS or other non-traditional computation types, but it has modern features that make it a good candidate for API development. However, *Rust* has a very steep learning curve which makes it unsuitable for non-programmers [63].
- *Python* is a common language that is used by a wide proportion of researchers and engineers [47, 64], which makes it a great candidate as the starting point of any language development. It is also used for some HDL development [65] and has been used for the development of the existing photonic processor APIs, as well as for other non-traditional computation types such as quantum computing. However, it is a high-level, generally slow language with a syntax that is generally not suitable for hardware description, as will be further discussed later.

The second analysis, will focus on different forms of HDLs (*Hardware Description Language*) and simulation languages. Most notably, the following languages will be analyzed:

- *SystemC* is a language that has seen increased use in HLS for FPGAs.
- *MyHDL* is a library for *Python* that gives it hardware description capabilities.
- *VHDL*: a common HDL used for FPGA development and other digital electronics [66].
- *Verilog-AMS*: a superset of *Verilog* that allows for the description of analog electronics. It has seen use in the development of photonic simulation, most notably in *Ansys Lumerical* [29].
- *SPICE*: a language that is used for the simulation of analog electronics. *SPICE* as seen use in the development of photonic simulation [8].

The goal of the second analysis will be to see whether any of these languages can be reused or easily adapted for photonic simulation. In the end, none of these languages really fit the needs of photonic development, most notably with regards to ease of use. Nonetheless, the analysis provides insight that can be useful when designing a new language. It is also important to note that there are two distinct families of languages in the aforementioned list: there are digital HDLs and analog simulation-centric languages. Therefore this comparison will be done in two parts, one for each family of languages.

3.5.a TRADITIONAL PROGRAMMING LANGUAGES

To compare traditional programming language, a simple, yet classical example will be used: *FizzBuzz*, which is a simple program that prints the number from 1 to 100, printing *Fizz* when the number is divisible by 3, *Buzz* when the number is divisible by 5 and *FizzBuzz* when the number is divisible by both 3 and 5. The *C* implementation of *FizzBuzz* is shown in Listing 3. The *Rust* implementation of *FizzBuzz* is shown in Listing 4. The *Python* implementation of *FizzBuzz* is shown in Listing 5. For each of those languages, many different implementations are possible, however, a simple and representative version was used. As performance are not the focus of this comparison, choosing the most optimized implementation is not necessary.

Programming languages often take inspiration from one another, as such, most modern languages are inspired by *C*, which is itself inspired by *B*, *ALGOL 68* and *FORTRAN* [67]. *C* has had a large influence on languages such as *Python* [68] and *Rust* [32] – through *C++* and *Cyclone* – but also on HDLs such as *Verilog* (and therefore *Verilog-AMS*). As such, this section will start with an outlook of the syntax of *C* and discuss some of its shortcomings with regards to more modern languages. Additionally, the more difficult aspects of the language will be discussed, most notably manual memory management and pointer semantics, as these two aspects are error prone and even considered to be the root cause for most security vulnerabilities [69].

A simple *C* implementation of *FizzBuzz* can be found in Listing 3, it shows several important aspects of *C*:

- blocks of code are surrounded by curly braces ({ });
- statements are terminated by a semicolon (;), however curly braces can be omitted for single line statement;
- variables are declared with a type and a name, and optionally initialized with a value;
- functions are declared with a return type, a name, a list of arguments and a body;
- ternary operators are available, for shorter, but less readable conditional statements;
- *C* lacks a lot of high level constructs such as string, relying instead on arrays of characters;
- *C* has a lot of low-level constructs such as pointers, which are used to pass arguments by reference;
- *C* is not whitespace or line-space sensitive and statement can span multiple lines;
- *C* uses a preprocessor to perform text substitution, such as importing other files;
- *C* needs a `main` function to be defined, which is the entry point of the program.

```

1 #include <stdio.h>
2 #include <string.h>
3
4 void main() {
5     char buffer[88];
6     for(int i = 0; i <= 100; i++) {
7         int len = sprintf(
8             buffer,
9             "%s%s",
10            i % 3 ? "" : "Fizz",
11            i % 5 ? "" : "Buzz");
12         if (len == 0)
13             sprintf(buffer, "%d", i);
14         printf("%s\n", buffer);
15     }
16 }
```

LISTING 3 | *FizzBuzz* implemented in *C*, based on the *Rosetta Code* project [1].

The *Rust* implementation of *FizzBuzz* can be found in Listing 4, it shows several important aspects of *Rust*:

- blocks of code are surrounded by curly braces `{ }` and `}`;
- statements are terminated by a semicolon `;`;
- loops use the range syntax `..` instead of manual iteration;
- printing is done using the `print` and `println` macros, which are similar to *C*'s `printf`;
- variables do not need to be declared with a type, as the compiler can infer it;
- *Rust* is not whitespace or line-space sensitive and statement can span multiple lines;
- *Rust* needs a `main` function to be defined, which is the entry point of the program.

```

1 use std::fmt::Write;
2
3 fn main() {
4     for i in 1..=100 {
5         let out = format!(
6             "{}{}",
7             if i % 3 == 0 { "Fizz" } else { "" },
8             if i % 5 == 0 { "Buzz" } else { "" }
9         );
10
11         if out.len() == 0 {
12             println!("{}i");
13         } else {
14             println!("{}out");
15         }
16     }
17 }
```



```
16      }
17  }
18 }
```

LISTING 4 | FizzBuzz implemented in *Rust*, based on the *Rosetta Code* project [1]

The *Python* implementation of *FizzBuzz* can be found in Listing 5, it shows several important aspects of *Python*:

- blocks of code are delimited by indentation;
- statements are terminated by a newline;
- loops use the `range` function instead of manual iteration;
- printing is done using the `print` function;
- variables do not need to be declared with a type, as the language is dynamically typed;
- *Python* is whitespace and line-space sensitive;
- *Python* does not need a `main` function to be defined, as the file itself is the entry point of the program.

```
1  for n in range(1,101):
2      response = ''
3      if not (n % 3):
4          response += 'Fizz'
5      if not (n % 5):
6          response += 'Buzz'
7      print(response or n)
```

Python

LISTING 5 | FizzBuzz implemented in *Python*, based on the *Rosetta Code* project [1].

These simple example show us some fundamental design decisions for *C*, *Rust*, and *Python*, most notably that *Python* is whitespace and line-space sensitive, while *C* and *Rust* are not. This is a design feature of *Python* that aids in making the code more readable and consistently formatted regardless of whether the user uses a formatter or not. Then, focusing on typing, *Python* is dynamically typed which makes the work of any compiler more difficult. Dynamic typing is a feature that generally makes languages easier to use at the cost of runtime performance, as type checking has to be done as the code is running. Per contra, *Rust* takes an intermediate approach between *Python*'s dynamic typing and *C*'s manual type annotation: *Rust* uses type inference to infer the type of variables, that means that users still need to annotate some types, but overall most variables do not need type annotations. This makes *Rust* easier to use than *C*, but also more difficult to use than *Python* from a typing point of view.

Additional features that the languages offer:

- *Python* and *Rust* both offer iterators, which are a high level abstraction over loops;
- *C* and *Rust* both offer more control over data movement through references and pointer;
- *Python* and *Rust* both have an official package manager, while *C* does not;
- *Python* and *Rust* are both memory safe, meaning that memory management is automatic and not prone to errors;
- *Rust* is a thread-safe language, meaning that multithreaded programs are easier to write and less prone to errors;
- *C* and *Rust* are both well suited for embedded development, while *Python* has seen use in embedded development, it is not as well suited as the other two languages, due to performance constraints;

- *Rust* does not have truthiness: only `true` and `false` are considered boolean values, while *Python* and *C* have truthiness, meaning that several types of values can be used as a boolean value.

3.5.b DIGITAL HARDWARE DESCRIPTION LANGUAGES

Unlike traditional programming languages, digital HDLs try and represent digital circuitry using code. This means that the code is not executed, but rather synthesized into hardware that can be built. This hardware is generally in one of two forms: logic gates that can be built discretely, or LUTs programmed on an FPGA. Both processes involve “running” the code through a synthesizer that produces a netlist and a list of operations that are needed to implement the circuit. As was previously discussed, in Section 3.1, languages can serve as the foundation to build abstractions over complex systems, however, most HDLs tend to only have an abstraction over the RTL (*Register Transfer Level*) level, which is the level that describes the movement, and processing of data between registers. Registers are memory cells commonly used in digital logic that store the result of operations between clock cycles. This means that the abstraction level of most HDLs is very low.

This low level of abstraction can be better understood by understanding three factors regarding digital logic programming, the first is the economic aspect, custom ICs are very expensive to design and produce, as such, the larger the design, the larger the dies needed, which increases cost; and FPGAs are very expensive devices, the larger the design, the more space it physically occupies inside of the FPGA, increasing the size needed and therefore the cost. The second factor is the design complexity: the more complex the design, the more difficult it is to verify and the slower it is to simulate which decreases productivity. The third factor is with regard to performance, performance of a design is characterized by three criteria, one criterion is the speed of the algorithm being implemented, another one is the power consumed for a given operation, and the area that the circuit occupies. These performance definitions are often referred to be the acronym PPA. As such, the design is generally done at a lower level of abstraction to try and meet performance targets.

HIGH-LEVEL SYNTHESIS



DEFINITION: **High-level Synthesis (HLS)** is the process of translating high-level abstractions in a programming language into RTL (*Register Transfer Level*) level descriptions. This process is generally done by a compiler that takes as an input the high-level language and translates the code into a lower-level form.

Adapted from [61,70]

There has been a push in recent years towards higher level of abstraction for digital HDLs. It takes the form of so-called HLS (*High Level Synthesis*) languages. These languages allow the user to build their design at a higher level of abstraction, which is generally simpler and more productive [71]. Allowing the user to focus on the feature they are trying to build and not the low level implementation of those designs. As was discussed in Section 3.1, this can be seen as a move towards declarative programming, or at least, a less imperative programming model. Coupled with the rise of hardware accelerator in the data center and cloud markets, which are generally either GPUs or FPGAs, there has been an increased need for software developer to be able to use these FPGA based accelerators. Because these software developers are generally not electrical engineers, and due to the high complexity of FPGAs, developing for such devices is not an easy skill to acquire. This has provided an industry drive towards economically viable HLS languages and tools that can be used by software developers to program FPGA based accelerators.

Another advantage of HLS is the ability to test the hardware using traditional testing frameworks, as discussed in Section 3.4. I, testing systems for HDLs tend to be vendor specific and therefore difficult to port. Additionally, they are based on simulation

of the behaviour which is generally slower than running the equivalent CPU instructions. Therefore, the ability to test the hardware using traditional testing frameworks is a major advantage of HLS languages. In the same way that it allows the use of regular testing frameworks, it also enables the reuse of well tested algorithms that may already be implemented in a given ecosystem which can drastically lower the development time of a given design, as well as reduce the risk of errors. In addition to being able to use existing testing framework, the code can be verified using provers and formal verification tools, which can prove the correctness of an implementation, something that does not exist for traditional RTL level development. Given that HLS development is generally easier, more productive and allows for reuse of existing well-tested resources, it is a sensible alternative to traditional RTL level development. However, it does come at the cost of generally higher resource usage, and lower performance. This is due to the fact that the HLS abstractions are still not mature enough to meet the performance of hand-written HDL code. However, there has been a push towards greater level of optimization, such as using the breadth of optimization available in the LLVM compiler. This has allowed HLS to reach a level of performance that is acceptable for large swath of applications, especially when designed by non-specialists [72]. Other techniques such as machine learning based optimization techniques have been used to increase performance even further [73].

MODERN RTL LANGUAGES

In parallel to HLS development, a lot of higher level RTL languages and libraries have been created, such as *MyHDL*, *Chisel*, and *SpinalHDL*. These alternatives are positioned as an alternative to traditional HDLs such as *SystemVerilog*, they are often libraries for existing languages such as *Python*, and therefore inherit their broad ecosystems. As discussed in Section 3.4.1, HDLs, tend to be lackluster – or highly vendor-locked – with regards to development tools. And just as in the case for HLS, this can be an argument in favour of using alternatives, such as these HDL implemented inside of existing languages.

These HDLs are generally implemented as translators, where, instead of doing synthesis down to the netlist level, they translate the user's code into a traditional HDL. As such, they are not a replacement for traditional HDLs, but offer a higher level of abstraction and better tooling through the use of more generic languages. This places these tools in an interesting place, where users can use them for their nicer ecosystems and easier development, but still have the low-level control that traditional HDLs offer. This is in contrast to HLS, where this control is often lost due to the higher level of abstraction over the circuit's behaviour. Additionally, these tools often integrate well with existing package-managers which are available for the language of choice, allowing for easy reuse and sharing of existing libraries.

3.5.c COMPARISON

For the comparison, three HDLs of varying reach and abstraction levels will be used: *VHDL*, *MyHDL*, and *SystemC*. They each represent one of the aforementioned categories, being traditional HDLs, modern RTL-level languages, and HLS languages. For this comparison, a simple example of an n -bit adder will be used, where n is a parameter of the design. This will allow the demonstration of procedural generation of hardware, as well as the use of modules and submodules to structure code.

Most HDL languages come with pre-built implementations of adders. Usually, the best implementation of the adder is chosen by the compiler or synthesis tool based on constraints defined by the user. These constraints can relate to the area, power consumption or timing requirements. In this case, the adders implemented are simple combinatory ripple-carry adders, which are generally not the best implementation.



In the first example, in Listing 6, it can be seen that the VHDL implementation is verbose, giving details for all parameters and having to import all of the basic packages (line 2). In VHDL, the ports, as well as other properties are defined in the `entity` and the implementation of the logic is done in an `architecture` block. This leads to functionality being spread over multiple locations, generally reducing readability.

```

1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity Adder is
5 Generic(n:integer:=8);
6     Port ( Cin : in STD_LOGIC;
7             A : in STD_LOGIC_VECTOR (n-1 downto 0);
8             B : in STD_LOGIC_VECTOR (n-1 downto 0);
9             Result : out STD_LOGIC_VECTOR (n downto 0));
10 end Adder;
11
12 architecture Behavioral of Adder is
13     -- Full Adder component
14     COMPONENT FullAdder
15     PORT(
16         A : IN std_logic;
17         B : IN std_logic;
18         Cin : IN std_logic;
19         S : OUT std_logic;
20         Cout : OUT std_logic
21     );
22     END COMPONENT;
23     signal carry : std_logic_vector(n downto 0);
24 begin
25     -- external carry input
26     carry(0) <= Cin;
27     -- Array of full adders
28 FA_array: For i in 0 to n-1 generate
29     Inst_FullAdder: FullAdder PORT MAP(
30         A => A(i),
31         B => B(i),
32         Cin => carry(i),
33         S => Result(i),
34         Cout => carry(i+1) -- connect the output carry to the input carry of the next FA
35     );
36 end generate FA_array;
37 -- output carry

```

```
38 Result(n) <= carry(n);
39 end Behavioral;
```

LISTING 6 | Example of a n -bit adder in VHDL, based on [2].

```
1  from myhdl import *
2
3  @block
4  def bit_adder(A, B, Cin, S, Cout):
5      """ 1-bit adder with carry in and carry out """
6      @always_comb
7      def logic():
8          S.next = A ^ B ^ Cin
9          Cout.next = (A & B) | (A & Cin) | (B & Cin)
10
11     return logic
12
13 @block
14 def nbit_adder(A, B, Cin, S, Cout):
15     """ n-bit adder with carry in and carry out """
16     @always_comb
17     def logic():
18         Carries = [Signal(bool(0)) for i in range(len(A))]
19         Carries[0].next = Cin
20         for i in range(len(A)):
21             if i == len(A) - 1:
22                 bit_adder(A[i], B[i], Carries[i], S[i], Cout)
23             else:
24                 bit_adder(A[i], B[i], Carries[i], S[i], Carries[i + 1])
25     return logic
```

Python

LISTING 7 | Example of a n -bit adder in *MyHDL*, based on [2].

```
1 #include "systemc.h"
2
3 #ifndef N
4     #define N 8
5 #endif
6
7 SC_MODULE (BIT_ADDER) {
8     sc_in<sc_logic> a, b, cin;
9     sc_out<sc_logic> sum, cout;
10
11 SC_CTOR (BIT_ADDER)
```

```

12 {
13     SC_METHOD (process);
14     sensitive << a << b << cin;
15 }
16
17 void process() {
18     sc_logic aANDb, aXORb, cinANDaXORb;
19
20     aANDb = a.read() & b.read();
21     aXORb = a.read() ^ b.read();
22     cinANDaXORb = cin.read() & aXORb;
23
24     sum = aXORb ^ cin.read();
25     cout = aANDb | cinANDaXORb;
26 }
27 };
28
29 SC_MODULE (NBIT_ADDER) {
30     sc_in<sc_lv<N>> a, b;
31     sc_in<sc_logic> cin;
32     sc_out<sc_lv<N>> sum;
33     sc_out<sc_logic> cout;
34
35     sc_signal<sc_logic> ss[N], cc[N];
36
37     BIT_ADDER* add[N];
38
39     SC_CTOR (NBIT_ADDER)
40 {
41     SC_METHOD (process);
42 }
43
44 void process() {
45     int i = 0;
46     for(i = 0; i < N; i++) {
47         char name[25];
48         sprintf(name, "add_%d", i);
49         add[i] = new BIT_ADDER(name);
50
51         if (i == 0) {
52             add[i] << a[i] << b[i] << cin << sum[i] << cc[i + 1];
53         } else if (i == N - 1) {

```

```

54         add[i] << a[i] << b[i] << cc[i] << sum[i] << cout;
55     } else {
56         add[i] << a[i] << b[i] << cc[i] << sum[i] << cc[i + 1];
57     }
58 }
59 }
60 };
61

```

LISTING 8 | Example of a n -bit adder in *SystemC*, based on [2].

3.5.d ANALOG SIMULATION LANGUAGES

3.6 ANALYSIS OF PROGRAMMING PARADIGMS

3.6.a IMPERATIVE PROGRAMMING

3.6.b OBJECT-ORIENTED PROGRAMMING

3.6.c FUNCTIONAL PROGRAMMING

3.6.d LOGIC PROGRAMMING

3.6.e DATAFLOW PROGRAMMING

3.7 EXISTING FRAMEWORK

3.8 LONG TERM COMPATIBILITY AND CROSS-VENDOR SUPPORT

3.9 A PRIMER ON CALCULABILITY AND COMPLEXITY

3.10 HARDWARE-SOFTWARE CODESIGN



DEFINITION: **Hardware-software codesign** is the process of designing a system where both the hardware and software components are designed together, with the goal of interoperating hardware components and software systems more easily. And optimizing the system as a whole, rather than optimizing the hardware and software components separately.

Adapted from [74].

3.11 SUMMARY

From the aforementioned criteria, one may give a score for each of the discussed languages based on its suitability for a given application. This is done in Table 3. The score is given on a scale of 1 to 5, with 1 being the lowest and 5 being the highest.

The score is given based on the following criteria: the maturity of the ecosystem and the suitability for different scenarios that were previously explored, notably: API design, root language – i.e as the basis for reusing the existing ecosystem and syntax – and the implementation of a new language – i.e using the language to build the ecosystem components of a new language. RTL languages implemented on top of *Python* are not included in the table. Neither is SPICE due to its restrictive scope.

From Table 3, one can see that for the creation of a new language, the best languages to implement it in are *Rust* and *C*. And the best languages to inspire the syntax and semantics are *Python* and *Verilog-AMS*, additionally, *C* is also a good inspiration due its widespread use and the familiarity of its syntax. Finally, for the implementation of an API, the best choice is *Python* due to its maturity, simplicity and popularity in academic and engineering circles.

LANGUAGE	APPLICATIONS			
	ECOSYSTEM	API DESIGN	ROOT LANGUAGE	NEW LANGUAGE
<i>C</i>	● ● ● ○○	● ● ○○○	● ● ○○○	● ● ● ○○
<i>RUST</i>	● ● ● ● ●	● ● ○○○	● ● ○○○	● ● ● ● ●
<i>PYTHON</i>	● ● ● ● ○	● ● ● ● ●	● ● ● ● ○	● ● ○○○
<i>VERILOG-AMS</i>	● ○○○○	○○○○○	● ● ○○○	○○○○○
<i>VHDL</i>	● ○○○○○	○○○○○	● ○○○○○	○○○○○

LANGUAGE	APPLICATIONS			
	ECOSYSTEM	API DESIGN	ROOT LANGUAGE	NEW LANGUAGE
VHDL	VHDL is a mature language with a large ecosystem, but suffers from the same issues than Verilog-AMS, most notably that most tools are proprietary and licensed. Similarly, its nature as a hardware description language makes it unsuitable for API design or the creation of a new language. Its verbose syntax and semantics are difficult to learn and make the language difficult to read, which makes it unsuitable as a root language.			

TABLE 3 | Comparison of the different languages based on the criteria discussed in Section 3.11.

4.

TRANSLATION OF INTENT & REQUIREMENTS

In Section 3, the different programming ecosystem components, paradigms and tradeoffs were discussed. In this section, the translation of the user's intent – i.e the design they wish to implement – will be discussed in further detail. The translation of intent is the way in which the user will write down their design, and how the program translates that design into an actionable, programmable, design. This section will also outline some of the features that are needed for easier translation of intent. This will be done by discussing important features such as *tunability*, *reconfigurability*, and *programmability*. These features revolve around the ability for the user to tune the operation of their programmed photonic processor as it is running. For this purpose, this section will introduce some novel concepts, such as *constraints* and its *solver* and *reconfigurability through branching*. These two important concepts will be discussed in details and synergize to create an easy to use, yet powerful, programming ecosystem for photonic processors.

Additionally to the aforementioned points, several key features were discussed in Section 2.4, the features relate to realtime control, which works in pair with *reconfigurability* and *tunability*, simulation, which will use *constraints* and its solver. Platform independence, which will be achieved through the design of a unified vendor-agnostic ecosystem and, the visualization of the design, which has lead to the design of the *marshalling layers* which will be discussed in Section 5.8.



DEFINITION: **Synthesis** is the process of transforming the description of a desired circuit into a physical circuit.

Adapted from [insert reference](#)

Synthesis is the process of transforming the user's code into a physical circuit on the chip. It is done in a multitude of stages, that will be discussed in Section 5. These stages are all required to go from the user's code, which represents their intent, and turn it into an actionable design that can be executed on the photonic processor. The synthesis process is complex, involving many different components that all need to cooperate. Additionally, some of the tasks that synthesis must do, such as place-and-route, are incredibly computationally intensive and are often regarded as being NP-hard.

4.1 FUNCTIONAL REQUIREMENTS



DEFINITION: A **functional requirement** is a requirement that specifies a function that a system or component of a system must be able to perform.

Adapted from [insert reference](#)

Before a user can design their circuit, they must list their functional requirement, these requirements are the functionality that they wish for their circuit to achieve. As previously discussed, in Section 3.1, one can see these requirement as the most declarative form of the user's intent. Therefore, one can see this step as the user's intent.

However, there are elements that are generally going to be common to all of those functional requirements. And can be seen as the functional requirements for intent translation. These requirements can be seen in Table 4 and are discussed in the following sections.

REQUIREMENT	DESCRIPTION	DISCUSSION
REALTIME FEEDBACK	IDEAL BEHAVIOUR As discussed in Section 2.3, devices vary from device to device and over time and temperature. The user should be able to program the device without having to worry about these variations.	Section 4.9
	RECONFIGURABILITY Reconfigurability allows the user to change the topology of their device at runtime, this is useful for several reasons, the primary reason is the ability to change behaviour based on configurations or inputs.	Section 4.5
	TUNABILITY Tunability on the other hand does not change the topology in itself, but rather changes the behaviour of the mesh through the tuning of elements already present in the mesh. This may be used to vary gains, phase shifters, switches, or couplers to affect the behaviour of the mesh. This can also allow the user to build feedback loops that they control.	Section 4.5
	PROGRAMMABILITY In order to be able to make use of tunability and reconfigurability, the user must be able to programmatically communicate with their programmed device. This is done through the use of a HAL (<i>Hardware Abstraction Layer</i>), that handles communication with the device.	Section 4.2
	SIMULATION Simulation allows the user to test their code, verify whether it works and debug it before running it on the device. This is an important feature as it also allows the user to experiment without having access to the device.	Section 4.6
	PLATFORM INDEPENDENCE Platform independence allows the user to focus on their design rather than the specific device it is expected to run on. While some degree of platform dependence is to be expected, most of the code should be platform independent and allowed to run on any device.	Section 4.7
	VISUALIZATION Visualization allows the user to see the result of a simulation, what a finalized design looks like, block diagrams of functionality. All of these features can help the user in their design process, but also help the user when sharing information with others. Therefore, providing visualization is desirable.	Section 4.8

TABLE 4 | Functional requirements for intent translation

4.2 PROGRAMMABILITY



DEFINITION: A HAL (*Hardware Abstraction Layer*) is a library whose purpose is to abstract the hardware with a higher-level of abstraction, allowing for easier use and programming of the hardware.

Adapted from [75].

Programmability refers to the ability for the user to programmatically interact with their circuit while it is running. This is done using a HAL, which allows for interoperation between their software and their hardware, completing the hardware-software codesign loop. The HAL is made of two parts: the core HAL which is provided by the device manufacturer and the user HAL which is generated by the compiler based on the user's code.

CORE HAL As previously mentioned, the core HAL is provided by the device manufacturer and consists mostly of communication routines, it handles the communication between the user's software and the device. This HAL is therefore platform specific and is not generated by the compiler. However, the core HAL must be able to communicate with the user HAL, which is generated by the compiler. This is done by enforcing that all HALs implement a common API that allows the user to interact with both the core HAL and the user HAL in a consistent way, making the code as portable as possible.

USER HAL The user HAL is a higher level part of the HAL built from the user's design, it encapsulates the tunable values, reconfiguration states and detectors that are defined within the design, and allows the user to change these values, reconfigure the device and readout detectors. All the while, using the names the user defined for these different values. This allows the user to interact with the device in a way that is consistent with their design, and therefore easier to understand and use. This should improve productivity and reduce the risk of error in the hardware-software codesign interface.

USER HAL TEMPLATE The user HAL needs to be generated from the user's design, however, there may be elements of this HAL that are platform specific and therefore must be generated instead by the device support package. This is expected to be done by allowing the device support package to generate part of the user HAL through template or custom code. This allows the device support package to provide platform-specific features to the user HAL or to optimize common implementations for the platform, further improving the quality and usability of the generated interface.

4.3 INTRINSIC OPERATIONS

From the physical properties and features of a photonic processor, as discussed in Section 2, one can extract a set of intrinsic operations that must be supported by the processor. These operations in themselves are not required to be on the chip, but the support packages of the chip must be able to understand them and produce errors when they are not implemented. A full list with a description can be found in Table 5. In this section, the intrinsic operators will be discussed in more detail.

FILTER One of the core operations that almost all photonic circuit perform is filtering, it is a block that alters the amplitude of an input signal in a predictable manner based on its spectral content. Due to the prevalence of filters in photonic circuits, coupled with their special constraint – see below – they benefit from being an intrinsic operation for a photonic processor. During compilation and before place-and-route, the filter will be synthesized based on its arguments in order to produce a filter of the desired frequency response. This synthesized filter will therefore be optimized for the hardware platform.

There are many different types of filters, the most common ones, that can easily be implemented on a mesh – are MZIs, ring resonators, and lattice filters. Additionally, compound filters that combine multiple types of filters, or more than one filter can be created, such filter can have improved response or behave like band pass filters. Therefore, it is the task of the compiler to chose the base filter based on the specification and performance criteria that the user has set. For example, the user might prioritize optimizing for mesh usage rather than finesse, or might optimize for flatness of the phase response rather than the mesh usage, etc.

GAIN AND LOSS All waveguides within a device will cause power loss in the optical signals, however, this loss may not be sufficient if the user is working with high power signal, therefore some devices might include special loss elements whose loss is tunable or at least known. Besides, following the same principle, some users may want to compensate for this loss by using gain sections, or even amplify incoming signals. Optical gain is difficult to obtain on silicon platforms, just like sources, but it is possible to obtain gain through the use of rare-earth doped waveguides, or other techniques such as micro-transfer printing. Therefore, the compiler must be able to synthesize gain and loss sections based on the user's specification. However, if the device does not support gain or loss, the compiler should produce an appropriate error to the user.

MODULATOR AND DETECTORS Two of the key applications of photonic processor is in telecommunication and processing of RF signals. Therefore, it stands to reason that modulators and detectors are key components that are expected to be present in most photonic processors. Additionally, based on the device, there may be an optimal type of modulator for either type – phase modulation or amplitude modulation – and the compiler may chose an appropriate implementation of the modulator. Additionally, the same is true for detectors although they would generally only be used for amplitude demodulation, with phase coherent demodulation being the responsibility of the user.

SPLITTERS Signals are often split, and they may be split in specific ratios. For this reason, a splitter intrinsic operation that splits a signal into n new-signals with weight provided by the user is desirable. Internally, the compiler will likely have to implement these splitters as 1-to-2 splitters with specific splitting ratios, but the user should not have to worry about this. Additionally, the compiler can optimize the placement of these splitters to minimize the mesh usage, or to minimize non-linear effects in high power signals, or to maintain phase coherence between signals.

COMBINERS AND INTERFEROMETERS A combiner is the inverse of a splitter, it combines n signals together, it can operate in one of two modes, it can either try and reach a target power level – which can be the maximum power – or it can interfere the signals with their differential phase to create interference. The user is responsible for choosing which implementation to use, however in cases where the phase is well known, the compiler may be able to optimize the design by using a phase coherent combiner, thus not requiring a feedback loop and a phase shifter.

SWITCHES Some devices may have hardware optical switches, while other may need to rely on feedback loops. Generally, all platforms should be able to support switching, whether they rely on purpose-built hardware or on feedback loops does not matter. Switching can be useful in many applications, including telecommunication, signal processing, etc. It may be used to route test signals, route signal conditionally, or to implement simple reconfigurability without the added cost of having more than one mesh.

SOURCES A lot of applications will need generation of laser light, while this is difficult to achieve on silicon, it may be available on some devices. As laser sources are such an important part of photonics, it is important to at least plan for sources to be available in the future. Additionally, in some cases, the compiler may be able to synthesize a source from a gain source, reflectors and splitters. However, this is not always possible, and the compiler should be able to produce an error if the user requests a source and none is available.

PHASE SHIFTER Phase shifters are a necessary building block for a lot of more complex structures such as tunable MZIs, tunable filters, coherent communication, power combiners, etc. Therefore, as an integral part of the functioning of photonic processing, they must be present as an intrinsic operation. Additionally, they may be used in two different modes: the first mode is as a phase shifter, shifting the phase of a single signal, the second mode is as a differential phase shifter, imposing

a phase shift with respect to another signal. This case is especially interesting as it can be used to implement complex quadrature modulation schemes. In Section 6, examples regarding coherent communication will be presented that make use of this intrinsic operation to implement complex modulation schemes, as well as to implement a beam forming network.

DELAY LINES Each waveguide being used on the chip adds latency to the signal. While this latency may be low at the scale of a modulated signal, it can still be relatively significant overall. For this reason, the device must provide ways for the user to align signals in time, either by using a delay line, or by using multiple wires of different lengths in order of matching the total optical length. It works nicely with the ability to express differential constraint which will be discussed in Section 4.4.

COUPLER Couplers are part of each photonic gate present on the processor, they have the ability to couple two signals based on a coupling coefficient. This is a key intrinsic, as it allows the user to couple signals directly, something that would otherwise be difficult to implement. In terms of the underlying hardware, it should be a direct one-to-one relation with a coupler on the processor itself. However, the compiler should be able to optimize the coupling coefficient based on the frequency content of the signal and the calibration curves of the device.

SINK & EMPTY SOURCE Additionally, in some cases, the user might want to produce a signal that is empty, or to consume a signal without doing anything with it. For this reason, the compiler should be able to produce a sink intrinsic operation that consumes a signal with little to no return losses, as well as producing an empty source that produces a signal with little to no power. This is especially useful in cases where the user might want to have a reference "empty" signal, or to have a signal consumed without any effect on the rest of the system. An example of such cases can be a spectrometer, that wants to switch in an empty signal to calibrate the dark current of the detectors.

INTRINSIC OPERATION	DESCRIPTION	ARGUMENTS
FILTER	Filters a given signal at a given wavelength or set of wavelengths. The architecture and parameters are derived automatically from its arguments and the constraints on its input signal.	<ul style="list-style-type: none"> ✓ ⚡ Input signal ✓ ⚡ Through signal ~ ⚡ Drop signal ✓ ≈ Modulation type
GAIN/LOSS	Gain/loss sections allow the user to increase or decrease the power of a signal. The platform may not support gain or loss, in which case the operation will fail.	<ul style="list-style-type: none"> ✓ ⚡ Input signal ✓ ⚡ Output signal ✓ ≈ Gain/loss
MODULATOR	A phase or amplitude modulator, that uses an external electrical signal as the modulation source. The implementation is chosen by the support package based on the type of modulator.	<ul style="list-style-type: none"> ✓ ⚡ Input signal ✓ ⚡ Output signal ✓ ⚡ Modulation source ✓ ≈ Modulation type
DETECTOR	A detector that converts an optical signal to an electrical signal.	<ul style="list-style-type: none"> ✓ ⚡ Input signal ✓ ⚡ Output signal
SPLITTER	A splitter that splits an optical signal into multiple optical signals.	<ul style="list-style-type: none"> ✓ ⚡ Input signal ✓ ⚡ Output signals ✓ ≈ Splitting ratios
COMBINER	A combiner that combines multiple optical signals into a single optical signal. While maximizing the total output power.	<ul style="list-style-type: none"> ✓ ⚡ Input signals ✓ ⚡ Output signal

INTRINSIC OPERATION	DESCRIPTION	ARGUMENTS
INTERFEROMETERS	A combiner that combines multiple optical signals into a single optical signal. Does not perform any power optimization.	<ul style="list-style-type: none"> • Input signals • Output signal • Input signal
SWITCH	A switch that switches between two optical signals.	<ul style="list-style-type: none"> • Output signal • Switch state
SOURCE	A laser source that generates an optical signal.	<ul style="list-style-type: none"> • Output signal • Wavelength • Input signal
PHASE SHIFTER	A phase shifter that shifts the phase of an optical signal. Optionally, performs the phase shift in reference to another signal.	<ul style="list-style-type: none"> • Reference signal • Output signal • Phase shift • Input signal
DELAY	A delay that delays an optical signal.	<ul style="list-style-type: none"> • Output signal • Delay • 1st input signal • 2nd input signal
COUPLER	A coupler that couples two optical signals.	<ul style="list-style-type: none"> • 1st output signal • 2nd output signal • Coupling factor
SINK	A perfect sink, that consumes an optical signal, with little to no return loss.	<ul style="list-style-type: none"> • input signal
EMPTY	A perfect empty signal source, that produces an optical signal, with little to no power.	<ul style="list-style-type: none"> • output signal

TABLE 5 Intrinsic operations in photonic processors, with their name, description and arguments. For each arguments, an icon indicates whether the argument is required () or optional (). Additionally, the type of the value is also indicated by an icon, it can be optical () , electrical () , or a value () .

4.4 CONSTRAINTS

Constraints are a technique for expressing requirements on values and signals. They are associated with each signal or value to give additional information regarding its contents. In Section 7, the concept of using constraints with *refinement types* will also be discussed as a potential future expansion of constraints. The core idea of constraints is that the user can use them to specify additional information about their signals at a given point in the code. Additionally, they can be used to check the validity of the code, and to infer additional constraints. This is done by the *constraint solver*. This section will discuss the multiple aspects of constraints, and their use.



Constraints in themselves are not a new concept, however, the way in which they are applied to include more complex constraints, to simulate circuits, and inferring them, does *appear* to be novel.

CONSTRAINTS FOR VALIDATION The primary use of constraints is for the validation of the code. This is done by the *constraint solver* discussed later. The constraint solver will use the constraints to check whether they are compatible with one another. This is done by annotating some functions with constraints, and then checking whether the input signals are compatible with those constraints. If the constraints are not compatible, a warning, or an error can be presented to the user.

Constraints can be of many types, the likely most common ones are going to be constraints on power, gain, wavelength, delay, and phase. The reasoning behind why delay and phase are different constraints is because they most often will have different semantics, where phase refers to the phase of the light within the waveguide and the delay will mostly impact the delay of the modulated information on the signal. Since light operates at frequencies much higher than the RF range, one can consider the phase of the light to be mostly decoupled from the phase of the signal. These constraints can be used to verify the validity of the code, and to inform the compiler how to optimize and generate the design. As an example, the user might have a high power signal coming onto the chip that gets split. The place-and-route system can either place the splitter close to the input, therefore increasing mesh usage but reducing non-linearities, or closer to the components using this light, increasing mesh usage but decreasing non-linearities. One can use the input power constraint to make a decision, since at high power, there will be increased non-linearities and losses within the waveguide. Therefore, the place-and-route can use this information to make a decision on where to place the splitter. This is just one example of how constraints inform the compilation system and can be used to optimize the design.

CONSTRAINTS FOR SIMULATION Additionally to the aforementioned constraints, one can also express constraints that are useful for simulation such as noise sources, modulation inputs, etc. These constraints do not make sense for the compilation process as they are not actionable at compile time; however, they are actionable for creating more realistic, closer to physical simulations. These special constraints can be used for a variety of things and are in essence non-synthesizable, whereas the other constraints are synthesizable.

These non-synthesizable constraints, can be coupled with synthesizable constraints to create a more realistic, yet very inexpensive simulation. As will be discussed in Section 4.6, simulating circuits using constraints is extremely fast. And due to the integration of constraints within the language, as will be discussed in Section 5.2.r, it makes them an inherent part of the user's design. Meaning that accurate, yet fast, simulations are available to the user at all times.

CONSTRAINTS FOR OPTIMIZATION As previously mentioned, constraints can be used as indicators for stages within the synthesis process. Therefore, it stands to reason that constraints can be used to optimize the design. The compiler can use constraints to remove unnecessary components, or to optimize the placement of said components. An example, can be a signal going through a filter might have a constraint on the wavelength, and the filter might also have a constraint on the wavelength. If the compiler can prove that the filter is not needed, it can remove the filter altogether. Alternatively, if it detects that after the filter there would be no signal left, it can remove the filter and all dependent components, simplifying the design. Additionally, the user might specify optimization targets that the place-and-route may try to reach, these targets may relate to the mesh usage, non-linearities, or other metrics. The place-and-route can use these targets coupled with constraints to optimize the design to the user's specifications.

CONSTRAINTS AS REALTIME FEEDBACK As discussed in Section 2.1.a.c, there are power detectors on the chip that can be used for monitoring purposes. These detectors are expected to be implicitly and automatically used most of the time through the use of intrinsic components and their platform-specific implementation. However, it can be interesting to give access to these monitors to the user. This can be done by using constraints on the power and gain. Where these constraints can be used to check, while the device is running, whether constraints on power and gain are respected, notifying the user if they are not. This gives the user the ability to add detection of erroneous events, such as the loss of an input or failing to meet gain requirements. This can be used to notify the user's control software of the error so that they may react appropriately to it. Indeed, through the use of detectors, and especially implicit detectors, the user may gain insight into the state of the device.

CATEGORIES OF CONSTRAINTS Using the aforementioned sections, one can categorize constraints into three distinct categories: synthesizable constraints, which are used for realtime feedback, simulation constraints, which are used for simulation, and meta constraints which are only used by the compiler. These three categories are not mutually exclusive: most constraints can be used by the compiler and for simulation, but some of them are only used for these purposes, therefore, one can see all constraints as being a hierarchy that can be seen in Figure 6. It shows that all constraints are simulation constraints, some of which are meta constraints and some of those are also synthesizable constraints. In Table 6, the different types of constraints are listed along with their category and a short explanation.




FIGURE 6 | Hierarchy of constraints, showing that all constraints are simulation constraints, within that are meta constraints within which are synthesizable constraints.

	CONSTRAINT	DESCRIPTION
SYNTHEZABLE	POWER	Power constraints are used to specify the power of a signal. At runtime, it can check whether signals are present and within certain power budgets by using detectors.
	GAIN	Gain constraints are used to specify the gain created by a component. It can use detectors around a gain section to check whether a gain section is able to meet its parameters and to allow feedback control.
META	WAVELENGTH	Wavelength constraints are used to specify the wavelength content of a signal. This is used for optimization of filters and other wavelength dependent components.
	DELAY	Delay constraints are used to specify the actual, minimum, or maximum delay of a signal. This can be used to meet delay requirements after place-and-route.
SIMULATION	PHASE	Phase constraints are used to specify differential phase of a signal. This can be used to ensure that phase sensitive circuits are able to work as intended.
	NOISE	Noise constraints are used to add noise onto a signal. This can be used to simulate noise sources and to simulate the impact of noise on a device.
	MODULATION	Modulation constraints are used to specify the modulation of a signal.

TABLE 6 | Different constraints on signals along with their category and a short explanation.

CONSTRAINTS ON VALUES Expanding upon the concept of constraints further, it is possible to add constraints on values other than signals. It can allow the user to set specific constraints, typically on numerical values that can be used for two purposes. The first purpose is to allow validation of value automatically without needing to write manual tests for values, this is often called a *precondition*. The second purpose, which is further explained in Section 4.5, is the ability to discover reconfigurable states that cannot be reached based on the constraints. This is an optimization that can be done relatively easily by the compiler.

CONSTRAINT INFERENCE Constraints propagate through operations done in succession. Each intrinsic operation done on a signal adds its own constraints to the existing constraints. This allows the compiler to infer constraints on intermediary and output signals based on existing constraints and the constraints of the intrinsic operations. This is done by the compiler to allow the user to specify as few constraints as possible, while still being able to infer the constraints on the signals. This feature is critical for the usability of the ecosystem, as it reduces the burden placed on the user of manually annotating their functions and signals with constraints. The constraints of entire functions can be computed and then summarized – i.e simplified and grouped together – which simplifies the role of the simulator as it is simply using these simplified constraints and applying them to input spectrums and signals. This leads to a more efficient simulation which is much faster than traditional physical simulations. This is examined further in Section 5.7.

CONSTRAINT SOLVER The solver is the tool that the compiler uses to summarize and check constraints. It will summarize the constraints on each signal such that it can easily be simulated, and it will verify that constraints are compatible. Additionally, in cases where the constraints depend on tunable values – i.e values that can be changed at runtime – the solver can use a prover and the constraints on the tunable value to determine whether the constraints are compatible. This is done by using a prover such as Z3 [76]. However, this is a very computationally expensive process and must therefore only be performed when necessary. This is why the compiler will only use the prover when the constraints depend on tunable values. Therefore, one can see the constraint solver as a tool composed of two subsystems, the first one computing and verifying constraints

based on known data, it is simpler and faster, and the second one computing and verifying constraints based on tunable values, it is more complex, relying instead on a prover.

LIMITATIONS OF CONSTRAINTS There are however limitations of the constraint system, most notably that, using the aforementioned constraint solver, constraints are limited to exclusively feedforward system, this is due to constraints being calculated one after the other, not allowing cyclic dependencies. And as discussed in Section 2.2.a, one can represent any recirculating circuit as a feedforward system. However, there is one necessary condition for this to hold: it *must* be at a higher level of abstraction. When building the higher-level abstractions, this axiom cannot be assumed to be true, as the user is writing them at a lower-level of abstraction. Therefore, the constraint system is limited in such cases, and the system must provide an “escape-hatch” which allows the user to manually specify constraints at the edges of their abstractions, such that the compiler can use them outside of the abstraction while pausing constraint computation inside. When using this feature, the user can now express recirculating circuits easily by using the escape-hatch to specify constraints on signals that are not feedforward.



Constraints can be used to validate signals, eliminate branches, and simulate the design. They are implemented using the constraint-solver which can either combine constraints or using the Z3 prover to verify constraints [76]. However, they are limited to feedforward systems, and therefore an escape-hatch is needed to specify constraints on recirculating circuits.

4.5 TUNABILITY & RECONFIGURABILITY



DEFINITION: Tunability is the ability to change the value of a parameter at runtime to impact the behavior of the programmed device.

Tunable values are values that can be interacted with, by the user, at runtime. They can be any non-signal value in the user's program, typically numerical values, that the user defines as being tunable values. These values can be seen as tuning-knobs that the user can access at runtime to change the behaviour of their circuit, and to implement their own custom feedback loops. Tunable values can impact several parts of the design at once, for example, a single value may determine the center frequency of operation of a bank of filters, all of them being tuned at once. This makes tunable values especially powerful as their impact can be propagated through the entire design.

The core idea behind tunable values is that the user can now represent parts of the parameters of their design as runtime values that can be interacted with, while keeping all of the derived values within the circuit code itself. The purpose of this design is to make hardware-software codesign easier and more productive. Where instead of having the complex relationships between parameters expressed within the “software” part of hardware-software codesign, they can instead be directly expressed on what they impact: the “hardware” part. This makes the design process more intuitive, and also removes the potential for discrepancies between the hardware and the software.

Additionally, the user should be able to name and access their tunable values by name within their own code. This further improves the usability of the system, as it removes the need to maintain complex, error-prone table of registers and their

corresponding values. Instead, the user can address their tunable value in a natural way through its name, and HAL can take care of the rest: translating these names and values into an appropriate set of registers and values.

This means that the physical parameters of each element, can be represented as natural parameters – i.e numerical values – while the underlying hardware uses lower-level likely binary values and flags. This improves the development experience of the device provider as well, as they can now integrate within their platform support package the code required to do data conversion, further simplifying the development of new support packages.

Furthermore, the use of constraints on values, such as explained in Section 4.4, can be used by the compiler to further detect the need for reconfigurability automatically, without additional user input. It can also be used to validate that when a tunable value is changed in the user's software, that it meets its requirements, ensuring that the user cannot change the value to an invalid one, where the device might then operate in an undefined state.



DEFINITION: **Reconfigurability** is the ability to change the topology of the device at runtime and therefore its behaviour.

Additionally, one of the most important functional requirements, is the reconfigurability. Its goal is to allow the user to reconfigure the mesh – or only parts of it – while the device is running. This can be achieved in a number of ways, but the most natural way is to use branches within the code to determine the boundaries between reconfigurability regions. Then, through the use of tunable values, these regions can be automatically selected based on its value.

However, this brings a set of difficult problems to solve, the first of which is the ability to determine whether a state is even reachable. However, this can be done using constraints, through the constraint solver for tunable constraints, one can verify which states are reachable or not, and discard those that are unreachable. This is a powerful optimization, as it greatly decreases the amount of states that need to be place-and-route, and therefore the amount of time needed to compile the mesh.

Indeed, consider the following example, the user instantiates a mesh containing 64 input signals and 64 output signals, based on branching, each input signal can go into one of two filters. This therefore means that there are 2^{64} possible states. It can easily be understood that this is an intractable problem, as it would be almost impossible to synthesize the project. However, if the system is able to determine that for each signal, only two states are reachable, this comes down to 128 states, which is much more tractable. Therefore, one can see that there is an interest in finding ways of reducing the amount of states that need to be synthesized. One such way is by using the constraint solver to eliminate unreachable states. The second way is by finding subsets of the overall circuits that are independent from one another, and therefore can be mostly synthesized in isolation.

Neither of those two tasks are trivial, they can be seen as similar to the halting problem which is undecidable, and therefore, it is desirable to let the user specify some of the state reduction manually, letting the user take care of parts of the more complex cases. One can draw a parallel between this and the use of the escape-hatch for constraints, as it is a similar concept, where the user can specify constraints manually at the edge of abstraction, while here the user can specify how to reduce the amount of states manually. However, by limiting the maximum number of iterations, the recursion depth, or both, one can make the halting problem decidable. However, despite being decidable, it still incurs a heavy computational cost. Therefore, one can expect that state reduction will also be computationally expensive.

In Figure 7, one may see what reconfigurability might look like on a fictitious device, where based on an input variable, a simple boolean in this case, the device will use either of two meshes. Each state (a) and (b) represents a different mesh that implements a different filter. In this example the user would have created a tunable boolean that they can set at runtime, and based on its value, the appropriate mesh will be selected.




FIGURE 7 Example of reconfigurability on a fictitious device. Each state (a) and (b) represent a different filter. The second (b) filter has a longer ring and therefore a higher FSR than the first one (a). Squares of different colors represent photonic gates in different states: blue represents through gates, green represent cross gates, and yellow represents partial gates. The gray triangles represent optical ports.



Reconfigurability allows the user to create modular designs, where, at runtime, the user can select a different state to fit their needs. Reconfigurability is achieved through branching of the code. The user can specify tunable values that are used to select the appropriate branch. The number of states is exponential but can be decreased using the constraint solver to remove unnecessary branches, by finding independent subsets of the mesh, and by letting the user specify some of the state reduction manually.

4.6 SIMULATION

As previously discussed, the user must also be able to simulate their circuit. The traditional approach of physical simulation is slow, and therefore, it may be desirable to find solutions to make simulations faster. As was discussed in Section 1.1, there is ongoing research in using SPICE to simulate photonic circuits, additionally, some of this work is being conducted at the PRG. One of the main advantages of this solutions, as opposed to the one that will be presented below, is that it allows for recirculating meshes. However, it is not as fast as the solution presented in this document, and therefore, it is not as well suited for the use case of this project. Additionally, the SPICE based simulations may be able to incorporate more effects, such as the effects of the non-linearity of components, which may lead to more accurate simulations. Despite this, the user may not want a physically correct simulation, instead they may want a simulation that is fast, and representative of their circuit without all of the limitations of the physical hardware. In essence, this is similar to simulations for electronic HDL development, where the simulations are not physical yet are still representative.

The simulation scheme that is suggested in this research, is to use constraints to simulate the circuit. The idea is that the constraint solver can be used to summarize the constraints on each net. It can then be used to calculate analytically the value of each net, and therefore, the value of each signal. The main difference with other approaches, is that due to the relative simplicity of constraints, this can be done very quickly, with relatively simple code. This simplicity both improves the performance of the simulation, as will be discussed in Section 5.7, but also decreases the work required to maintain and update this simulator as time goes on.

In practice, simulations would be separated into two categories: time domain simulation, which take one or more signals modulated onto carrier optical signals and simulates their processing, and a frequency domain simulation which looks at the frequency and phase response of the device. The reasoning behind this separation is as follows: due to the extremely high frequency of light, accurately representing light in the time domain is extremely difficult, as it requires very small time steps. Instead, if using the frequency domain, one can decouple the modulated signals, by using the spectral envelope of the modulated signal as the input to the simulation. This therefore allows for easy analysis of the spectral performance without the computation cost of small timesteps. Then, in the time domain, the user specifies sets of wavelengths which are then modulated with the signal of interest which can be passed through the device. This allows time domain simulation to use much bigger time steps, on the order of the modulate signal's period, rather than timesteps on the order of the light's period.

However, this does introduce a limitation, due to this dichotomy, the user needs to simulate both effect separately and analyze the results themselves. While this makes the process of simulation more limited, it also makes it more flexible, as if the user only needs one of the simulation kinds, they can avoid needing to simulate the other, decreasing computation time further.

SIMULATION ECOSYSTEM There exist many tools for simulation of photonic circuits. Additionally, there also exist a lot of tools for the kind of resolution that is being done. It is therefore of interest to reuse as much of the existing tools out there as possible. As long as these tools are free, they do not incur a cost on the user's end. Additionally, by reusing existing tools, the user can benefit the ecosystem that surrounds these solutions and the community that uses them. Furthermore, it also makes the development of the simulation ecosystem simpler, as it no longer required writing the entire simulation ecosystem from scratch. Instead reusing existing tools and making use of the best-in-class tools for each tasks.

4.7 PLATFORM INDEPENDENCE

As the development of photonic processor continues, it must be expected that new devices will bring new features, different hardware programming interfaces, and characteristics. Ideally, all of the code would be backward and forward compatible, being able to be programmed on an older or a newer device with little to no adjustments. Therefore, one must plan for platform support right at the core of the design of a photonic processor ecosystem. In this document several approaches will be suggested for tackling this issue. These approaches are meant to be used in conjunction with each other.

STANDARD LIBRARY All platforms must share a common standard library that contains base building blocks and some more advanced synthesis tools – i.e filter synthesis – that is common across all devices. This library must be able to be used by all devices, therefore, it must be able to be compiled into the intrinsic operations mentioned in Section 4.3. Additionally, by providing common building blocks and abstraction, it makes the development of circuits targetting photonic processors easier. This is similar to the standard library that exists for regular software development, where the language provides a set of functionalities out-of-the-box that can be used by the user.

PLATFORM SUPPORT PACKAGES Each platform must come with a platform support packages that implements several tools: a hardware programmer for programming the circuit onto the device; compatibility layer for the standard library such that the standard library is compatible with the hardware; some device-specific libraries for additional features if needed; a place-and-route implementation, it may be shared across many devices, but the support package must at least list compatible place-and-route implementations. With these components, the user's circuit should be able to be compiled, while using the standard library, then programmed onto the device for a working circuit.

HARDWARE ABSTRACTION LAYER Each platform must come with a HAL which allows the user to interact with the device programmatically at runtime. This HAL must provide features for communicating, setting tunable components and reading the state of the device. The HAL can be reused across devices, as long as the devices have similar hardware interfaces. In Section 5.6.c, this will be further discussed, including how parts of the HAL can be generated based on the user's design for improved usability and easier hardware-software codesign.

CONSTRAINT PACKAGES It must also come with information regarding delays and phase response of its different components, as well as the capabilities of some of its components like amplifiers, modulators, etc. This information can be used by constraint-solver and the simulation ecosystem to more accurately represent the capabilities of the circuit and allow the user to make informed decisions. Additionally, a platform may come with additional simulation-specific constraints for more accurate simulations, in addition to the additional information provided by the constraint packages.

4.8 VISUALIZATION

There are several types of simulations that may be useful for the user: the user might want to visualize the generated circuit mesh superimposed onto a schematic representation of the device, to verify that no critical components were removed through constraints, to see the usage at a glance, or to visualize whether the place-and-route performed adequately. This visualization is already presented in the existing library and exists in EDA tools for photonics. Therefore, such visualization facilities must be offered to the user. Especially due to the fairly early stage of research, the ability to communicate results visually is critical to the user's understanding of the results. Another kind of visualization the user will want is the results of the simulation results. Therefore, the ecosystem must provide easy visualization of results.

APPLYING DRY As is the case of the simulation ecosystem, one can reuse existing tools and libraries for visualization that are already on the market. This is an application of the DRY (*Don't Repeat Yourself*) principles, where one can reuse existing tools and libraries rather than rewriting them from scratch. This also allows the user to benefit from the large ecosystem of visualization tools that already exist, and to use the tools they are most familiar with, or that gives the best results for their application. Examples of such visualizations can be seen in Figure 7 that shows the mesh and the state of each gate, and a simulation result in Figure 8 which shows the results of a time-domain simulation using the aforementioned constraint-solver.




FIGURE 8 Example visualization of a time-domain simulation result, showing a 10 Gb/s modulated PRBS 15 sequence on top of a 1550 nm carrier. The simulation was performed using the constraint-solver. Shown is a 10 ns window of the simulation. The simulation was ran for a total of 1 μ s with an average execution time of 9 ms. The simulation simulates a laser source with noise and the rise and fall time of the modulated signal, the rise and fall time being 50 ps.

4.9 CALIBRATION AND VARIATION MITIGATIONS

Photonic circuits can be very sensitive to manufacturing variations and temperature variations. Therefore, each device must come with mitigation techniques that can aid in making the device behave as ideally as possible. This is expected to generally be done through the use of calibration curves or calibration LUTs. And by using feedback loops to ensure that a component behaves as expected. For example, a power combiner might maximize power output using a feedback loop on a phase shifter to create constructive interference.

FEEDBACK LOOPS Feedback loops are an essential part of being able to overcome variations, especially those caused by temperature variations. A feedback loop can be used to read a power monitor present on the chip and adjust the tunable value of another element. Feedback loops can be built-in, as in added automatically by the compiler for specific tasks, based on the device support package and the intrinsics being used. Or they can be created manually by the user, in which case they must write code that, using the HAL, reads the sensors and then writes to whichever tunable value they need.

WAVELENGTH DEPENDENCE Additionally to manufacturing variability and temperature dependence, the device's response are also wavelength dependent. This is due to the physical properties of the materials from which the device is made of, hence there are no easy ways of mitigating these effects. However, by using constraints, the compiler can know which wavelengths are expected in which component, and similarly to using calibration curves for device-to-device variability, it can use similar response curves to adjust the circuit to the expected wavelength. This is expected to be done automatically by the compiler, but it requires that the user specifies wavelength constraints.

4.10 RESOURCE MANAGEMENT

Another aspect of design circuits for programmable devices, whether they be traditional processors, FPGAs or photonic processor is resource management. Built into the hardware a limited number of elements, and the user must be able to use these elements as efficiently as possible. This may be especially true for photonic processors where, currently, the number of gates are relatively small. Below is Table 7 that lists potential resources that may be present on the device. These resources are obtained from the description of intrinsic values in Section 4.3 and the components of a photonic processor detailed in Section 2.1.

RESOURCE	DESCRIPTION
PHOTONIC GATE	The photonic gate is the core element of the photonic processor, it can be arranged in a grid, whether square, triangular or hexagonal. It generally contains a 2-by-2 tunable coupler and power detectors for monitoring. It is used to process the light and to route the light around the chip.
HIGH-SPEED DETECTOR	High-speed detectors are used to demodulate the light, they can operate either in an amplitude demodulation scheme or be used with interference to perform phase demodulation.
HIGH-SPEED MODULATOR	High-speed modulators are used to modulate the light, they can operate either in an phase modulation scheme or be used with a MZI to perform amplitude modulation.
LASER SOURCE	Laser sources are used to generate light at a given wavelength directly inside of the device. Currently, due to the devices being made in silicon, there are none on prototypes, however, in the future they may be added using epitaxial growth or micro-transfer printing.
GAIN SECTION	Gain sections are used to amplify the light, they are generally made of a semiconductor optical amplifier or an erbium-doped waveguide section. As with laser sources, there are currently no gain sections on prototypes.
OPTICAL PORT	These are the ports at the edge of the device that can be used to couple light in and out of the device.
SWITCH	Switches can be either implemented using the mesh and couplers, using a power splitter with its coupling coefficient being controlled by a tunable value, or built into the device itself as dedicated hardware. Currently, there are no dedicated hardware switches, but they may be added in future devices.

TABLE 7 | List of device resources and their description.

4.11 RESPONSIBILITIES AND DUTIES




FIGURE 9 Responsibilities of each actor in the ecosystem, elements in orange are the responsibility of the ecosystem developer, it includes the compiler, constraint solver and standard library, it also contains parts of the HAL generator. Elements in blue are the responsibility of the chip designer, it includes the device itself, the core HAL, and the device support package. In green are the responsibility of the user, this includes the user's design and the user's control software. It also shows the different components of the ecosystem that have been discussed so far and their overall interaction with one another.

As with most ecosystems, the responsibilities for the development of different parts and the duties of maintaining these parts are split between different actors. In this case, one can see the ecosystem being designed in this thesis as having four actors: the user who is responsible for the design of their circuit, their own control software, the maintenance of their code, and the compatibility of this code with the ecosystem. The second actor is the developer of the ecosystem itself, their responsibility is spread among several tasks, from the programming ecosystem components discussed in Section 3, to the standard library, and the constraint solver. Due to the critical importance of these tools, the duties of maintaining some degree of backward and forward compatibility along with making sure that the tools are as bug-free as possible falls on the ecosystem developer. The third actor is the chip provider, they design the actual physical layer: the photonic processor. Because of this, they must also produce the device support package and the core HAL. Their responsibilities are to ensure that their device is compatible with the common parts of the ecosystem, that their devices can work in expected use scenarios, and to provide the HAL generator. The fourth and final actor are all of the external tool provider, those can be libraries developers, EDA tool developers, etc. Most of the time, their projects' licenses will remove any and all responsibilities from their user. Therefore, special care must be taken when integrating external tools and libraries that they are maintained by trustworthy actors. A summary of these responsibilities and their interactions with one another can be seen in Figure 9.

5.

THE PHÔS PROGRAMMING LANGUAGE

Based on all of the information that has been presented so far regarding translation of intent and requirements (Section 4), programming paradigms (Section 3.6), and with the inadequacies of existing languages (Section 3.11), it is now apparent that it may be interesting to create a new language which would benefit from dedicated semantics, syntax, and integrates elements from fitting programming paradigms for the programming of photonic processors. This language should be designed in such a way that it is able to easily and clearly express the intent of the circuit designer, while also being able to translate this code into a programmable format for the hardware. Additionally, this language should be similar enough to languages that are common within the scientific community such that it is easy to learn for engineers, and leverage existing tools. Finally, this language should be created in such a way that it provides both the level of control needed for circuit design, and the level of abstraction needed to clearly express complex ideas. Indeed, the language that is presented in this thesis, PHÔS, is designed to fulfill these goals.

In the following sections, the initial specification, the syntax, constraint system, and other various elements of the language will be discussed. Then, in Section 6, examples will be shown how the language can be used to express various circuits. However, before discussing the language in itself, it is important to discuss the design of the languages, the existing languages it draws inspiration from, and the lessons it incorporates from them.

5.1 DESIGN



The name of the language, PHÔS, is a reference to the ancient Greek word for light or daylight, φῶς (phôs).

INSPIRATION PHÔS primarily takes inspiration from *Python* and *Rust* for its syntax, while incorporating elements from functional languages such as *Elixir*². Its semantics, especially as they relate to signals, are inspired by traditional hardware description languages, most notably *SystemVerilog* and *VHDL*. Other semantics, as they relate to values, are inspired by *Rust*. Other elements, such as comments are inspired by the *C* family of languages, while documentation comments are inspired by *Rust* as well. **SYNTHESIZABLE** PHÔS separates regular functions from synthesizable blocks, whereas synthesizable blocks are able to interact with signals, regular functions are forbidden from operating on signals. This is done to ensure that branching reconfigurability computations are only done on synthesizable blocks. Ideally, synthesizable blocks would be kept as short as possible while functions can be much longer.

PARADIGM PHÔS is an imperative language with functional elements.

CONSTRAINTS

²*Elixir* has not been discussed in this thesis, but it provides the piping operator which is incorporated into PHÔS.

5.2 PHÔS: AN INITIAL SPECIFICATION

This section serves as an initial specification or reference to the PHÔS programming language. It contains the elements and semantics that have already been well defined and are unlikely to change. Therefore, this section is not a complete specification as that would require that the language be more mature, however it serves as an in-depth introduction into the concepts, paradigms, and semantics of the language. Most parts of the specification are accompanied by a short example to illustrate the syntax and the semantics of the language. Additionally, some elements are further explored in subsequent section of this chapter, with only the basics being presented here.

5.2.a EXECUTION MODEL

PHÔS is a photonic hardware description language, due to its unique requirements, it is not designed in a traditional way and instead separates the compilation to hardware into three distinct steps: compilation, evaluation, and synthesis. The compilation step is responsible for taking the source code, written in human-readable text, and turning it into an executable form called the bytecode, see Section 5.4.g. Followed by the evaluation, the evaluation interprets the bytecode, performs several tasks discussed in Section 5.5, and produces a tree of intrinsic operations, constraints and collected stacks. This tree is then synthesized into the output artefacts of the language, namely, the user HAL and a programming file for programming the photonic processor. The execution model is shown graphically in Figure 10, showing all of the major components of the language and how they interact with each other. Further on, more details will be added as more components are discussed.




FIGURE 10 Execution model of the PHÔS programming language, showing the three distinct stages: compilation, evaluation and synthesis. The compilation stage takes the user's source code along with the source code of the standard library, the platform support package – that contains device-specific constraints and component implementations – and produces bytecode. The evaluation stage takes the bytecode and produces a tree of intrinsic operations, constraints on those operations, and collected stacks. The evaluation uses the constraints solver and the Z3 prover to check for constraint satisfiability [76]. Finally, the synthesis stage takes the output of the evaluation stage, along with the HAL generator for the platform and the place-and-route implementation to produce the user HAL and the programming file for the photonic processor.

This figure uses the same color scheme as Figure 9, showing the ecosystem components in orange, the user's code in green, the platform specific code in blue, and the third party code in purple.

FUNCTION EXECUTION MODEL The execution model of functions in the PHÔS programming language is similar to that of Java and C, every statement is terminated by a semicolon (;), with the exception of automatic return statements. PHÔS is single threaded and exclusively execute statement in the order that they are written in. Branching causes the VM to jump from one place in the code to another. Function calls are executed by jumping to the entry point of the callee function, executing it in sequence, then returning to the next statement in the caller. Statements are therefore indivisible units of work. Additionally, PHÔS has order of precedence for its operators, therefore the order of execution of operators is not necessarily the order in which they are written. However, the order of statements is always the order in which they are written. Statements being composed of operators and operands, the order of execution of operators is determined by their precedence, with the highest precedence being executed first. The precedence of operators is shown in Figure 11.

PRECEDENCE	OPERATOR	ASSOCIATIVITY
1	Conditional statements, loops, parenthesized expressions, unconstrained block, empty expressions	Left
2	Function calls	Left
3	Array indexing	Left
4	Field access	Left
5	Type casting	Left
6	Raising to a power	Right
7	Unary operators: negation, bitwise complement, logical complement	Right
8	Multiplication, division, remainder	Left
9	Addition, subtraction	Left
10	Bitwise shift left, bitwise shift right	Left
11	Bitwise and	Left
12	Bitwise xor	Left
13	Bitwise or	Left
14	Equality operators: equal, not equal	Left
15	Relational operators: less than, less than or equal, greater than, greater than or equal	Left
16	Logical and	Left
17	Logical or	Left
18	Pipe operator	Right
19	Range operators: inclusive range, exclusive range	Neither
20	Assignment operators: assign, add assign, subtract assign, multiply assign, divide assign, remainder assign, bitwise and assign, bitwise or assign, bitwise xor assign, bitwise shift left assign, bitwise shift right assign	Neither
21	Closures	Neither
22	Control flow operators: break, continue, return, and yield	Neither

FIGURE 11 Operator precedence in PHÔS, from highest to lowest. Operators with the same precedence are executed from left to right. The precedence of operators is used to determine the order of execution of operators in a statement. The associativity of the operator is also shown, it can be left-associative, right-associative or neither for special operators that only have one operand.

SYNTHEZIZABLE EXECUTION MODEL Synthesizable blocks follow a different execution model due to reconfigurability: when a block of code cannot be evaluated, it is analyzed to remove as much code as possible before being collected into a stack. The stack is then stored along with the intrinsic subtree of that reconfigurability region. Additionally, synthesizable blocks produce intrinsic operations and constraints that are stored in a global tree of operations in order to produce the expected output.

5.2.b TYPING SYSTEM

PHOS uses a typing system similar to C, it does not support object oriented programming. It has a basic type system as the complexity of actual code is expected to be relatively low. This limitation is put in place such that the language is easier to use with constraints, and especially with provers for reconfigurability. This means that the typing system is generally simple to use and understand. Overall, PHOS' typing system is static and strong. Meaning that all values have a fixed type at compile time, and that implicit type conversions do not occur. This aims at reducing the potential for errors, as well as improving the clarity of APIs and IPs designed with PHOS.

STATIC TYPE CHECKING AND INFERENCE PHOS is statically typed, but offers type inference as a means of reducing the annotation burden on the user. Essentially, type inference tries to figure out what the type of a value is based on the operations being performed and the type of the values it is produced from. In the case of PHOS, this will be performed using the *Hindley-Milner* algorithm, which is a de-facto standard in modern programming languages [27, 28]. Additionally, due to the simple type system employed by PHOS, it should be generally easier for the compiler to infer the types of values as conflicts are less likely to occur.

CONSTRAINTS AND TYPING In this initial design of PHOS, constraints are seen as metadata on values and signals. This is a simpler approach that decreases the initial development complexity. However, it is limiting and makes design error only visible during the evaluation phase of the compiler. For this reason, it could be improved using the concept of *refinement types* [77], which would allow the compiler to check for errors in constraints earlier, this is further discussed in Section 7.

5.2.c MUTABILITY, MEMORY MANAGEMENT AND PURITY

PHOS does only allow mutating of state, following the functional approach of limiting side effects [78], this makes the work of the prover used for reconfigurability easier. It also ensures that all functions are pure functions, something that can be exploited by the compiler to optimize the code, as well as be used in future iterations of the design to provide features such as memoization for faster compile time. This also means that PHOS does not have a garbage collector, as it does not need to manage memory. As the lifetime of all values is predictable, PHOS can simply discard values when they fall out of scope. This is done by the compiler, and does not require any action from the user. This is a deliberate choice to reduce the complexity of the compiler.

LIMITATIONS OF IMMUTABILITY AND PURITY Immutability make global state management difficult, requiring the user of a state monad to manage state [79]. However, PHOS does not need global mutable state, as it is not a general purpose programming language. Indeed, due to the hardware-software codesign nature of PHOS, it is expected that the user will manage global state within their own software layer, leaving their PHOS codebase free of global state. Additionally, purity disallows the user of side effects, which removes the ability of the user from performing I/O operations, such as reading from a file, which makes the language inherently safer to use. However, this also means that PHOS cannot be used for general purpose programming, and is limited to the domain of photonic circuit design.

5.2.d SIGNAL TYPES AND SEMANTICS

PHOS distinguishes between the `electrical` and `optical` types. They mostly share the same semantics, with the exception that electrical signals cannot be operated upon. In the following paragraphs, the semantics of each will be discussed with examples.

OPTICAL Optical signals follow a *drive-once, read-once* semantics, meaning that they must be produced by a source element and must be consumed by a sink element, signals cannot be empty or be discarded without being used. The goal of this semantic is to make signals less error prone by avoiding the possibility of signals being left unconnected. Additionally, the *drive-once* semantics ensure that signals are split explicitly by the user and not implicitly with difficult to predict results. Consider the example in Listing 9, depending on the compiler's implementation, it may lead to two splitting schemes, both shown in Figure 12, it shows that with an automatic scheme, based on the compiler architecture, it may lead to two different results. However, with an explicit scheme, the user is able to clearly define the splitting scheme, and the compiler no longer has to make any assumptions about the splitting scheme. Additionally, optical signals only support being passed into, used, or sourced inside of synthesizable blocks. This restriction aims at making the work of the compiler easier and creating a stronger distinction for users.

```
1 let a = source(1550 nm, -10 dBm)
2
3 let b = a |> gain(5 dB)
4 let c = a |> filter(center: 1550nm, bandwidth: 10 GHz)
5 let d = a |> modulate(external_signal, type_: Modulation::Amplitude)
```

↑ PHOS

LISTING 9 | Optical signal splitting example




FIGURE 12 | Automatic optical signal splitting schemes, showing the two possible automatic splitting scheme, using either a cascade architecture (a), or a parallel architecture (b). It leads in different power ratios to all of the downstream elements.

ELECTRICAL Electrical signals do not allow any operations on them apart from being used in `modulate` and `demodulate` intrinsic operators. The reasoning behind this limitation is that, as present, there are no plans for analog processing in the electrical domain. Therefore, electrical signals are only ever used to modulate optical signals, or are produced as the result of demodulating optical signals. It is possible that, in the future, some analog processing features may be added, such as gain, but as it is currently not planned, electrical signals are not allowed to be used in any other way. Electrical signals follow the same semantics as optical signals: *drive-once, read-once*.

5.2.e PRIMITIVE TYPES AND PRIMITIVE VALUES

PHOS aims at providing primitive types that are useful for the domain of optical signal processing. As such, it provides a limited set of primitive types, not all of which are synthesizable. To understand how primitive types are synthesizable, see Section 5.2.t. In Table 8, the primitive types are listed, along with a short description. Primitive types are all denoted by their lowercase identifiers, this is a convention to make a distinction between composite types and primitive types. These primitive types are very similar to those found in other high-level programming languages such as *Python* [58].

PRIMITIVE TYPE	DESCRIPTION	MINIMUM VALUE	MAXIMUM VALUE
optical	An optical signal, with <i>drive-once, read-once</i> semantics.	-	-
electrical	An electrical signal, with <i>drive-once, read-once</i> semantics.	-	-
any	Any value, used for generic functions.	-	-
empty	An empty value, equivalent to <code>null</code> in many other languages.	-	-
string	A character list, encoded as UTF-8.	-	-
char	A unicode scalar value [80].	-	-
bool	A boolean value, taking either <code>true</code> or <code>false</code> as a value.	-	-
int	A signed integer value, 64 bit wide.	-2^{63}	$2^{63} - 1$
uint	A unsigned integer value, 64 bit wide.	0	$2^{64} - 1$
float	A floating point number, 64 bit wide. Represents a number in the IEEE 754 format [81].	$-1.798 \cdot 10^{308}$	$1.798 \cdot 10^{308}$
complex	A complex floating point number, 128 bit wide. It consists of a real and imaginary part, both a floating point number.	-	-

TABLE 8 | Primitive types in PHOS, showing the primitive types and their description. For numeric types, the minimum and maximum values are shown.

5.2.f COMPOSITE TYPES, ALGEBRAIC TYPES, AND ALIASES



DEFINITION: ADT (*Algebraic Data Type*) is a type composed of other types, there exists two categories of ADT: **sum types** and **product types**. Product types are commonly tuples and structures. Sum types are usually enums, also referred to as **tagged unions**.

Adapted from [82]

PHOS has the ability of expressing ADT in the forms of enums, enums are enumeration of n variants, each variant can be one of three types: a unit variant, that does not contain any other data, a tuple variant, that contains m values of different types, or a struct variant that also contains m values of different types, but supports named fields. Enums are defined using the `enum` keyword followed by an identifier and the list of variants. In Listing 10, one can see an example of an enum definition, showing the syntax for the creation of such an enum. Enums are a sum type, as they are a collection of variants, each variant being a product type. Enums are a very powerful tool for expressing ADT, and are used extensively in PHOS and languages that support sum types.

```

1 enum EnumName {
2     A,
3     B(int, string),
4     C {
5         first_value: int,
6         second_value: AnotherType
7     }
8 }
```

PHOS

LISTING 10 Example in PHOS of an ADT type, showing all three variant kinds: A a unit variant, B a tuple variant, and C a struct variant.



DEFINITION: **Composite types** are types that are composed of other types, whether they be primitive types or other composite types. They are also called **aggregate types** or **structured types**. They are a subset of ADT.

Adapted from [83]

Additionally, PHOS also supports product types and more generally composite types. Composite types are any type that is made of one or more other type. They can be one of five types: a unit structure, a tuple structure, a record structure with fields, a tuple, and an array of n items of the same type. The syntax of these five types can be see in Listing 11. This variety in typing allows for precise control of values and their representation. It allows the user to chose the best type for their current situation, such as anonymous tuples for temporary values, or named records for more complex structures.

```

1 /// A unit struct
2 struct A;
3
4 /// A tuple struct
5 struct A(uint, string, B);
6
7 /// A record struct
8 struct B {
9     name: string,
10    complex_signal: complex
11 }
12
13 /// an enum type is not named and can be declared inline.
14 (uint, string, A)
15
16 /// Arrays are defined with a type `A` and a size `10`.
17 [A; 10]
```

PHOS

LISTING 11 Example in PHOS of composite types, showing all five kinds: A a unit structure, B a tuple structure, C a record structure, D a tuple, and arrays.

PHOS also supports type aliases, which is the action of locally renaming a type, this can be used to indicate in code the semantic behind the value: instead of being a numeric value, it can now be expressed as a `Voltage`, etc. This is done by using the `type` keyword, followed by the new name and the type alias, this is shown in Listing 12.

```
1 type Voltage = int;
```

↑PHOS

LISTING 12 | Example in PHOS of type aliases, showing the creation of a `Voltage` type alias for `int`.

5.2.g AUTOMATIC RETURN VALUES

PHOS support automatic return values, when the compiler sees that the final statement in a block is an expression that is not terminated by a semicolon, it will automatically return the value of that expression. This makes code more concise and readable, as shown in Listing 13, in (a) the example is shown with automatic return, and in (b) the example is shown with explicit return. Additionally, it allows code blocks to be used as expressions, which is generally a useful feature.

```
1 fn add(a: int, b: int) -> int {  
2     a + b  
3 }
```

(a)

```
1 fn add(a: int, b: int) -> int {  
2     return a + b;  
3 }
```

(b)

LISTING 13 | Example in PHOS of automatic return values, showing the difference between automatic return (a) and explicit return (b).

5.2.h UNITS, PREFIXES, AND UNIT SEMANTICS

One of the unique features of PHOS is the built-in SI unit system. It is comprised of all of the SI units, with the exception of the candela, and some of the compound units, the list of units are: seconds, amperes, volts, meters, watts, hertz, joules, ohms, henries, farads, coulombs, and siemens. This set of unit comprises more units than is typically used in photonics, and this is done such that more circuits may be designed using the language in the future, as discussed in Section 7.12. Additionally to SI units, SI prefixes are also supported from 10^{-18} to 10^{12} . Support for decibels is also included, the following decibel units are supported: relative (dB), relative to the carrier (dBc), relative to a milliwatt (dBm), and relative to a watt (dBW). Finally, due to the prevalence of angles in photonics for phase controls, radians and degrees are also natively supported. It is also important to note that this list can very easily be expanded to include more units, prefixes, as the language is designed to be extensible. In Listing 14, one can see the syntax for the usage of some of the units, decibels and angles.

```
1  /// 1 milliwatt
2  a = 1 mW;
3  b = 0 dBm;
4
5  // 1 degree
6  c = 1 deg;
7  d = 0.01745 rad;
8  e = 1°;
9
10 // 1 kilohertz
11 f = 1 kHz
12 g = 1e3 Hz
```

↑ PHOS

LISTING 14 | Example in PHOS of SI units.

UNIT SEMANTIC Instead of implementing a complete unit conversion system, at present, PHOS is not intended to support conversion of units of different types, meaning that power is always power and that multiplying a power with time is invalid. To do so would require a complete unit conversion system, which is not planned for PHOS. Units are the same regardless of prefixes, which are converted by the compiler into the base, unprefixed, unit before execution begins.

5.2.i TUPLES, ITERABLE TYPES, AND ITERATOR SEMANTICS

Tuples are a kind of product type that links one or more values together within a nameless container. They are often used as output values for functions, as they allow for multiple values to be returned. In PHOS, tuples have two different semantics: one the one hand they can be used as storages for values, as in most modern languages, but on the other hand, they can be used as iterable values, which is a feature that is not present in many languages. Rather than having the concept of a list or collection, typst supports unsized tuples. The general form of tuples as container can be seen in Listing 15.

```
1  /// A tuple container
2  a = (a, b, c)
3
4  /// A tuple as a type
5  type A = (B, C, D)
```

↑ PHOS

LISTING 15 | Example in PHOS of tuples as containers.

UNSIZED TUPLES Unsized tuples are a special kind of tuple which allows the last element to be repeating, it uses a special ellipsis (. . .) syntax to indicate that the last element is repeating. This is useful for representing lists, as PHOS does not support lists otherwise. This is a purposeful decision, as it allows to extend the concept of pattern matching, discussed in Section 5.2.j, beyond simple fixed sized tuples and into the realm of dynamically sized lists. The general form of unsized tuples can be seen in Listing 16.

```
1 /// A simple unsized tuple
2 type E = (B...)
3
4 /// A more complex unsized tuple
5 type A = (B, C, D...)
```

PHOS

LISTING 16 | Example in PHOS of unsized tuples as containers.

ITERABLE TUPLES Unsized tuples lead well into the idea of tuples as iterable values. Iterable values are values that can be used for enumerations in a loop or for using iterators. In PHOS, all tuples are iterable, and iterable collections can have heterogeneous types, meaning that they can iterate over values of different types. This allows the user to iterate over tuples of different signal types, values, etc. The general form of iterable tuples can be seen in Listing 17.

```
1 // Iterating over a list of elements
2 for a in (1, 2, 3) {
3     print(a)
4 }
```

PHOS

LISTING 17 | Example in PHOS of iterable tuples.

5.2.j PATTERNS

Patterns are used for pattern matching and destructuring, and are a core part of the language. They are used for matching values, tuples, and other types. They are also used to destructure complex values into its constituents. Patterns are used in many statements, such as the `match` statement, the `let` variable assignment statement, the `for` loop statement, and function argument declarations. The general form of pattern can be seen in Listing 18 .

```
1 // Destructuring of tuples: (a = 1, b = 2, c = 3)
2 let (a, b, c) = (1, 2, 3)
3 // Destructuring of tuples with trailing: (a = 1, b = (2, 3))
4 let (a, b...) = (1, 2, 3)
5 // Destructuring of a data structure: (a = 1, b = 2, c = 3)
6 let MyStruct { a, b, c } = MyStruct { a: 1, b: 2, c: 3 }
7 // Pattern matching for branching:
8 match (a, b, c) {
9     // Matches exactly a tuple of three elements containing 1, 2, and 3
10    (1, 2, 3) => print("Matched"),
11    // Wildcard pattern
12    _ => print("Not matched")
13 }
```

PHOS

LISTING 18 | Example in PHOS of patterns.

EXHAUSTIVENESS In order for match statements to be correct, the compiler must be able to prove, based on the types, that a match statement is exhaustive. This is intended to be implemented using a similar algorithm to *Rust's* compiler [28]. This is a very important feature, as it allows the compiler to prove that all possible cases are covered, and that the program will not

crash due to a missing case. This is especially important with a point discussed in Section 4.5, which enables reconfigurability to work reliably.

PATTERN MATCHING AND RECONFIGURABILITY As previously mentioned, exhaustiveness helps ensure that reconfigurability is reliably achievable, as it allows the compiler to prove that all possible cases are covered. Additionally, the compiler can use constraints to remove branches that it can prove will never be taken. This is a very important and powerful feature as it decreases the configuration space of the user's design, and it allows the compiler to be faster and optimize the user's design further.

5.2.k BRANCHING AND RECONFIGURABILITY

PHOS supports branching as many other languages do, however, due to its use as a photonics HDL, PHOS has the special ability to use branching as boundaries for reconfigurability regions in synthesizable contexts. This feature was previously discussed in Section 4.5. The general form of branching can be seen in Listing 19. Reconfigurability through branching is designed to be very simple to use, the user can simply branch in their code, if the compiler detects that signals are being used across the branches, it will automatically create a new reconfigurability region, meaning that the work is implicit and the user does not need to do anything special to enable reconfigurability.

```
1 // Simple branching
2 if a == 1 {
3     print("a is 1")
4 } else {
5     print("a is not 1")
6 }
7
8 // Branching with multiple conditions
9 if a == 1 && b == 2 {
10    print("a is 1 and b is 2")
11 } elif a == 1 && b == 3 {
12    print("a is 1 and b is 3")
13 } else {
14    print("a is not 1 or b is not 2 or 3")
15 }
16
17 // Branching using match statements
18 match (a, b) {
19     (1, 2) => print("a is 1 and b is 2")
20     (1, 3) => print("a is 1 and b is 3")
21     _ => print("a is not 1 or b is not 2 or 3")
22 }
```

LISTING 19 | Example in PHOS of branching.

5.2.1 VARIABLES, MUTABILITY, AND TUNABILITY

Variables in PHÔS are declared with the `let` keyword, followed by a pattern for the variable name, followed optionally by the type of the variable, and then followed by the assignment to the value. In PHÔS, variables cannot be uninitialized, and must be assigned a value when they are declared, with the notable exception of signals in unconstrained contexts, see Section 5.2.s, which have a special semantics. Variables are immutable, this makes the work of the prover for reconfigurability easier, if the user wishes to update a value, they can simply recreate it. This also makes the language simpler, as the user does not need to worry about the value of a variable changing. The general form of variable declaration can be seen in Listing 20.

```
1 // Simple declaration
2 let a = 5
3
4 // Destructuring declaration
5 let (a, b...) = (1, 2, 3)
6
7 // Declaration with type
8 let a: uint = 5
9
10 // Declaration with destructuring and type
11 let (a, b...): (uint, uint...) = (1, 2, 3)
12
13 // Updating of a value
14 let a = 6
15 let a = a + 5
```

PHÔS

LISTING 20 | Example in PHÔS of variable declaration, assignment, and update.

TUNABILITY Tunability is handled by passing a tunable value as an argument to the top-level component of the design. From then on, all subsequent use of this tunable value will also be turned automatically into tunable values. It is a simple implementation that allows the user to provide tunability and reconfigurability easily with minimal impact to the code. This therefore means that all code is generally tunable, and the user does not need to worry about the tunability of their code, as the compiler will handle it for them. However, if the user were to require a function not to be tunable due to its complexity, they can simply make it as `static`, indicating that it cannot be tunable. An example of both use cases is provided in Listing 21.

```

1 // Tunable function
2 fn add(a: uint, b: uint) -> uint {
3     return a + b
4 }
5
6 // Untunable function with static
7 fn add(a: static uint, b: static uint) -> uint {
8     return a + b
9 }
```

PHOS

LISTING 21 | Example in PHOS of tunability.

5.2.m PIPING OPERATOR AND SEMANTICS

One of the key features of the PHOS programming language that makes it easier to use for photonic circuit design, is the ability to use the piping operator `|>` to chain functions together. This allows the user to write code in a more natural way, and allows the user to write code that is more readable. The piping operator is a binary operator with semantics that are more advanced than other binary operators: first, it can operate on any value, passing the output of one expression into the input of another, and the second is that it can pattern match the values to create more complex calls. The general form of the piping operator can be seen in Listing 22.

```

1 // Function that performs the addition of two numbers using piping
2 fn add_with_pipe(a: uint, b: uint) -> uint {
3     return (a, b) |> add
4 }
5
6 // Simple addition function
7 fn add(a: uint, b: uint) -> uint {
8     return a + b
9 }
10
```

PHOS

LISTING 22 | Example in PHOS of the piping operator.



DEFINITION: **Monadic operations** are operations that take a value and a function, and return a new value. They are common in functional programming languages, and are useful for manipulating data. They generally use the function provided as an argument to process the value, and return a new value.

Adapted from [84].

OPERATION ON ITERATORS In addition to operating on values, the standard library will contain many common operations on iterators, such as mapping using the `map` and `flat_map` functions, two types of monadic bind operations, and filtering using the `filter` function. These operations are common in functional programming languages, and are useful for manipulating data. The general form of these operations can be seen in Listing 23.

```

1 // Function that performs the addition of two numbers using piping
2 // Folding is a common operation on iterators, and is used to reduce
3 // the values of an iterator into a single value, with a starting value
4 // and a closure that takes the accumulator and the current value and
5 // returns the new accumulator
6 fn add_with_pipe(a: uint, b: uint) -> uint {
7     return (a, b) |> fold(0, |acc, x| acc + x)
8 }
```

PHOS

LISTING 23 | Example in PHOS of the piping operator on iterable values.

5.2.n FUNCTION AND SYNTHESIZABLE BLOCKS

PHOS separates functions into three categories: functions denoted by the keyword `fn`, and synthesizable blocks denoted by the keyword `syn`. They are designated in such a way to create clearer separation between the concerns of the user, and to allow the compiler to better separate the different functions of the code. All functions in PHOS, regardless of their type, are subject to constraints and the constraint-solver, whether these constraints be expressed on values, or on signals.

FUNCTIONS Functions represent code that cannot consume nor produce signals, whether electrical or optical. They can only process primitive types, composite types, and ADTs. They are intended to separate any coefficient computation from the signal path, creating a strong separation between the two. An example could be a lattice filter, it implements a series of coefficients, which are likely to be computed by a function, instead of computing them inline with the signal, they can be computed in a function and then joined with the signal in a synthesizable block. Function branches do not represent reconfiguration boundaries, which greatly simplifies the work of the compiler. An example of a function can be seen in Listing 24.

```

1 // Function that performs the sum of $n$ numbers
2 fn sum(a: (uint...)) -> uint {
3     a |> fold(0, |acc, x| acc + x)
4 }
```

PHOS

LISTING 24 | Example in PHOS of a function.

SYNTHEZIZABLE BLOCKS Synthesizable functions have the added semantic of being able to source and sink signals. They are intended to represent the signal path, and are the only functions that can be used to create reconfiguration boundaries. They can be used to create a synthesizable block that can be tuned or reconfigured at runtime. An example of a synthesizable block can be seen in Listing 25.

```

1 // Synthesizable block that performs the filtering of an input signal using an MZI
2 syn filter(in: optical) -> optical {
3     a |> split((0.5, 0.5))
4         |> constrain(d_phase: 30 deg)
5         |> interfere()
6 }
```

PHOS

LISTING 25 | Example in PHOS of a synthesizable block.

5.2.0 MODULES AND IMPORTS

Most programming languages have module systems, which allow the user to organize their code into different files or folders, with nested modules. It generally avoids file being overly long, and makes the code tidier and easier to understand. PHOS is no different in that regard, it adopts the module system of *Python*, where each file represents a different module, with files in folder representing submodules of the folder. The module system of PHOS is very simple, but it does allow for cyclic dependencies, while cyclic dependencies tend to increase the complexity of the compiler, it is relatively easy to overcome and makes the language easier to use.

Modules are then imported using the `import` keyword, importing allows the user to import code from a module, and they can then chose what they want to import, whether it is everything, a specific submodule, or a specific function. The import system also allows the user to locally rename imported elements, such that they can avoid conflicting names. An example of an import can be seen in Listing 26.

```
1 // Importing the module `std::intrinsic` and renaming it to `intrinsic`
2 import std::intrinsic as intrinsic;
3
4 // Importing the syn `filter` from the module `std::intrinsic`
5 import std::intrinsic::syn::filter;
6
7 // Importing everything from the module `std::intrinsic`
8 import std::intrinsic::syn::*;
9
10 // Importing the syn `filter` and `gain` from the module `std::intrinsic`
11 import std::intrinsic::syn::{filter, gain};
```



LISTING 26 | Example in PHOS of an import.

VISIBILITY In PHOS, all elements that are declared are always public, due to the expected low number of users of the language, it makes sense that all elements declared into a module be made public, such that code reuse can be maximized. This also means that there is no need for the concept of visibility as it exists in many other languages, that have special keywords like `pub`, `public`, or `private` to define the visibility of an item.

5.2.p CLOSURES AND PARTIAL FUNCTIONS

Closures are anonymous functions that are defined inline with the rest of the code. As with most modern languages, PHOS supports closures. Closures are a source of complication for the compiler, it is very difficult for the compiler to keep track of value movement in closures and it is even more difficult to keep track of signal movement and usage for closures. Therefore, while signals are allowed to be used within closures, this cannot be checked at compile time and therefore must be checked by the VM at a much later stage. An example of a closure can be seen in Listing 27.

```
1 // Closure that performs the sum of $n$ numbers
2 let sum = |a: (uint...)| -> uint {
3     a |> fold(0, |acc, x| acc + x)
4 };
```



LISTING 27 | Example in PHOS of a closure.

SIGNALS IN CLOSURES Due to their *drive-once, read-once* semantics, signals are an especially difficult case for closures. Normally, closures are allowed to capture variables from their environment, and are equivalent to functions. However, signals are not normal variables, and the capturing mechanism has to be different. For this reason, closures are separated into three types: `Fn` which are closures that operate like regular functions, `Syn` which are closures that operate like regular synthesizable blocks, while they can process signals, they cannot capture signals, `SynOnce` which are closure that are synthesizable, but must called once, essentially following the same *drive-once, read-once* semantic as other signals. The difference between the three kind can be seen in Listing 28.

```

1 // (a) `Fn` closure
2 let c = 1;
3 let fn_closure = |a: uint| -> uint {
4     a + c
5 };
6
7 // (b) `Syn` closure
8 let syn_closure = |a: optical| -> (optical...) {
9     a |> split((0.5, 0.5))
10 };
11
12 // (c) `SynOnce` closure
13 let a = source(1550 nm)
14 let syn_once_closure = || -> (optical...) {
15     a |> split((0.5, 0.5))
16 };

```

LISTING 28 | Example in PHOS of a `Fn` closure (a), a `Syn` closure (b), and a `SynOnce` closure (c).



DEFINITION: **Partial functions** are functions which are **partially applied**, meaning that parts of their argument are already applied, and that the new function can be called with only the missing arguments. Partial functions are therefore functions with lower arity.

Adapted from [85]

PARTIAL FUNCTIONS In PHOS, partial functions are created with the keyword `set`, it produces a closure with the same semantics as previously discussed, but with the added ability to be called with less arguments than the closure expects. Additionally, the caller of the closure may override already `set` arguments by referring to them by name. An example of a partial function can be seen in Listing 29.

```

1 fn add(a: uint, b: uint) -> uint {
2     a + b
3 }
4

```

```
5 let add_1 = set add(1);
6
7 print(add_1(2)); // prints 3
```

LISTING 29 | Example in PHÔS of partial function in PHÔS.

5.2.q LOOPS, RECURSION, AND TURING COMPLETENESS



DEFINITION: Turing completeness is used to express the power of a data manipulation system, it is a measure of the ability of a system to perform all calculable computations.

Adapted from [86].

PHÔS does not aim to be a Turing complete, as it does not need to be used for generic purposes. Due to the exponential complexity of reconfigurability states as the program is allowed to loop and recurse, PHÔS places a hard limit on the following elements: the number of iterations, the depth of recursion, and the number of optical intrinsic operations that can be performed. The goal of these measures is to avoid the compiler taking too long to try and compile a program for which no device is big enough to fit it. The compiler will therefore reject programs that exceed these limits. The limits are set to be high enough that they should not be reached in most cases, but low enough that the compiler can reject programs that are too complex to be compiled. Additionally, some of these limits can be changed by the user using the marshalling layers (see Section 5.8).

For the aforementioned reason, PHÔS does not have infinite loops but only iterative loops that iterate over an input value. This limits the risk of the user falling into the iteration limit, as the number of iterations is known. An example of a loop can be seen in Listing 30.

```
1 for i in 0..5 {
2     print(i);
3 }
```

↑ PHÔS

LISTING 30 | Example in PHÔS of a loop.

5.2.r CONSTRAINTS



It has been discussed that the syntax of constraints should be changed to declutter function/synthesizable block signatures. This would allow constraints to be cleaner, and would ideally be expressed as its own part of the signature, rather than being defined with the arguments. However, this has not yet been designed, and is therefore not discussed further in this document.

PHÔS models constraints as additional data carried by values and signals, it applies the semantics discussed in Section 4.4. In the current iteration of the design, constraints are therefore a evaluation-time concept that cannot be checked by the compiler. This is a limitation of the current design, and will be addressed in future iterations. An example of a constraint can be seen in Listing 31.

```

1 // Performs an optical gain on an input signal,
2 // the maximum input power is `10dBm - gain`,
3 // the gain is constrained to be between 0 and 10dB.
4 syn gain(
5     @max_power(10dBm - gain)
6     input: optical,
7     @range(0dB, 10dB)
8     gain: Gain,
9 ) -> @gain(gain) optical {
10    ...
11 }
```

PHOS

LISTING 31 | Example in PHOS of a constrained synthesizable block.

5.2.s UNCONSTRAINED

As mentioned in Section 4.4, constraints only work for non-cyclic constraints, however this limitations removes the advantage of having a recirculating mesh inside of the photonic processor. Therefore, as was previously mentioned, PHOS must provide a way to express blocks where the constraints are not automatically inferred, but must be manually specified. This is done by using the `unconstrained` keyword, which allows the user to specify the constraints manually at the boundary of a synthesizable block. An example of an unconstrained block can be seen in Listing 32.

Additionally, unconstrained block allow the user to create their own signal, without needing to use a source intrinsic. This semantic is useful for creating recirculating elements in the photonic processor, as it allows the user to create temporary variables containing signals.

```

1 // A ring resonator implemented using an unconstrained block
2 unconstrained syn ring_resonator(
3     input: optical,
4
5     @range(0.0, 1.0)
6     coupling: float,
7
8     @min(6)
9     length: Length,
10 ) -> @frequency_response(response(coupling, length)) optical {
11     // Create a new internal signal
12     let ring: optical;
13
14     // Create the output signal
15     let output: optical;
16
17     // Use an intrinsic coupler
18     (input, ring)
```

PHOS

```

19     |> std::intrinsic::coupler(coupling)
20     |> constrain(dlen = length)
21     |> (output, ring);
22
23     output
24 }
25
26 // Returns the frequency response of a ring resonator given its arguments.
27 fn response(coupling: float, length: Length) -> FrequencyResponse {
28     ...
29 }
```

LISTING 32 Example in PHOS of an unconstrained synthesizable block.

5.2.t STACK COLLECTION AND SYNTHESIZABLE NON-SIGNAL TYPES

One of the issues that arises from tunability, and especially with reconfigurability, is that the tunable values can be of any type, and therefore need to be converted into the values that the physical hardware can interpret. When designing the circuit, or the hardware platform package, it is natural to convert these meaningful high level values into lower level, less explicit values using PHOS. Ideally, as much as the conversion as possible should be done in PHOS, such that the circuit code can act as a source of truth and decrease the complexity of the hardware-software codesign. But this creates an issue: when using tunable value, the PHOS VM cannot compute these low-level values directly, as it does not know the value of the tunable value. Additionally, when tunable values lead to reconfigurability, the VM cannot evaluate the conditions that lead to reconfigurability statically.

Therefore, it is required the parts of the code that perform conversion between high-level values and low-level values be synthesizable. Of course, the photonic processor being an analog processor, it is not possible to perform this synthesis on the actual mesh. However, as mentioned in Section 4.2, one of the compilation artefact is the user HAL, which is generated for the user based on their design. It would therefore be possible to collect these operations and package them into the hal, such that when the user programmatically tunes their design, the conversion is done inside of the user HAL and sent to the processor's controller as a low-level value. The name is based off of the fact that PHOS uses a stack-based virtual machine, and that the operations are collected into the user HAL and converted into *Rust* (the implementation language of the HAL) automatically by the compiler.



DEFINITION: **Stack collection** is the process of collecting the operations that convert high-level values into low-level values, and packaging them into the user HAL.

Stack collection is therefore an automatic feature performed by the compiler, its goal is to evaluate as much as possible at compile time, as a means to decrease the amount of work being done inside of the user HAL, and collect the stack operations that are relevant to the conversion. From these collected stacks, it can easily evaluate the conditions that lead to reconfigurability, and package them into the user HAL. Nonetheless, one problem remains: which reconfigurability states must be kept past this point, as explained in Section 4.5, the compiler can discard as many reconfigurability states as possible based on constraints and using a prover like *Z3* [76].

5.2.u LANGUAGE ITEMS AND STATEMENTS

Language items and statements, are the hierarchy of language elements that can be used to create a program. They are the most basic elements of the language, and are used to create more complex elements. They are the building blocks of the language, and are the elements that are used to create the AST. They are the most important elements of the language, and are the ones that are the most likely to be modified in the future. The language items and statements of PHÔS are listed in Table 9 along with a short description and a short example.

ELEMENT	ITEM	STATEMENT	DESCRIPTION	EXAMPLE
IMPORT	✓	✓	Imports a module into the current module.	<pre>1 import std::intrinsic as intrinsic;</pre> ↗ PHÔS
FUNCTION	✓	✓	Declares a function.	<pre>1 fn sum(a: (uint...)) -> uint { 2 a > fold(0, acc, x acc + x) 3 }</pre> ↗ PHÔS
SYNTHEZIZABLE	✓	✗	Declares a synthesizable function.	<pre>1 syn gain(in: optical) -> optical 2 a > std::intrinsic::gain(10 dB) 3 }</pre> ↗ PHÔS
TYPE ALIAS	✓	✗	Declares a type alias.	<pre>1 type Voltage = float;</pre> ↗ PHÔS
CONSTANT	✓	✓	Declares a constant.	<pre>1 const PI = 3.141592;</pre> ↗ PHÔS
STRUCTURE	✓	✗	Declares a new data structure.	<pre>1 struct Point { 2 x: float, 3 y: float 4 }</pre> ↗ PHÔS
ENUMERATION	✓	✗	Declares a new ADT.	<pre>1 enum Color { 2 Red, 3 Green, 4 Blue, 5 }</pre> ↗ PHÔS
LOCAL	✗	✓	Declares a new local variable.	<pre>1 let (a, b...) = (1, 2, 3);</pre> ↗ PHÔS
EXPRESSION	✗	✓	Declares a new expression.	<pre>1 1 + 2</pre> ↗ PHÔS

TABLE 9 The list of language items and statements supported in PHÔS, along with a short description and a short example. Additionally lists whether the element is an item or a statement, or both, where a statement is a language element that can be used as an expression, and an item is a language element that cannot be used as an expression, but can be used as a top level declaration. Legend: ✓ means yes, ✗ means no.

5.2.v EXPRESSIONS

Expressions are a subset of statements, that operate on one or more values and may produce an output value. A complete list of PHÔS expression is available in Table 10.

EXPRESSION	DESCRIPTION	EXAMPLE
CONTROL FLOW	BLOCK Declares a new block of code.	<pre>1 { 2 let a = 10; 3 a + 20 4 }</pre>
	IF/ELSE/ELIF A conditional statement for branching.	<pre>1 if a > b { a } else { b }</pre>
	MATCH A conditional statement for branching.	<pre>1 match a { 2 1 => "one", 3 _ => "other" 4 }</pre>
	LOOP A loop statement.	<pre>1 for i in 0..5 { 2 print(i) 3 }</pre>
	RETURN Returns a value from a function.	<pre>1 return 1</pre>
	BREAK Breaks out of a loop.	<pre>1 for i in 0..5 { 2 break; 3 }</pre>
	CONTINUE Continues a loop, terminating the current iteration and moving on to the next one.	<pre>1 for i in 0..5 { 2 continue; 3 }</pre>
	YIELD Yields a value from an iterator.	<pre>1 for i in 0..5 { 2 yield i; 3 }</pre>
CONSTANT	PATH A path to a value, constant, or other item.	<pre>1 std::intrinsic::gain 2 float::PI</pre>
	IDENTIFIER A name that refers to a value, constant, or other item.	<pre>1 gain 2 PI</pre>
	LITERAL A literal value.	<pre>1 1 dBc 2 true 3 0.5 MHz</pre>
	NONE The none value.	<pre>1 none</pre>

EXPRESSION	DESCRIPTION	EXAMPLE
NEGATION	Negates a value.	1 -1
UNARY	NOT	1 !true
	BINARY NOT	1 !0xFF
ADDITION	Adds two values.	1 1 + 2
SUBTRACTION	Subtracts two values.	1 1 - 2
MULTIPLICATION	Multiplies two values.	1 1 * 2
DIVISION	Divides two values.	1 1 / 2
MODULO	Calculates the remainder of a division.	1 1 % 2
EXPONENTIATION	Raises a value to a power.	1 1 ** 2
BITWISE AND	Performs a bitwise and operation.	1 1 & 2
BITWISE OR	Performs a bitwise or operation.	1 1 2
BITWISE XOR	Performs a bitwise xor operation.	1 1 ^ 2
BITWISE SHIFT LEFT	Performs a bitwise shift left operation.	1 1 << 2
BITWISE SHIFT RIGHT	Performs a bitwise shift right operation.	1 1 >> 2
LESS THAN	Checks if a value is less than another.	1 1 < 2
LESS THAN OR EQUAL	Checks if a value is less than or equal to another.	1 1 <= 2
GREATER THAN	Checks if a value is greater than another.	1 1 > 2
GREATER THAN OR EQUAL	Checks if a value is greater than or equal to another.	1 1 >= 2
EQUAL	Checks if a value is equal to another.	1 1 == 2
NOT EQUAL	Checks if a value is not equal to another.	1 1 != 2
LOGICAL AND	Checks if two boolean values are both true.	1 true && false
LOGICAL OR	Checks if either of two boolean values are true.	1 true false

EXPRESSION	DESCRIPTION	EXAMPLE
PIPE	Pipes a value into a function.	1 <code>1 > f</code> 
PARENTHESIZED	Groups an expression.	1 <code>(1 + 2) * 3</code> 
TUPLE	Creates a tuple.	1 <code>(1, 2)</code> 
CAST	Casts a value to a different type.	1 <code>1 as uint</code> 
INDEX	Indexes into a value.	1 <code>a[1]</code> 
MEMBER ACCESS	Accesses a member of a value.	1 <code>a.b</code> 
FUNCTION CALL	Calls a function.	1 <code>f(1, 2)</code> 
SPECIAL	METHOD CALL	1 <code>a.f(1, 2)</code> 
	PARTIAL	1 <code>set f(1)</code> 
	CLOSURE	1 <code> x x + 1</code> 
	RANGE	1 <code>1..2 1..=2 ..3 4..</code> 
	ARRAY	1 <code>[1, 2]</code> 
	OBJECT INSTANCE	1 <code>A {a: 1, b: 2}</code> 2 <code>B(1, 2)</code> 3 <code>MyEnum::A</code> 4 <code>c</code>
		

TABLE 10 The list of language expressions supported in PHOS, along with a short description and a short example. Additionally lists whether the expression is a control flow expression, constant expression, unary expression, binary expression, or special expression. Where a control flow expression is an expression that can be used to control the flow of the program, a constant expression is a value that can be determined at compile time, a unary expression is an expression that takes only one argument, a binary expression is an expression that takes two arguments, and a special expression is an expression that is not easily categorized and that performs more complex actions, with well defined semantics.

5.3 STANDARD LIBRARY

In addition to the language itself, PHOS will come with a standard library: a library of functions and synthesizable blocks that come with the language. The standard library will be written in a mixture of PHOS for synthesizable blocks and functions, and some native *Rust* code for either performance critical sections, or areas where external libraries are required. The standard library will be organized as logically as possible, providing the necessary building blocks for new users to be productive with the language. However, the standard library will be limited in scope such that it does not become a burden to maintain. Relying instead on third-party libraries and IPs for more complex functionality. A notable goal of the standard library is

to provide synthesizable blocks for all common functions, like modulators, filters, and so on. But not for more complex functionality like larger components, or even entire systems.

Most intrinsic operations discussed in Section 4.3 are more complex than they first appear. As previously mentioned in Section 2, most photonic components are actually reciprocal, meaning that they are the same whether light is travelling forwards or backwards. Additionally, waveguides support two modes, one in each direction, meaning that each device may be used for two purposes. Removing the user's ability to exploit these properties would be greatly limiting, and as such, the standard library must provide ways of accessing these fully-featured intrinsic operations. However, the user cannot be expected to only program using these low level primitives, Furthermore, as they are mostly unconstrained and would require constrained blocks to be used to their full extent, due to the limitation on constraints regarding cyclic dependencies. Therefore, one of the main goals of the standard library is to provide higher-level primitives that wrap these unconstrained intrinsic operations into constrained block following the feedforward approximation (Section 2.2.a).

The standard library should also decouple synthesizable blocks from computational methods. For example, a filter block may need other functions to compute the coupling coefficient, or the length of a ring resonator. These functions will need to be part of the standard library to offer filter synthesis, but they should be accessible separately, such that if a user wishes to implement some function themselves, they can rely on the existing code present in the standard library to make their work easier. This also means that the standard library should be as modular as possible, perhaps even in the future allowing users to replace default behaviour in the standard library with their own implementations. This modularity also helps in the development of the platform support packages, as these need to be able to support the standard library, something that may be done by replacing parts of the standard library with platform specific implementations, while keeping the exposed API the same.

Finally, the standard library can serve as a series of examples for new users. A photonic engineer, that is knowledgeable with photonic circuit design would benefit from the standard library as a source of high quality examples onto which they may base themselves. Similarly, a software engineer, that is knowledgeable with software development, but not photonic circuit design, would benefit from the standard library as a source of high quality examples of basic building blocks of photonic circuits. The standard library should be written in a way that is easy to understand, and that is well documented, such that it can serve as a learning resource for new users.

CONSTRAIN A unique feature of the standard library is the `constrain` method, it is used to impose differential constraints on signals. This means that constraints over delay or phase, which are always relative, can be expressed between signals. This tells the synthesizer to ensure that these constraints are respected between signals. Indeed, if it were not for this method, the user could not easily represent phase matched or delay matched signals. During the examples, in Section 6, the use of this method will become clear, and its implication and why it is so important will be discussed.

5.4 COMPILER ARCHITECTURE

The design of the PHÔS compiler is inspired in parts by *Clang's*, *Rust's*, and *Java's* compilers [35, 28, 87]. As previously mentioned, the compilation of a PHÔS program into a circuit design that can be programmed onto a photonic processor is a three step process: compilation, evaluation, and synthesis. The compiler as it is referred in this section performs the compilation step. Therefore, as previously mentioned in Section 5.2.a, it has the task for taking the user's code as an input and producing bytecode for the VM (*Virtual Machine*). The compiler is written in *Rust*, and is split into several components, each with a specific purpose. As will be discussed in subsequent sections, the PHÔS compiler is composed of a *lexer*, a *parser*, an *AST* (*Abstract Syntax Tree*), a *desugaring* step, a *high-level intermediary representation*, a *medium-level intermediary representation*, and a *bytecode* generator. The multiple stages of the compiler are illustrated in Figure 13.



The overall architecture and components of the PHÔS compiler are similar in design to *Rust's* compiler [28], this is done purposefully for two reasons. First, *Rust* as a language is advanced, and has a well design compiler, and as such is a good source of reference materials. Second, the PHÔS compiler is written in *Rust*, and as such, it can reuse existing code and algorithms from both, the extended ecosystem of language development libraries in *Rust*, and from the *Rust* compiler itself. As the *Rust* compiler is released under an MIT license, it can legally be used as a source of inspiration and code for the PHÔS compiler.




FIGURE 13 Compiler architecture of the PHÔS programming language, showing that the user code flows into the different stages of the compiler. All of these stages producing the bytecode that can be evaluated.

This figure uses the same color scheme as Figure 9, showing the ecosystem components in orange, the user's code in green, and the platform specific code in blue.

5.4.a LEXING



DEFINITION: Lexing is the process of taking a stream of characters and converting it into a stream of tokens. A token is a sequence of characters that represent a unit of meaning in the language.

Adapted from [88].

As this definition implies, this lexer turns a series of character from the human-readable PHOS code, into a series of tokens, which can be seen as words of the language. Some of those words have special significance, such as `+`, which represent an addition, others such as an open parenthesis `()` simply represents an open parenthesis. At this stage of the compilation process, there is no meaning associated with each tokens, meaning that they are separate entities that the compiler is yet to associate into bigger, more meaningful units. The PHOS lexer is implemented using the *Logos* library in *Rust* [89]. *Logos* is a lexer generator, meaning that it allows the creation of extremely fast lexers very easily, and is used by other open source projects [90].

In Listing 33, one can see the process that turns a simple piece of code into a series of tokens that can be used by the parser. The code is first split into a series of characters, which are then fed into the lexer. The lexer then produces a series of tokens, which are then printed to the console. One can also see that the comment in line one, has been removed. Indeed, the lexer discards all unnecessary tokens, such as linebreak, whitespace, and comments. This is done to simplify the parsing process, as the parser does not need to deal with those tokens, and can focus on the tokens that are meaningful to the language.

Additionally, and not shown in Listing 33, the PHOS lexer preserves the span where the token is found in the source code. This is used to generate more meaningful error by indicating the location of the error in the source code. This is done by associating the said span with each token produced by the lexer.

```
1 // Adds two numbers together.    ↗PHOS
2 fn add(a: int, b: int) -> int {
3     a + b
4 }
```

	Tokens
1	Keyword("fn") Identifier("add")
2	OpenParen
3	Identifier("a") Colon Identifier("int") Comma
4	Identifier("b") Colon Identifier("int")
5	CloseParen Arrow Identifier("int") OpenBrace
6	Identifier("a") Plus Identifier("b")
7	CloseBrace

(a)

(b)

LISTING 33 Example of lexing in PHOS, showing a code sample (a) and the output of the lexer (b). Note that the indentation in (b) is solely for readability purposes, and is not part of the output of the lexer.

5.4.b PARSING



DEFINITION: Parsing is the action of taking a stream of tokens, and turning it into a tree of nested elements that represent the grammatical structure of the program.

Adapted from [88].

Before parsing the language, one must first describe the grammar of the language. For the PHÔS programming language, the full grammar is present in Annex A. There exists many families of grammars as seen in Figure 14. The more complex the grammar is, the more complex of a parser it will require. It is important to note that Figure 14 describes grammars not languages, languages can be expressed using multiple grammars, and some grammars for a given language can be simpler [91]. Every grammar can be expressed with a grammar of a higher level, but the reverse is not true.

PHÔS has an LL(K) grammar, meaning that it can be read from Left-to-right with Leftmost derivation, with k token lookahead, meaning that the parser can simply move left to right, only ever applying rules to elements on the left, and needs to look up to k tokens ahead of the current position to know which rule to apply. This is a fairly complex grammar to express and to parse. The parser for PHÔS is implemented using the *Chumsky* library (named after *Noam Chomsky*) in *Rust* [92]. *Chumsky* is a parser combinator generator, meaning that it allows the creation of complex parsers with relatively little code. Because of the properties of *Chumsky*, the parser for the PHÔS language is fairly simple 1600 lines of code, and is relatively easy to understand. It is the task of the parser to use the PHÔS grammar to produce an AST (*Abstract Syntax Tree*), this tree represents the syntax and groups tokens into meaningful elements.

Additionally, the grammar of PHÔS contains the priority of operations, meaning that the resulting AST is already correct with regards to the order of operations, something that otherwise would need to be done using AST transformations in the next step of the compilation process. This further increases the complexity of the grammar, and the complexity of the parser, but simplifies the next steps of the compilation process.




FIGURE 14 Hierarchy of grammars that can be used to describe a language. The grammars are ordered from the most powerful to the least powerful. The most powerful grammars are able to describe any unambiguous language, whereas the least powerful grammars are only able to describe a subset of the languages [91]. As PHÔS does not use an ambiguous grammar and they are very difficult to describe and parse, they are not discussed further.

5.4.c THE ABSTRACT SYNTAX TREE

The AST (*Abstract Syntax Tree*) is the result of the previous compilation step – parsing – and it is a tree-like data structure that represents the syntax of the user's code in a meaningful way. It shows the elements as bigger groups than tokens, such as expressions, synthesizable blocks, etc. The AST is the base data structure on which all subsequent compilation steps are based. The AST would also be used by the IDE to provide code completion, syntax highlighting, and code formatting.

Just as is the case for parsing, syntax trees have a hierarchy, it generally consists of two categories: the CST (*Concrete Syntax Tree*) and the AST (*Abstract Syntax Tree*). The CST aims at being a concrete representation of the grammar, being as faithful as possible, keeping as much information as possible. On the other hand, an AST only keeps the information necessary to perform the compilation, therefore, it is generally simpler and smaller than an equivalent CST. However, while this can be seen as a hierarchy, it is more of a spectrum, as the AST can be made more concrete and closer to a CST depending on the needs. In fact, the AST of PHOS keeps track of all tokens, and their position in the source code, making it possible to reconstruct the original source code from the AST. The only thing it discards are whitespaces, linebreaks, and comments. Additionally, the AST of PHOS also keeps track of spans where the code comes from, just like in the lexer, it is used to provide better error messages.

Building on top of the example shown in Listing 33, the AST for the function `add` would look like Figure 15. Additionally, an overview of the data structure required to understand this part of the AST is shown in Annex B. Some details have been omitted for brevity, and to focus on the relevant parts of the AST. However, one can still see the tree-like structure of the AST, and the many different kinds of data structures that it requires. In fact, the current AST for PHOS is composed of 250 different data structures. This shows how complex the AST can be, and how much work is required to build it. However, having a good AST as the basis of the compilation process is crucial as it can be easily modified, expanded, and transformed to perform the compilation. Additionally, the breadth of data that it contains can be used to implement other elements of the ecosystem, such as code formatters, code highlighters, and linters, all tools that have been discussed at length and that are essential to provide a good developer experience.




FIGURE 15 Partial result of parsing Listing 33, showing the tree-like structure of nested data structures. The AST is a tree-like data structure that represents the syntax of the user's code. In this case, it shows a function which name is an identifier `add`, and that has two arguments: `a` and `b`, both of type `int`, it has a return type of type `int`, and a body that is a block containing a single expression, which is a call to the `+` operator, with the arguments `a` and `b`.

5.4.d ABSTRACT SYNTAX TREE: DESUGARING, EXPANSION, AND VALIDATION



From this point in the document, the language is not yet implemented and therefore does not exist. These following steps are therefore not implemented, and are only description of what will be done when the language is fully implemented.



DEFINITION: Syntactic sugar is syntax that is intended to make things easier to read, express, or understand.

Adapted from [88].

The first step in the compilation process is to remove syntactic sugar, as it is not useful for the compiler and is only intended to make the code easier to read and write. Therefore, this syntactic sugar can be simplified into simpler syntactic blocks. Additionally, in the same stage, the AST is expanded to include more information. In the case of the PHÔS programming language, this will involve the following:

- Feature gate checking;
- Transforming all automatic return statements into explicit return statements;
- Name resolution;
- Macro expansion;
- and AST validation.

For this section, the example shown in Listing 34 will be used, it shows a simple circuit involving a filter, a gain section that is gated behind a feature flag, implicit returns and imports. Since macros don't yet have a fixed syntax for a language, and are left as future work, see Section 7.11.e, there will not be an example involving macros.

```
1 import std::filter, gain;
2 /// Processes a signal using one of two filters based on feature flags
3 syn process_signal(signal: optical) -> optical {
4     signal |> internal_process()
5 }
6 /// If the library supports gain, add some gain after the filter
7 #[feature(gain)]
8 syn internal_process(signal: optical) -> optical {
9     signal |> filter(1550 nm, 10 GHz) |> gain(10 dB)
10 }
11 /// If the library does not support gain, just filter the signal
12 #[feature(not(gain))]
13 syn internal_process(signal: optical) -> optical {
14     signal |> filter(1550 nm, 10 GHz)
15 }
```

↑PHÔS

LISTING 34 | Example used to show the desugaring, AST expansion, and AST validation in PHÔS.

 **Note:** The processes being described in this section are done at the AST level. However here, for the sake of clarity, source code is shown instead of the AST for each step in this compilation stage.

FEATURE GATE CHECKING In this step, the syntax is checked for feature gates, and only the parts of the AST not gated by feature gates are kept. Meaning that feature flags are evaluated and the part of the AST that cannot be compiled with the current set of feature flags are removed. For code involving feature flags, this reduces the complexity of the AST, and the amount of work the compiler must do. This step is done as early as possible to further reduce the amount of work the compiler must do. Continuing on from Listing 34, in Listing 35, it can be observed that the `gain` section has been removed, assuming that the `gain` feature flag is not enabled. The comments are also removed as the parser does not include comments in the AST.

```
1 import std::filter, gain; PHOS
2 syn process_signal(signal: optical) -> optical {
3     signal |> internal_process()
4 }
5 syn internal_process(signal: optical) -> optical {
6     signal |> filter(1550 nm, 10 GHz)
7 }
```

LISTING 35 Demonstration of feature gate checking in PHOS, using the example from Listing 34.

AUTOMATIC RETURN STATEMENT In this process, all automatic return statement that are present at the end of a block are transformed into explicit return statement, such that the rest of the compiler need only look for explicit return statements. This is done to simplify subsequent compilation steps. Building on from Listing 34, one can see in Listing 36 that the automatic return statements have been transformed into an explicit return statements.

```
1 import std::filter, gain; PHOS
2 syn process_signal(signal: optical) -> optical {
3     return signal |> internal_process();
4 }
5 syn internal_process(signal: optical) -> optical {
6     return signal |> filter(1550 nm, 10 GHz);
7 }
```

LISTING 36 Example used to show the desugaring of return statements, AST expansion, and AST validation in PHOS.

NAME RESOLUTION At this stage, the compiler has not yet resolved all of the path to the different items that are being used. Therefore, in this steps, all import statements and path expressions are inlined and resolved. This means that after this process, import statements will no longer be needed nor used, and all relative path to items will be replaced by their absolute path. Additionally, it is at this stage that the compiler checks for the existence of the items being used. If they do not exist, the compiler will return an error. Continuing on from Listing 34, in Listing 37, one can see that the import statements have been removed, and the path to the items have been resolved, further simplifying the AST (shown here as code for clarity). As the type `optical` is a built-in type in PHOS, it does not get resolved, it is always valid.

```

1 syn process_signal(signal: optical) -> optical {
2     return signal |> self::internal_process();
3 }
4
5 syn internal_process(signal: optical) -> optical {
6     return signal |> std::filter(1550 nm, 10 GHz);
7 }

```

↑ PHOS

LISTING 37 Example of name resolution in PHOS, showing the process of name resolution, using the example from Listing 34.

MACRO EXPANSION Depending on the type of macros being implemented in PHOS, they may be operating at the AST level. If that were to be the case, macros would be expanded in this stage. Macro expansion refers to the compiler replacing the macro calls within the code, with the output produced by the macro. This is done at this stage, because the AST has not yet been checked. Meaning that the code produced by the macro, if it were to be erroneous, would still be verified and not assumed correct. As the example in Listing 34 does not contain any macros, the AST remains unchanged.

It is also important to note, that PHOS may benefit more from reflection level macros, rather than AST level macros. This is because PHOS is at its core, a high-level language, and therefore, macro creators may be interested in also operating at a higher level of symbolic representation than the AST. However, this is neither a requirement, nor has either solution been implemented yet. Additionally, both solutions are suitable and can be implemented at the same time.

AST VALIDATION AST validation involves the process of verifying that the AST is correct. This means that the more complex syntactic rules, that were not expressed in the grammar, are checked. They are checked on the AST because it makes the grammar of the language simpler, simplifying the parser too. Additionally, it can perform basic checks based on rules. While these rules are not yet clear for PHOS, they will need to be defined in the future. It is important to note that AST validation should not involve any complex analysis, such as type checking, as these are easier to implement on the HIR.

5.4.e AST LOWERING, TYPE INFERENCE, AND EXHAUSTIVENESS CHECKING

As this point in the compilation pipeline, much of the initial complexity of the user's code has been removed, however many critical aspects of compiling the language have not been performed yet. Most notably with regards to type inference, type checking and exhaustiveness checking. These functions are all performed on the HIR, but at this point, the compiler still only has the AST. Therefore, the first process in this step is to lower the AST. Essentially, the compiler must transform the AST into a lower level, simpler form of the code, called the HIR.

AST LOWERING Lowering from the AST to the HIR requires removing all of the elements of the language that are not needed for type analysis which is the focus of this compiler step. Due to the previous step having decreased language complexity using desugaring, the AST is already less complex. However, it still contains elements that are not needed for type analysis, such as names. Indeed, variable names, type names, etc. are only useful for humans, it is easier for a computer to understand these as numerical identifiers (IDs). Therefore, in this process, the name of all values are replaced with generated IDs. Additionally, the tree-like data structure can be flattened by using node IDs instead of pointers to nodes. This decreases the complexity of the data structure and makes traversal, and most importantly queries easier to perform. Indeed, queries need to be performed on the HIR to find elements and apply rules for HIR to MIR lowering.

TYPE INFERENCE After lowering the AST into the HIR, the compiler will now try and infer the types of all values, based on existing annotation and some rules. When the compiler has inferred the type of a value, it will explicitly annotate that value with its type, that way, each value has its type known at each point in the code, such that further checks can be performed. Continuing with Listing 34, one can see what the resulting, fully annotated code would look like in Listing 38. It shows what the code would look like, if this were valid syntax, after AST lowering and explicit type annotation.

```
1 syn $0($1: optical) -> optical {
2     return (($1: optical) |> ($2(): optical)): optical;
3 }
4 syn $2($1: optical) -> optical {
5     return (($1: optical) |> ($3((1550 nm: Wavelength), (10 GHz: Frequency)); optical)): optical;
6 }
```

↑ PHOS

LISTING 38 Example of name stripping and type inference in PHOS, showing the process of name stripping and type inference, using the example from Listing 34. All nodes are annotated with their type, all variables, arguments, function names, etc. have been renamed with an ID shown here as `$n`, where `n` is a number.

Note that this is not valid PHOS syntax and is only used to illustrate the process of name stripping and type inference. In practice, the HIR would be a flattened tree-like data structure, similar to the AST, not a textual representation.

As with most modern programming languages with type inference, PHOS will use the *Hindley-Milner* algorithm [27, 93]. It is an algorithm that is capable of inferring the type of a value, with little to no type annotations. This makes development easier, as less manual work of annotating types is required. Additionally, it is a convenient algorithm to use as there are many resources available about it, and many libraries implementing it already, meaning that the development burden caused by type inference is significantly lower.

Additionally, the *Hindley-Milner* algorithm supports polymorphism, while this feature is not yet integrated into the syntax and feature set of the PHOS language, it may be of interest as it can allow more advanced types to be expressed. However, this is not a priority for the language, and therefore, it is not yet designed into the language nor is it designed into the compiler architecture.

EXHAUSTIVENESS CHECKING Exhaustiveness checking is the process of verifying that the user has covered all possible cases in a pattern matching statement. This can be done with the algorithm presented by *Karachalias et al.* [94, 95], it is an algorithm that is capable of checking for pattern exhaustiveness even in very complex cases, such as when using GADTs, a generalized form of previously mentioned ADTs. However, in the case PHOS, this task is made more complex by constraints. Indeed, the compiler tries to verify that all cases are covered, but constraints may reduce the amount of cases that are valid. Take the example shown in Listing 39: gain as a numerical value can take any value in the range $[0, \infty]$, however in this example, it can take a value only in the range $[0 \text{ dB}, 10 \text{ dB}]$. When looking at this code, the compiler, if it does not exploit constraints, will declare that the `match` statement on line 9 is not exhaustive, despite it being exhaustive in the context created by the constraints.

As a means of alleviating this issue, the compiler can either force the user to always be exhaustive even when it is not necessary, or can exploit constraints and utilize them as a means of improving exhaustiveness checking. This can be done in multiple ways, including using the prover to verify that all cases are covered, however this approach is likely to be slow and difficult to implement. Others revolve around the use of refinement types and guarded recursive data type constructors [96]. However, these techniques are not yet fully explored and are not yet integrated into the compiler architecture, and further research and experimentation is needed to determine which technique is the most appropriate for the PHOS language. This topic is further discussed in Section 7.11.g.

```

1 // Performs gain on an optical signal, depending on the gain, it will
2 // either use a short gain section or a long gain section.
3 syn example(
4     signal: optical,
5
6     @range(1dB, 10dB)
7     gain: Gain,
8 ) -> optical {
9     match gain {
10         1dB..5dB => signal |> short_gain(gain),
11         5dB..=10dB => signal |> long_gain(gain),
12     }
13 }
```

PHOS

LISTING 39 Example of exhaustiveness checking in PHOS when using constraints. In this example, the compiler should be able to detect that the `match` statement on line 9 is exhaustive given the constraints on line 6, but it is a difficult problem to solve and requires further research.

5.4.f CONSTANT EVALUATION, CONTROL FLOW, LIVENESS, AND PIPE DESUGARING

After processing the HIR, it is reduced into an even simpler form based on a CFG (*Control Flow Graph*). During this stage, almost all of the elements of the language are removed, even conditional branching is now implemented using `goto` operations. All of this with the aim of making the code as easy to analyze as possible. From this stage, as everything has been reduced to the most basic elements, the compiler can now do some optimization, it can compute the values of all constants and inline them where they are used, it can also perform control flow optimizations, such as performing liveness analysis, which is the process of determining which code is used and which is not, and removing the parts that are not used. Finally, it can remove pipe operators replacing them instead of function calls, performing the pattern matching at compile time.

Using the aforementioned analysis, the compiler can now also detect whether all signals are being used, and if not, it can create an error for the user, indicating which part of the code is problematic. This is a useful feature of the compiler, as it enforces that all signals are at least *read-once*, which is part of the signal semantics discussed in Section 5.2.d. The way in which liveness and dead code elimination can be done is through the use of the CFG, as it allows the compiler to easily determine which code does not contribute to the final result, and therefore can be removed, it detects unused signal simply by checking whether any signals are used within dead code.

CONTROL FLOW GRAPH A CFG, as the name implies, is a graph data structure that represents each operation being done as a node of the graph, with the different branches of the code being represented as edges. This means that all orphan sections are not accessed through the main entry point and can therefore be easily discarded. In Listing 40, one can see a simple example checking whether a number is prime (a) and its expanded version (b). The expanded version corresponds to an approximation of what code **equivalent** to the MIR would look like, with all types specified, the `for` loop replaced with a `goto` statement and labels. As was the case in previous examples of lower-level constructs, this code is not valid PHÔS, and is purely for demonstration purposes.




FIGURE 16 CFG created from the code in Listing 40. It shows the different branches of the code, with the first branch relating to the iteration from `2` to `number`, and the second branch relating to the `if` statement checking whether the number is divisible by `i`. It shows that each branch is made of individual statements, and that the `if` and `match` statements are represented as branches with two possible outcomes.

```

1 // Checks if the number is prime ✘PHÔS
2 fn is_prime(number: int) -> bool {
3     let i = 2;
4     for i in 0..number {
5         if number % i == 0 {
6             return false;
7         }
8     }
9
10    true
11 }
```

```

1 // Checks if the number is prime ✘PHÔS
2 fn is_prime(number: int) -> bool {
3     let i: int = 2;
4     let iterator: Iterator = 0..number;
5
6     top:
7         let tmp = iterator.next();
8         match tmp {
9             i => {
10                 let tmp2: int = number % i;
11                 if tmp2 == 0 {
12                     return false;
13                 }
14
15                 goto top;
16             }
  
```

```

17         none => goto ret,
18     }
19
20     ret:
21     return true;
22 }
```

(a)

(b)

LISTING 40 Code example in PHÔS and code-equivalent representation of its MIR expanded version. Shows a function computing whether a number is prime before (a) and after expansion (b). The code in (b) is not valid PHÔS, and is purely for demonstration purposes.

CONSTANT INLINING It is at this stage of the compilation pipeline that all constants are evaluated and replaced. The reason why PHÔS does this step is not for performance, as in most other languages, but for simplicity. As the VM will use a prover to verify aspects of the code in scenarios where reconfigurability is used, the code produced by the compiler must be as simple as possible to simplify this process as much as possible. For this reason, as constant evaluation is relatively easy to perform, it is done during compilation. In Listing 41, one can see a piece of code before constant inlining (a), after constant inlining (b), and after constant evaluation (c). It also shows that operations that produce constant values within the user's code are also computed, further reducing the complexity of the code.

```

1 const MY_CONST: int ✨PHÔS
2     = 32;
3
4 fn add_my_const(
5     a: int
6 ) -> int {
7     a + 2 * MY_CONST + 5
8 }
```

(a)

```

1 fn add_my_const( ✨PHÔS
2     a: int
3 ) -> int {
4     a + 2 * 32 + 5
5 }
```

(b)

```

1 fn add_my_const( ✨PHÔS
2     a: int
3 ) -> int {
4     a + 69
5 }
```

(c)

LISTING 41 Code example in PHÔS, showing the original code (a), the code after constant inlining (b), and the code after constant evaluation (c).

These operations would normally be done in the MIR stage, and therefore would not be visible in code, but for demonstration purposes, they are shown here as valid PHÔS code.

PIPE DESUGARING The final syntactic sugar that has yet to be simplified, is the pipe operator (`|>`). This operator is used on iterable tuples to pass data from one function or synthesizable block to another easily while keeping the code readable. The pipe operator performs pattern matching on its input values, and into the function arguments it is piping into. Doing so is quite difficult, which is why it is performed close to the end of all transformations. As this stage, the types are all known, operations have been simplified to the maximum, and therefore, it is the easiest point in the compilation process for the compiler to perform this transformation. In Listing 42, one can see a piece of code before pipe desugaring (a), and after

pipe desugaring (b), while both of these expressions are equivalent, the former is easier to read and understand. In more complex cases, where the pipe operator is used to pattern match over multiple values, this simplification is more complex.

```
1 // Returns the sum of all inputs, ↗PHÔS
2 // also returns true if the sum is even
3 fn sum(inputs: (int...)) -> (int, bool) {
4     inputs
5         |> fold(0, |acc, x| acc + x)
6         |> map(|x| (x, x % 2 == 0))
7 }
```

(a)

```
1 // Returns the sum of all inputs, ↗PHÔS
2 // also returns true if the sum is even
3 fn sum(inputs: (int...)) -> (int, bool) {
4     map(fold(inputs, 0, |acc, x| acc + x), |
5         x| (x, x % 2 == 0))
6 }
```

(b)

LISTING 42 Code example in PHÔS, showing the original code (a), and the code after pipe desugaring (b).

These operations would normally be done in the MIR stage, and therefore would not be visible in code, but for demonstration purposes, they are shown here as valid PHÔS code.

5.4.g PHÔS BYTECODE



DEFINITION: The **bytecode** is a binary representation of the original source code, that has been processed by the compiler to be verified for correctness, simplified, and optimised. It is an executable representation, made of instructions, that can be executed by the VM (*Virtual Machine*).

Adapted from [97].

From the CFG built in the previous step, it is now relatively easy to move to a bytecode representation. This is done by replacing all simplified expression with bytecode instructions. The bytecode of the PHÔS language is greatly inspired by *Java*'s bytecode [97]. With the addition of a few key features, most notably special instructions representing the intrinsic signal operations, discussed in Section 4.3, and constraints which are added as special instructions on values. The PHÔS bytecode also removes some of the instructions that are not needed, since PHÔS does not distinguish between 32-bit and 64-bit values, PHÔS is not object oriented and does not need object-related information and instructions, finally, PHÔS does not have a concept of exceptions, and therefore does not need instructions related to exception handling.

Because of these properties, the instruction set of the PHÔS language is fairly simple, additionally some instructions are more generic than in *Java*, for example PHÔS does not distinguish between integer and floating-point operations, and therefore has a single instruction for arithmetic operations, which can be used for both integer and floating-point values. The PHÔS bytecode is also stack-based, meaning that all operations are performed on a stack, and all values are pushed and popped from the stack, this will be discussed in more detail in Section 5.5.b. The full instruction set of the PHÔS VM (*Virtual Machine*) can be found in Table 11.

Finally, along with the bytecode, the previously built CFG is also included, with its node now replaced with the position of the relevant instructions. The reasoning behind this inclusion is as follows: as the VM will need to prove that some branches can be taken, while others cannot, it will need to build branching information either way. Instead of having to rebuild the CFG in the VM, it is instead packed along with the bytecode as a means of reducing computation time. This gives a dual purpose to the CFG, as it is used both in the compiler, and in the VM.



Note: It is likely that as the development of the PHÔS language continues, the instruction set will be expanded and refined, and therefore the instruction set shown in Table 11 may not be the final instruction set of the PHÔS VM (*Virtual Machine*).

INSTRUCTION	STACK OPERATIONS [before] → [after]	DESCRIPTION
1 call_fn[2 <function_id> 3]	WBC	1 [2 arg0, 3 arg1, 4 ... 5] → result

INSTRUCTION	STACK OPERATIONS [before] → [after]	DESCRIPTION
<pre>1 call_method[] 2 <type>, 3 <function_id> 4]</pre>	<pre>1 [2 arg0, 3 arg1, 4 ... 5] → result</pre>	<p>Calls the method with the given ID on the given type, the arguments are obtained from the function definition, and then popped from the stack, the result of the function call is pushed onto the stack.</p>
<pre>1 goto[] 2 <label> 3]</pre>	<pre>1 [] → []</pre>	<p>Jumps to the given label. Used when branching.</p>
<pre>1 pop[] 2 <n> 3]</pre>	<pre>1 [a0, a1, ...] → [] 2 3</pre>	<p>Pops the given number of values <code>n</code> from the stack and discards them.</p>
<pre>1 repeat[] 2 <n1>, 3 <n2> 4]</pre>	<pre>1 [a0, a1, ...] → 2 [3 [a0, a1, 4 ...], 5 [a0, a1, 6 ...], 7 ... 8]</pre>	<p>Repeats the <code>n2</code> top values of the stack <code>n1</code> times, and pushes the result onto the stack.</p>
<pre>1 const[<value>] </pre>	<pre>1 [] → [<value>]</pre>	<p>Pushes the given constant value onto the stack, can be an <code>int/uint</code>, a <code>float</code>, a <code>bool</code>, a <code>string</code>, a <code>char</code>, a <code>complex</code>, or a function, which are used for passing closures to other functions.</p>
<pre>1 return[] </pre>	<pre>1 [a0, a1, ...] → [] 2</pre>	<p>Returns from the current function, popping all of the remaining values from the stack and returning them as a tuple. If the stack is empty, returns an empty tuple, which is equivalent to the <code>None</code> value.</p>
<pre>1 none[] </pre>	<pre>1 [] → [None]</pre>	<p>Pushes the <code>None</code> value onto the stack.</p>

INSTRUCTION	STACK OPERATIONS	DESCRIPTION
	[before] → [after]	
<pre>1 load[<id>]</pre> BC	<pre>1 [] → [2 a0, 3 a1, 4 ..., 5 len 6]</pre>	<p>Loads the value with the given local variable ID onto the stack. If it is a tuple, expands the tuple into <code>len</code> values on the stack, also pushes the tuple length onto the stack. The first <code>n</code> local variables are reserved for the arguments of the function, where <code>n</code> is the number of arguments of the function.</p>
<pre>1 store[2 <id>, 3]</pre> BC	<pre>1 [2 a0, 3 a1, 4 ..., 5 len 6] → []</pre>	<p>Stores the top <code>len</code> values of the stack into the local variable with the given ID, if <code>len</code> is more than one, then stores them as a tuple. The first <code>n</code> local variables are reserved for the arguments of the function, where <code>n</code> is the number of arguments of the function.</p>
<pre>1 get[2 <type_id>, 3 <field_id> 4]</pre> BC	<pre>1 [instance] → [2 a0, 3 a1, 4 ..., 5 len 6]</pre>	<p>Gets the field with the given ID <code>field_id</code> from the given type <code>type_id</code>, and pushes it onto the stack. If it is a tuple, expands the tuple into <code>len</code> values on the stack, also pushes the <code>len</code> of the tuple onto the stack. Pops the <code>instance</code> of the type from the stack.</p>
<pre>1 push[2 <type_id>, 3 <field_id>, 4],</pre> BC	<pre>1 [2 instance, 3 a0, 4 a1, 5 ..., 6 len 7] → []</pre>	<p>Stores the top <code>len</code> elements from the stack into the field with the given ID <code>field_id</code> from the given type <code>type_id</code>. If it is a tuple, expands the tuple into <code>len</code> values on the stack. Pops the <code>instance</code> of the type from the stack.</p>
<pre>1 new[2 <type_id>, 3 <variant_id>, 4],</pre> BC	<pre>1 [2 a0, 3 a1, 4 ... 5] → [instance]</pre>	<p>Creates a new instance of the variant <code>variant_id</code> of given type <code>type_id</code>, and pushes it onto the stack. The arguments are obtained from the type definition, and then popped from the stack. For structs, the <code>variant_id</code> are ignored.</p>
<pre>1 branch[2 <false_offset> 3]</pre> BC	<pre>1 [2 a0, 3] → []</pre>	<p>Takes the top value from the stack, if it is <code>false</code>, then jumps to the given offset. Otherwise, continues execution at the next instruction.</p>

INSTRUCTION	STACK OPERATIONS	DESCRIPTION
[before] → [after]		
<pre>1 flag[<flag>],</pre> 	<pre>1 [] → []</pre>	<p>Gets the given flag, and pushes it onto the stack as a boolean value. The flags are produced by the previous operation. The valid flags are <code>overflow</code>, <code>underflow</code>, <code>div_by_zero</code>, <code>invalid</code>, <code>inexact</code>, <code>unimplemented</code>, <code>unreachable</code>. Used for branching.</p>
<pre>1 unary[</pre>  <pre>2 <op></pre> <pre>3]</pre>	<pre>1 [a0,] → [a1]</pre>	<p>Takes the top value from the stack, applies the given unary operator <code>op</code> to it, and pushes the result onto the stack. The valid unary operations are numerical negation (<code>-</code>), logical negation (<code>!</code>), and bitwise negation (<code>~</code>).</p>
<pre>1 binary[</pre>  <pre>2 <op></pre> <pre>3]</pre>	<pre>1 [a0, a1] → [a2]</pre>	<p>Takes the top two values from the stack, applies the given binary operator <code>op</code> to them, and pushes the result onto the stack. The valid binary operations are addition (<code>+</code>), subtraction (<code>-</code>), multiplication (<code>*</code>), division (<code>/</code>), modulo (<code>%</code>), exponentiation (<code>**</code>), bitwise and (<code>&</code>), bitwise or (<code> </code>), bitwise xor (<code>^</code>), bitwise left shift (<code><<</code>), bitwise right shift (<code>>></code>), equality (<code>==</code>), inequality (<code>!=</code>), less than (<code><</code>), less than or equal (<code><=</code>), greater than (<code>></code>), greater than or equal (<code>>=</code>), logical and (<code>&&</code>), and logical or (<code> </code>).</p>
<pre>1 cast[</pre>  <pre>2 <type_id></pre> <pre>3]</pre>	<pre>1 [a0,] → [a1]</pre>	<p>Takes the top value from the stack, cast it to the given type <code>type_id</code>, and pushes the result onto the stack. The valid conversions are <code>int</code>, <code>uint</code>, <code>float</code>, <code>bool</code>, <code>string</code>, <code>char</code>, and <code>complex</code>. Only primitive values may be converted in this way.</p>

INSTRUCTION	STACK OPERATIONS [before] → [after]	DESCRIPTION
<pre>1 insert[]</pre> HBC	<pre>1 [2 value, 3 offset, 4 len 5] -> [...]</pre>	<p>Inserts the given <code>value</code> into the stack at the given <code>offset</code>, <code>len</code> times. This allows the insertion of values into the middle of the stack, as well as interspersing values into the stack. In the case of the stack <code>[a0, a1, a2, "hello", 1, 3]</code>, calling <code>insert</code> will result in the stack <code>[a0, "hello", a1, "hello", a2, "hello"]</code>.</p>
<pre>1 intrinsic[2 <intr> 3]</pre> HBC	<pre>1 [a0, a1, ...] -> 2 [a2, a3, ...]</pre>	<p>Execute the given photonic intrinsic operation <code>intr</code>, see Section 4.3, based on the intrinsic value, pops the arguments from the stack, and pushes the result onto the stack.</p>
<pre>1 constraint[2 <constr> 3]</pre> HBC	<pre>1 [2 signal, 3 a0, 4 a1, 5 ... 6] -> []</pre>	<p>Applies the given photonic constraint <code>constr</code>, see Section 4.4, based on the constraint value, pops the arguments from the stack, and pushes the result onto the <code>signal</code>.</p>

TABLE 11 Instruction set of the PHÔS VM (*Virtual Machine*). Showing the instruction and its static arguments (i.e arguments that are produced during compilation), and the operations that each instruction does on the stack.

5.4.h COMPILER COMPLEXITY

As one can see from the previous sections, the PHÔS compiler is more complex than one might expect. However, there are good reasons why the compiler is so complex, a lot of the features that have been discussed in Section 4 and in this chapter are rather difficult to implement. They require a lot of modern features and tight coupling with provers for constraints and intrinsics. These tasks are not easy in isolation, but when they are combined, they become even more difficult to implement. When taking this into account, the complexity of the compiler is not that surprising. Essentially, the compiler simplifies the code as much as reasonably possible, such that the resulting bytecode is easy to interpret and execute, easy to collect stacks for tunable values, and such that it is easy to process using a prover. Additionally, this complexity makes the compiler modular, which allows for easy extension and rework of the language, something that will need to be done as the language evolves.



The PHÔS compiler translates source code into a bytecode format used by the VM for evaluation. It first turns the code into a computer-understandable representation called the AST. Then the AST goes through three transformation stages. Called the HIR, the MIR, and finally the bytecode.

5.5 THE VIRTUAL MACHINE

After investigating the components and stages of the compiler, the analysis of the VM (*Virtual Machine*) can proceed. Recalling the execution model of PHÔS, discussed in Section 5.2.a, the role that the VM fills is the evaluation of the bytecode. Therefore, the behaviour of the virtual machine is discussed, including how the VM works, how it uses a stack for computation, and how it executes the bytecode. Additionally, the section discusses the result of the evaluation, namely, the tree of intrinsic operations, collected stacks, and constraints. However, the suitability of existing virtual machines must also be discussed, as it is important to understand why an existing virtual machine was not used.

5.5.a WHY NOT USE AN EXISTING VM?

One may wonder why PHÔS does not use an existing virtual machine and requires a custom built one. The reason for this is that existing VMs are not suitable for the semantics and execution model of PHÔS. This can be explained by looking at the artefacts produced by the execution process, previously shown in Figure 10, it must produce three components, all of which would be hard, if not impossible, to properly extract and process within an existing implementation.

STACK COLLECTION One of the key functions of the virtual machine is to detect which parts of the code cannot be evaluated based on tunable values, as was discussed in Section 4.5, and collect them to be included in the user HAL. This requires tight integration in the VM, as it must support doing partial computation and collect all of the instructions it cannot execute. This is not a feature that is supported by any existing VM that was investigated, and it would be difficult to implement in an existing VM.

CONSTRAINTS AND INTRINSIC Another feature of the PHÔS VM is the ability to collect constraints and intrinsic operations and to produce a tree of these values, representing the signal flow of the circuit. While this can be implemented in a traditional language, it would require an extensive library to be included along with the bytecode, which would make the bytecode harder to generate. Additionally, this means that these operations would no longer be expressed as dedicated bytecode instructions, but rather as regular function calls, tightly coupling the aforementioned library and the bytecode, greatly increasing the burden of maintenance and development of the language.

SIMPLICITY Existing VMs often support many features that are simply not needed for PHÔS, such as object oriented programming, or memory recollection schemes like garbage collection. PHÔS is not a general purpose language, and as such, can work with a limited set of features. This means that the complexity of the VM can be significantly reduced to only contain the elements relevant to PHÔS. This can help improve performance, and reduce the size of the VM, making it easier to distribute to users.

LICENSING Finally, existing VMs may be subject to licenses, while intellectual property has not been discussed in this document, it is important to be aware of issues that can arise when using other people's code, or more generally, intellectual property. Therefore, if the VM is written from scratch, it can be licensed in a way that is compatible with the PHÔS license, whichever that may be.

5.5.b STACK-BASED ARCHITECTURE



DEFINITION: A **stack** is a data structure that follows the last-in-first-out (LIFO) principle. This means that the last element that was added to the stack is the first one to be removed. Stacks usually only implement two operations: `pop` to remove the last element, and `push` to add an element to the top of the stack.

Adapted from [98].

So far, the mention of the *stack* has been made several times, however, no clear definition had been provided. This definition, along with the reasoning behind the choice of a stack-based architecture, is discussed in this section. The stack, is a data structure that holds the values required during the evaluation of a given block of code. The stack is used to store all intermediary values needed for computation, when a new value is needed, it is pushed onto the stack, and when a bytecode instruction is executed, full list in Section 5.4.g, the instruction pops the elements that it needs from the stack, processes them, and once it is done, it pushes all of the output values to the stack again. Later on in this section, an example is provided showing the execution of a simple function.

The stack is convenient, because it can be very effectively implemented, it is a common data structure that is easy to implement and very fast. Additionally, it means that all short-lived values are stored inline, and do not require any additional memory allocation. This is important, as it means that the VM does not need to implement a garbage collector, which would be a significant burden on the development of the VM. Furthermore, the stack also plays very nicely with the automatic memory management scheme used by *Rust* – the language in which PHOS will be implemented – as it allows values that are removed from the stack and no longer used to be automatically discarded, further simplifying the implementation of the VM.

One of the special aspects of the PHOS VM, that one may notice from the list of instructions in Section 5.4.g, is that arrays of values in PHOS are all pushed to the stack, and that PHOS allows for quite complex operations on the stack. The reasoning behind this decision is to make the VM very powerful and to be able to express complex operations in relatively few instructions. This allows the work of the user HAL generator, discussed in Section 5.6.c, to be even easier. It also means that fewer instructions must be provided to the prover for branch elimination and constraint checking, and therefore the interface between the prover and the VM will be easier to create.

5.5.c SIGNALS, CONSTRAINTS, AND INTRINSICS

As previously mentioned, one of the tasks of the VM is to collect the different intrinsic operations and their constraints, in order to build a tree representing the signal processing. This is done through the `intrinsic` and `constraint` instructions. These special instructions take signals and arguments and instead of only pushing results to the stack, they also can internally add information to a global tree of signals. This is done transparently from the user, and is how the VM can perform store these signals. In Listing 43, one can see a simple program splitting, filtering and then adding gain to a signal, then in Figure 17, one can see the signal processing tree with the added constraints. In cases where reconfigurability would also be present, collected stacks would also be appended to a special reconfigurability node, which would be used to differentiate the different configurations of the circuit.

```

1 // Returns the sum of all inputs,    PHOS
2 // also returns true if the sum is even
3 syn process(
4     input: optional
5 ) -> (optical, optical) {
6     input |> split((0.5, 0.5))
7         |> map(filter(1550 nm, 10 GHz))
8         |> (_, gain(10 dB))
9 }

```

LISTING 43 Code example in PHOS, showing a simple photonic circuit splitting a signal, then filtering both signals, and finally adding gain to one of the signals.




FIGURE 17 Signal flow diagram of Listing 43, showing the splitting of the input signal, followed by the filtering of both signals, and finally the gain of one of the signals. The green boxes represent the intrinsic operations, the blue boxes represent the constraints, the arrows represents the flow of the signal.

5.5.d EXAMPLE OF BYTCODE EXECUTION

In this section, a simple example of code will be shown, along with its resulting bytecode. The code is shown in Listing 44 (a) and the resulting bytecode is shown in Listing 44 (b). The function being compiled is a simple accumulating sum that also computes whether the sum is even or not. In (b), one can see the bytecode is containing a total of 22 instructions. The instructions would be purely binary values, however, they are shown as text for convenience and readability. One can see that the two closures at line 5 and 6 where respectively turned into two anonymous functions called `__anonym_0` and `__anonym_1`, normally these would have numeric IDs instead of names, but names are provided for clarity. This code uses the `load`, `pop`, `binary`, `return`, `repeat`, `const` and `call_fn` instructions, which can all be found in the previously shown Table 11.

An example of execution and the state of the stack will now be shown, the function `sum` will be called with the iterable tuple `(1, 2, 3, 4, 5)`. The execution diagram of the `sum` function can be seen in Annex C, in Figure A.2. It shows the stack after each step of the execution of the function. It also gives symbolic meaning to the values, showing integers as `int(x)`, length as `len(x)`, and functions as `fn(x)`. From this figure, one can see that the `load` instruction pushes all of the values of argument `inputs` onto the stack, followed by the length of the argument 5 in this case. Then, when constants are pushed, the whole stack moves up and the new value is added. When calling functions, the whole stack is consumed and the result is pushed onto the stack. The `pop` instruction is used to remove the top value from the stack, and the `return` instruction is used to return the top values from the stack. Additionally, one can see that the `const[1]` being performed is used to add the length of the argument before calling `map`, this is because `map` expects an iterable tuple as an input, and produces an iterable tuple. The result of this execution is then returned, with the tuple `(15, true)`.

```

1 // Returns the sum of all inputs,      PHÔS
2 // also returns true if the sum is even
3 fn sum(inputs: (int...)) -> (int, bool) {
4     inputs
5         |> fold(0, |acc, x| acc + x)
6         |> map(|x| (x, x % 2 == 0))
7 }

```

```

1 fn @_anonym_0(@0: int, @1: int) -> int: NBC
2   load[ @0 ]    pop[ 1 ]
3   load[ @1 ]    pop[ 1 ]
4   binary[ + ]   return[]
5
6 fn @_anonym_1(@0: int) -> (int, bool):
7   load[ @0 ]    pop[ 1 ]
8   repeat[1, 1]  const[ 2 ]
9   binary[ % ]   const[ 0 ]
10  binary[ == ]  return[]
11
12 fn @sum(@0: (int...)) -> (int, bool):
13   load[ @0 ]        const[ 0 ]
14   const[ @_anonym_0 ] call_fn[ @fold ]
15   const[ 1 ]        const[ @_anonym_1 ]
16   call_fn[ @map ]   pop[ 1 ]
17   return[]

```

(a)

(b)

LISTING 44 Code example in PHÔS, showing the original code (a), and the bytecode after compilation (b).

The bytecode would normally be, as the name implies, binary, however here it is shown in a textual format for clarity.

5.5.e PARTIAL EVALUATION



DEFINITION: **Partial evaluation** is a technique for specializing a program with respect to some of its arguments. The result is a new program that only requires the remaining arguments to run. The new program is generally smaller.

Adapted from [99]

It has been shown that the VM executes bytecode, however, one may wonder how the VM handles tunable values. The answer is that the VM will use *partial evaluation*. Meaning that the VM will collect the code impacted by the tunable values, and will try and evaluate as much of the code as possible, while leaving the code it cannot evaluate as is. This means that the VM will produce a new program that performs the same functionality as the user's original program, but specialized based on the static inputs, needing only the tunable values as inputs for it to be complete.

Additionally, it will still analyze the intrinsic operations – impacted by tunability – that are present within the user's design, and collect them separately such that they can still be synthesized. These operations, also depend on tunable values, but using the constraints on those tunable values, if any, the compiler will still be capable, in most cases, of synthesizing them into a photonic mesh. This will allow the VM to produce a special subtree of the signal flow tree, that represents tunable sections, along with their intrinsic operations and constraints, but requiring tunable values for finalization.

TUNABILITY FAILURES In some cases, if tunable values are not sufficiently constrained, the synthesis of these components may fail. In such cases, the user will be invited to provide more constraints, such that the synthesizer can produce the photonic mesh for the given intrinsic operation. If however, the user were not to be able to provide these additional constraint, they would need to rework their design to either avoid the use of broad range tunable values, or to be able to provide the additional constraints. Therefore, one may understand tunable values as a tool to help the user tune their photonic circuit, but not as a tool for broad range reconfiguration.

BROAD-RANGE RECONFIGURATION As previously mentioned, if tunability has failed, the user must be able to constrain their tunability values more, in some cases, this may prove difficult. However, PHOS also provides the ability of creating reconfigurability regions, which are regions of the photonic circuit that can be reconfigured. The way in which the user may be able to constrain their tunable values, is by using reconfigurability regions. If they can partially constrain their tunable values, such that it can be used for reconfigurability, in addition to tunability, then the synthesizer will be able to produce a photonic mesh for their design.

Looking at Listing 45, in (a), one can see a circuit that relies on broad-range reconfigurability if parameter `gain` is not constrained, and the platform only supports a short gain in the range [0dB.. 5dB], or a long gain in the range]5dB, 10dB], the synthesizer will fail to make the circuit. However, if the user were to constrain the `gain` in the range supported by the platform then match on the gain to create either a `short_gain` section or a `long_gain` section, the code would be synthesizable, this second case is shown in (b).

However, when looking at this code (b), one might think that it is much longer than the original code (a), however, most of this complexity would actually be contained within the standard library, and the user would only need to add the `range` constraint on their gain to match their platform's capabilities.

```
1 syn my_module(  
2     input: signal,  
3     the_gain: Gain  
4 ) -> signal {  
5     input |> gain(the_gain)  
6 }
```

```
1 syn my_module(  
2     input: signal,  
3     @range(0 dB ..= 10 dB)  
4     the_gain: Gain  
5 ) -> signal {  
6     match the_gain {  
7         0 dB..=5 dB => input  
8             |> short_gain(the_gain),  
9         5 dB..=10 dB => input  
10            |> long_gain(the_gain),  
11     }  
12 }
```

(a)

(b)

LISTING 45 | Code example in PHOS, showing the original unsynthesizable code (a), and the fixed code (b)

5.6 SYNTHESIS

Now that the first two steps in the overall synthesis of a PHOS design, namely compilation and evaluation, have been explained, the last step is to synthesize the design. This step is likely to be the most complex, and a lot of work is still needed both at the design stage, and at the algorithm stage. However, the goal of this section is to explain the general idea behind the synthesis of a PHOS design. Therefore, this section can be assumed to be less precise and formal than previous ones, focusing more on overall ideas and concepts, rather than on specific details.

The core goal of the synthesis stage, is to take the signal flow tree produced by the VM and turn it into two things: the user HAL that the user can use to interact with their design, and the binary programming files used by the actual hardware. These two goals are very different, and by far the simplest is the generation of the user HAL. The generation of the binary programming files, require processing all of the constraints and all of the intrinsics into gate descriptions, followed by placing them on the chip and routing between them. This is a problem that is already incredibly difficult for traditional FPGAs to solve, but it exacerbated by, both the two modes that can be supported in waveguides, but also by the recirculating hexagonal nature of the mesh. Therefore, synthesis of a PHOS design is incredibly difficult and computationally expensive, and is still an active area of research.

Among the ongoing work that has been happening, including at the PRG, the modelling of the circuit meshes in a graph structure has been done [100]. In Figure 18, one can see the graph representation of a single photonic gate, as well as a junction in an hexagonal photonic mesh, and in Figure A.3, one can see a set of gates in a mesh. In their work, Xiangfeng Chen, et al. show that by incorporating relevant metrics in the mesh edges, they can achieve efficient routing in a photonic mesh. This is a very promising result, and can be used as the basis for future research. Indeed, research is already ongoing at Ghent University to further this routing, however they are not yet at the point of incorporating more complex photonic components inside of the mesh [101]. Other work has implemented automatic realization of circuits on photonic meshes, which is closer to what is needed for synthesis, but it is still incomplete [102].




FIGURE 18 | Graph representation of a single photonic gate (a), and of a complete junction in a photonic mesh (b). Based on the work of Xiangfeng Chen, et al. [100]. (b) is composed of three unit cells shown in (a), showing the direction that light is travelling in, and all of the possible connections.

5.6.a FROM INTRINSIC OPERATIONS TO GATES

The first step in synthesizing the circuit, is determining for each intrinsic operation being done in the circuit, what gates are required to implement it. Some intrinsics have one-to-one mapping with photonic gates, such as phase shifters, splitters, and couplers, for these tasks should be relatively easy. However, other intrinsic operations, such as modulators, detectors, sources are not part of the mesh and are, in fact, components placed on the edges of the mesh. Finally, other intrinsic operations are actually compounded operations, that can result in more than one photonic gate. This means that each type of intrinsic operation, will need to be decomposed into their component photonic gates. Some of them, such as edge devices, do not need to become a specific gate, rather they need to be assigned a location, such that they can be routed to during place-and-route.

FILTER SYNTHESIS Filters are purposefully made into their own intrinsic operation despite being compound components. As was explained in Section 4.3, filters may be optimized based on the platform, for example, some platforms may even have built-in tunable filters placed on the edge. Therefore, the platform is responsible for the synthesis of the filters. As the synthesizer is provided with the input wavelength constraint, and the expected wavelength response, whether it be a bandpass filter, or any other filter, it should be able to synthesize the filter into its component gates. In some cases, it is possible that filter synthesis might fail, in such cases, the synthesizer should produce an error for the user.

TUNABILITY At this point, some components may depend on tunable values, nonetheless, the synthesis tool must be capable of handling tunable components. Meaning that it must understand that components are tunable within a certain range, indicated with constraints, and still produce the appropriate gates. This task should generally be relatively similar to regular intrinsic-to-gate translation, assuming that the parts of the standard library implemented for the platform were done correctly. Indeed, the task of separating widely tunable values into smaller tunable ranges, is in parts, the task of the designer, in other parts, the task of the standard library as it is implemented by the chip designer. This means that, at this point in the synthesis pipeline, all tunable intrinsic operations should be synthesizable. If they are not, then the platform support package would be to blame, since it would mean that its implementation of the standard library is invalid.

5.6.b PLACE-AND-ROUTE

As was previously discussed, there are currently no algorithms that can place and route all of the components that can be present in a mesh. Since PHOS provides the constraints on each signals to the place-and-route engine, it is expected that it will utilize those constraints to improve its placement and routing. Furthermore, the place-and-route algorithm will be provided by optimization targets by the user, these targets should be an indication of what matters most for the user: the area that a given circuit occupies, the power consumed by the circuit, or the optical losses in the circuits. Additionally, in some cases, the user may want to create their own metric for further customization. Finally, despite there being no place-and-route algorithm, there are a number of routing algorithms that are being developed, including at Ghent University, which are showing promising results [103]. Once routing has been improved, these algorithms may be able to be included in place-and-route implementations.

5.6.c HARDWARE ABSTRACTION LIBRARY

Another task of the synthesizer is to generate the user HAL. To do this, it will use pre-made routine, that have yet to be designed, coupled with the platform support package, which will provide information with regards to interconnecting the generated, high-level user HAL and the low level core HAL provided by the chip designer. This task is expected to be relatively

simple, as it is mostly a matter of connecting the dots between the two HAL. Additionally, the user HAL would be generated in *Rust*, in a way that is compatible with FFI (*Foreign Function Interface*³) for interoperability with *C* and *C++*.



At this point, little is known about the exact way that the synthesizer will work, however, this section has hopefully provided pointers that may be used in future research for the implementation of this stage.

5.7 CONSTRAINT SOLVER AND PROVERS

In the previous sections, the mention of the constraint-solver and of the user of prover has been discussed extensively. However, the exact way in which these tools will be used has not been discussed. This section will attempt to provide a brief overview of the way that these tools will be used. First, the constraint solver will be discussed, followed by the prover.

5.7.a CONSTRAINT SOLVER

The constraint solver is a software that can, given a set of intrinsic operations and constraints, solve the state of a signal at any point in the signal chain. It does this in one of two modes: in frequency domain analysis, it will only look at a subset of relevant intrinsic, and compute the spectrum at each step of the signal chain. In time domain analysis, it will process complex amplitude signals modulated onto carrier wavelength, and at each time t , it will process the effect that each constraint has on the signal.

LIMITATIONS OF FREQUENCY DOMAIN ANALYSIS In frequency domain mode, the constraint solver must have the values of all tunable values set before it starts executing. This is because, for proper frequency domain analysis, the system must be time invariant, meaning that it must be in steady state. While it is possible, assuming slow varying tunable values, to perform frequency domain analysis, it is currently not planned, and the constraint solver is not yet designed with this in mind.

Co-SIMULATION Through the marshalling layers, which will be discussed in Section 5.8, the constraint solver will be able to communicate with user code, in order to co-simulate both the user's software, and the user's photonic design. This will allow the user to test their design programmatically rather than manually. This will also allow the user to simulate tunability and reconfigurability.

SIMULATING TUNABILITY The constraint-solver is capable of simulating tunability in the time domain, by updating the signal flow graph based on the tunable values, it can easily reflect any changes in the tunable values. This can be leverage, in combination with co-simulation, to test whether the user's feedback loops work as intended. All of the values that might still need to be computed, can be done using the VM, since the VM produces a partially evaluated bytecode, the constraint solver only needs to provide the VM with the values of the tunable values to obtain the signal flow graph.

5.7.b PROVER



DEFINITION: SMT problems are decision problems of logical formulas with respect to combinations of background theories. This means that it verifies whether mathematical formulas are satisfiable.

Adapted from [104].

³Foreign Function Interface: a way to call functions from other languages

Theorem provers like *Z3* are called SMT provers, they can be provided with set of theories and rules and verify whether they are satisfied [104]. Provers like *Z3* are especially well suited for program verification, which is the area of interest in this thesis. In the case of PHÔS, the prover is expected to be used for multiple areas: verifying constraint compatibility, verifying that tunable code respects constraints, verifying exhaustiveness of pattern matches, and determining which reconfigurability branches are reachable. In the following sections, each of these use cases will be discussed.



Note: The features discussed in this section are all complex, and while they may appear simple on the surface, translating them into SMTs is a complex task, and will require further research.

CONSTRAINT COMPATIBILITY A prover can relatively express, the mathematic relations between constraints, this means that a prover like *Z3* can be used to check whether two constraints are compatible with one another. This would be used as part of the compilation and evaluation processes.

TUNABLE CODE Tunable code is turned into a partially evaluated program, as discussed in Section 5.5.e, these programs can be fed into a prover, which can verify whether the program, irrespective of its inputs, respects the constraints that were provided to it. This would be used as part of the evaluation process.

EXHAUSTIVENESS As was discussed, when presented with constraints, it is very difficult for the compiler to verify exhaustiveness, however, a prover can be used to verify whether a pattern matching expression is exhaustive given a set of constraints. This would be used as part of the compilation process.

REACHABILITY The evaluation stage, when encountering tunability, may have more reconfigurability states that needed given the current constraints, just like with exhaustiveness checking, a prover can be used to verify whether branches are even reachable, if they are not, then they can safely be discarded, and the synthesizer will have less work to perform.

5.8 MARSHALLING LIBRARY

Now that all of the synthesis steps of the PHÔS programming language have been discussed, one must now focus on interoperating all of these components. As well as how PHÔS can leverage existing software. This section will discuss the marshalling library, which is the component that will be used to interconnect all of the elements of the PHÔS ecosystem.

WHAT'S IN A NAME? Marshalling is a term used in Computer Science to describe the transforming of representation of objects into formats suitable for transmission [105]. Indeed, in the case of PHÔS, the marshalling library will be used to move data around between the different step, but also be used to allow the user to configure each step in the synthesis chain to their requirements. In that way, it performs both the traditional marshalling role – that of assembling and arranging [106] – but also the Computer Science term of transforming and moving data. Therefore, the goal of the marshalling library is to facilitate moving the data around the different pieces of the PHÔS ecosystem in a programmatic way. Thinking back to the ecosystem analysis performed in Section 3, this is a replacement to the build tools and the compiler. Offering ways for the user to programmatically and dynamically configure the different steps of the synthesis chain.




FIGURE 19 Overview of the marshalling library, it shows all of the different components of the synthesis toolchain of PHOS, and how they are interconnected using the marshalling library. Additionally, it also shows the simulation stage, which would couple user simulation code with the simulator. Below the marshalling library are all of the common components that do not belong to one particular stage of the synthesis toolchain.

The color scheme used is the same as the one used in Figure 9: blue represents the responsibility of the chip designer, orange the responsibility of the ecosystem developer, green the responsibility of the user, and purple are external tools.

OVERVIEW In Figure 19, one can see the overview of the entire toolchain proposed in this thesis, it shows all of the different components that have been discussed so far, all interconnected using the marshalling library. It shows that all components are interconnected through this library, and that the marshalling library is the only component that is aware of all of the other components. Additionally, the marshalling library provides all of the data required by a given component to perform its task, this means that the user should easily be able to intercept the data, and modify it to their needs. This is the primary advantage of the marshalling library: providing an easy way of communicating, configuring, and tuning the synthesis process.

CHOICE OF LANGUAGE During the discussion on ecosystems, in Section 3, *Python* was shown to be a good candidate as a language to create libraries in, and as such, *Python* is a good candidate for writing the marshalling library in. As the marshalling library is not a performance critical section, nor expected to be particularly complex, it can be written in *Python* such that the user can easily script the synthesis toolchain, using a common academic language.

5.8.a EXAMPLE



The marshalling library does not exist yet, therefore this example is a mockup of what the final library may look like, and how it may be used.

Due to its length, the code of this example is shown in Annex E, where the PHOS code being simulated is shown in Listing A.1, the code to build the modulate into a programmable form is in Listing A.2, and the code to simulate the modulator is in Listing A.3. In this example, a simple PHOS circuit is being built, it consists of a splitter of which one of its outputs is modulated by a PRBS 12-bit sequence. In Figure 20, one can see the result of the simulation code, showing the modulate output in blue, and the unmodulated output in orange. One can see that the noise source is applied to both signals, but that the modulated signal is modulated by the PRBS sequence. Additionally, the circuit can be seen in Figure A.4, showing the generated mesh on a rather large chip, showing the ports, the modulator, and the splitter. On that figure, one can also see that the place-and-route engine may utilize the two modes of the waveguides to perform more efficient routing. In practice, when looking Figure A.4, one may notice that the losses experienced by the modulated signals, which should be significantly higher, are not modeled in the simulation shown.

SYNTHESIS One can see in Listing A.2, that the user starts by importing the marshalling library `phos` (line 2), and their device support package `prg_device` (line 5) – a fictitious device from the PRG. A device instant is then created from the `phos` library and the device support package (line 8). From this, the module can be loaded from its `phos` file. Moving on to the creation of the inputs and outputs (I/O) of the device (lines 14 – 17), the electrical input is created, with its device-specific identifier being 0. Then, each of the three optical ports are created, depending on whether they are used as inputs, outputs, their remaining port is discarded. Here as well, the device-specific ID is being used. The reason why device-specific IDs are being used is to assign the ports of the device to the logical ports of the module. Then, the module is instantiated, given a name, and all of its inputs and outputs are assigned. It can then finally be synthesized. In a real design, one would likely specify more parameters and more than one module, indeed, the marshalling library can be used to compose modules together, and to synthesize more than one module. In this example, the synthesis stage has only one parameter set, the optimization of the design set to area optimization. Finally, from the synthesized design, the user HAL and programming files can be generated.

SIMULATION This example shows that a PRBS sequence is generated in a *Numpy* array, it shows one of the core goals of the marshalling library: broad compatibility with the existing *Python* ecosystem. A simulator is then created from the device, a noise source and a laser source are created, from which the design can be simulated using the previously instantiated module. This runs the simulation, and the result can be plotted using libraries such as *Matplotlib*, giving the result seen in Figure 20.




FIGURE 20 Simulation results of the marshalling layer example, showing the output of the modulator, and the output directly from the splitter. The output of the modulator is the same as the output of the splitter, but with the PRBS sequence modulated onto it.



The marshalling library aims to provide an easy-to-use, productive interface for configuring, synthesizing, and simulating PHOS circuits. Through the use of a *Python API*, it makes it easy for people with relatively little programming knowledge to get started. Finally, its ability to reuse existing libraries from the *Python ecosystem* makes it easy to integrate into **existing workflows**.

6.

EXAMPLES OF PHOTONIC CIRCUIT PROGRAMMING

6.1 LATTICE FILTER

6.2 SPECTROMETER

6.3 BEAM FORMING

6.4 COHERENT TRANSCEIVER

6.5 FIBER SENSING

6.6 SWITCH MATRIX

6.7 ANALOG MATRIX MULTIPLICATION

7.

FUTURE WORK

7.1 IMPLEMENTATION

7.2 DEPENDENT TYPES & REFINEMENT TYPES

7.3 ADVANCED CONSTRAINT SOLVING & CONSTRAINT INFERENCE

7.4 IMPROVE SIMULATION USING AN ECS

7.5 CO-SIMULATION WITH DIGITAL ELECTRONIC

7.6 TOWARDS CO-SIMULATION WITH ANALOG ELECTRONIC

7.7 PLACE-AND-ROUTE

7.8 PROGRAMMING OF GENERIC PHOTONIC CIRCUITS

7.9 VIRTUAL MACHINE IMPROVEMENTS

7.10 WEBASSEMBLY AND PHOS: DISTRIBUTION AND PORTABILITY

7.11 LANGUAGE IMPROVEMENTS

7.11.a BITFLAGS

7.11.b ERROR HANDLING

7.11.c GENERICS

7.11.d TRIGGERS AND CLOCKS

7.11.e MACROS, REFLECTION AND META PROGRAMMING

7.11.f TRAITS AND TYPE CLASSES

7.11.g DEPENDENT TYPES AND REFINEMENT TYPES

7.11.h ALGEBRAIC EFFECTS

7.11.i INCREMENTAL COMPILATION

7.12 PHOS FOR GENERIC CIRCUIT DESIGN

8.

CONCLUSION

In this thesis, a new approach for the description and subsequent programming of photonic processors was shown, that combines an easy to use programming language, with powerful new features, such as constraints, reconfigurability through branching, and tunability. Together, these features create a modern, flexible, and novel hardware description language, that is able to describe a wide range of photonic circuits, and can be used for both the development of circuits for photonic processors, as well as the development of standalone photonic circuits.

This design was created after a thorough analysis of existing programming languages, and paradigms was performed, shedding light on the strengths, weaknesses, and applicability of each of the languages. The analysis showed that modern languages, with fully-featured first party ecosystems are good candidates for the development of a new language, and the implementation of libraries, but that, overall, a new hardware description language was needed. This new language called PHOS is the results of months of research and development, and is the first hardware description language to combine aspects of modern programming languages, with unique features designed specifically for photonic processors.

Through the analysis of relevant, real-world examples, this thesis has shown that PHOS is a powerful language, that is appropriate and useful for the development of photonic circuits. The examples have shown that PHOS is able to concisely describe complex circuits, their constraints, and functionality, while still being easy to read and understand. Additionally, it was demonstrated that the constraint-solver, used for simulations, is despite its early stage, already usable to create meaningful results, and that the simulation of photonic circuits can be done quickly, and efficiently.

PHOS has also been shown to be designed in such a way that it can be created by a relatively small team, by reusing existing algorithms and libraries that are available in both the *Rust* and *Python* ecosystems. This makes PHOS an ideal candidate for future development of photonic circuit programming, as it is easy to expand, easy to modify, and easy to maintain.

Finally, the design of the PHOS language has shed light into new areas of research into which photonic circuit programming can be expanded, including the development of a new, more powerful constraint solver, the use of state of the art type systems for improved correctness, and the ability to use the language for the development of standalone photonic circuits.

BIBLIOGRAPHY

- [1] e. a. Rosetta Code, "Sieve of eratosthenes," Rosetta Code. https://rosettacode.org/wiki/Sieve_of_Eratosthenes (accessed: May 21, 2023).
- [2] A. Mohamed, "N-bit adder in VHDL." <https://ahmedmohamed45am.wixsite.com/fpgagate/single-post/2018/02/02/n-bit-adder-in-vhdl> (accessed: Jun. 3, 2023).
- [3] W. Bogaerts, D. Pérez, et al., "Programmable photonic circuits," *Nature*, vol. 586, no. 7828, pp. 207–216, Oct. 2020, doi: 10.1038/s41586-020-2764-0. Accessed: Mar. 10, 2023. [Online]. Available: <https://www.nature.com/articles/s41586-020-2764-0>
- [4] R. L. Geiger, P. E. Allen, and N. R. Stader, "VLSI design techniques for analog and digital circuits," 1990. [Online]. Available: https://www.researchgate.net/profile/Arturo-Salz-2/publication/4218954_IRSIM_an_incremental_MOS_switch-level_simulator/links/54909e260cf214269f27c7eb/IRSIM-an-incremental-MOS-switch-level-simulator.pdf
- [5] "Imperative programming: Overview of the oldest programming paradigm," 2020. Accessed: Mar. 27, 2023. [Online]. Available: <https://www.ionos.com/digitalguide/websites/web-development/imperative-programming/>
- [6] W. Bogaerts, and L. Chrostowski, "Silicon Photonics Circuit Design: Methods, Tools and Challenges," *Laser & Photon. Reviews*, vol. 12, no. 4, p. 1700237, Apr. 2018, doi: 10.1002/lpor.201700237. Accessed: Mar. 27, 2023. [Online]. Available: <https://onlinelibrary.wiley.com/doi/10.1002/lpor.201700237>
- [7] E. Alerstam, T. Svensson, and S. Andersson-Engels, "Parallel computing with graphics processing units for high-speed Monte Carlo simulation of photon migration," *J. Biomed. Opt.*, vol. 13, no. 6, p. 60504, 2008, doi: 10.1117/1.3041496. Accessed: Mar. 27, 2023. [Online]. Available: <http://biomedicaloptics.spiedigitallibrary.org/article.aspx?doi=10.1117/1.3041496>
- [8] Y. Ye, T. Ullrick, W. Bogaerts, T. Dhaene, and D. Spina, "SPICE-Compatible Equivalent Circuit Models for Accurate Time-Domain Simulations of Passive Photonic Integrated Circuits," *J. Lightw. Technol.*, vol. 40, no. 24, pp. 7856–7868, Dec. 2022, doi: 10.1109/JLT.2022.3206818. Accessed: Mar. 10, 2023. [Online]. Available: <https://ieeexplore.ieee.org/document/9893343/>
- [9] W. Bogaerts, and A. Rahim, "Programmable Photonics: An Opportunity for an Accessible Large-Volume PIC Ecosystem," *IEEE J. Sel. Topics Quantum Electronics*, vol. 26, no. 5, pp. 1–17, Sep. 2020, doi: 10.1109/JSTQE.2020.2982980. Accessed: Mar. 10, 2023. [Online]. Available: <https://ieeexplore.ieee.org/document/9049105/>
- [10] D. Marpaung, J. Yao, and J. Capmany, "Integrated microwave photonics," *Nature Photon.*, vol. 13, no. 2, pp. 80–90, Feb. 2019, doi: 10.1038/s41566-018-0310-5. Accessed: Mar. 10, 2023. [Online]. Available: <https://www.nature.com/articles/s41566-018-0310-5>
- [11] C. Sorace-Agaskar, J. Leu, M. R. Watts, and V. Stojanovic, "Electro-optical co-simulation for integrated CMOS photonic circuits with VerilogA," *Opt. Electron.*, vol. 23, no. 21, p. 27180, Oct. 2015, doi: 10.1364/OE.23.027180. Accessed: Mar. 27, 2023. [Online]. Available: <https://opg.optica.org/abstract.cfm?URL=oe-23-21-27180>
- [12] A. M. Smith, J. Mayo, et al., "Digital/analog cosimulation using cocotb and xycce.", 2018, doi: 10.2172/1488489. [Online]. Available: <https://www.osti.gov/biblio/1488489>

- [13] D. Pérez-López, A. López, P. DasMahapatra, and J. Capmany, "Multipurpose self-configuration of programmable photonic circuits," *Nature Commun.*, vol. 11, no. 1, p. 6359, Dec. 2020, doi: 10.1038/s41467-020-19608-w. Accessed: Mar. 10, 2023. [Online]. Available: <https://www.nature.com/articles/s41467-020-19608-w>
- [14] J. Capmany, I. Gasulla, and D. Pérez, "The programmable processor," *Nature Photon.*, vol. 10, no. 1, pp. 6–8, Jan. 2016, doi: 10.1038/nphoton.2015.254. Accessed: Mar. 10, 2023. [Online]. Available: <http://www.nature.com/articles/nphoton.2015.254>
- [15] D. Perez, I. Gasulla, and J. Capmany, "Programmable Multifunctional Photonics ICs," arXiv, 2019. Accessed: Mar. 28, 2023. [Online]. Available: <http://arxiv.org/abs/1903.04602>
- [16] G. T. Reed, G. Mashanovich, F. Y. Gardes, and D. J. Thomson, "Silicon optical modulators," *Nature Photon.*, vol. 4, no. 8, pp. 518–526, Aug. 2010, doi: 10.1038/nphoton.2010.179. Accessed: Jun. 15, 2023. [Online]. Available: <https://www.nature.com/articles/nphoton.2010.179>
- [17] A. Ghatak, and K. Thyagarajan, *Introduction to Fiber Optics*, Cambridge: Cambridge University Press, 1998. Accessed: Mar. 28, 2023. [Online]. Available: <http://ebooks.cambridge.org/ref/id/CBO9781139174770>
- [18] C. Demirkiran, F. Eris, et al., "An Electro-Photonic System for Accelerating Deep Neural Networks," 2021, doi: 10.48550/ARXIV.2109.01126. Accessed: Jun. 15, 2023. [Online]. Available: <https://arxiv.org/abs/2109.01126>
- [19] D. Pérez-López, A. Gutiérrez, and J. Capmany, "Silicon nitride programmable photonic processor with folded heaters," *Opt. Electron.*, vol. 29, no. 6, pp. 9043–9059, Mar. 2021, doi: 10.1364/OE.416053. Accessed: Jun. 15, 2023. [Online]. Available: <https://opg.optica.org/oe/abstract.cfm?uri=oe-29-6-9043>
- [20] M. G. Daher, S. A. Taya, et al., "Design of a nano-sensor for cancer cell detection based on a ternary photonic crystal with high sensitivity and low detection limit," *Chin. J. Phys.*, vol. 77, pp. 1168–1181, Jun. 2022, doi: 10.1016/j.cjph.2022.03.032. Accessed: Jun. 15, 2023. [Online]. Available: <https://www.sciencedirect.com/science/article/pii/S0577907322000880>
- [21] M. N. Trutzel, K. Wauer, et al., "Smart sensing of aviation structures with fiber optic Bragg grating sensors," in *Smart Structures Materials 2000: Sensory Phenomena Meas. Instrum. Smart Structures Materials*, vol. 3986, Jun. 2000, pp. 134–143, doi: 10.1117/12.388099. Accessed: Jun. 15, 2023. [Online]. Available: <https://www.spiedigitallibrary.org/conference-proceedings-of-spie/3986/0000/Smart-sensing-of-aviation-structures-with-fiber-optic-Bragg-grating/10.1117/12.388099.full>
- [22] I. Ashry, Y. Mao, et al., "A Review of Distributed Fiber-Optic Sensing in the Oil and Gas Industry," *J. Lightw. Technol.*, vol. 40, no. 5, pp. 1407–1431, Mar. 2022, doi: 10.1109/JLT.2021.3135653. Accessed: Jun. 15, 2023. [Online]. Available: <https://ieeexplore.ieee.org/document/9652039/>
- [23] W. contributors, "Netlist," Wikimedia Foundation. <https://en.wiktionary.org/wiki/netlist> (accessed: Jun. 15, 2023).
- [24] Y. Xing, M. U. Khan, A. Ribeiro, and W. Bogaerts, "Behavior Model for Directional Coupler," in *Proc. Symp. IEEE Photon. Soc. Benelux*, Delft, The Netherlands, Jan. 2017.
- [25] L. Cardelli, and P. Wegner, "On understanding types, data abstraction, and polymorphism," *ACM Comput. Surveys*, vol. 17, no. 4, pp. 471–523, Dec. 1985, doi: 10.1145/6041.6042. Accessed: May 22, 2023. [Online]. Available: <https://dl.acm.org/doi/10.1145/6041.6042>
- [26] G. Dot, A. Martinez, and A. Gonzalez, "Analysis and Optimization of Engines for Dynamically Typed Languages," in *2015 27th Int. Symp. Comput. Architecture High Perform. Comput. (SBAC-Pad)*, Florianopolis, Brazil, Oct. 2015, pp. 41–

- 48, doi: 10.1109/SBAC-PAD.2015.20. Accessed: May 22, 2023. [Online]. Available: <http://ieeexplore.ieee.org/document/7379832/>
- [27] R. Milner, "A theory of type polymorphism in programming," *J. Comput. System Sciences*, vol. 17, no. 3, pp. 348–375, Dec. 1978, doi: 10.1016/0022-0000(78)90014-4. Accessed: May 22, 2023. [Online]. Available: <https://linkinghub.elsevier.com/retrieve/pii/0022000078900144>
- [28] Rust Compiler Development Guide. <https://rustc-dev-guide.rust-lang.org/> (accessed: May 16, 2023).
- [29] ANSYS, "Lumerical photonic verilog-a platform." Accessed: May 20, 2023. [Online]. Available: <https://www.ansys.com/products/photonics/verilog-a>
- [30] D. M. Jones, "Forms of language specification," 2007. Accessed: May 16, 2023. [Online]. Available: <http://www.knosof.co.uk/vulnerabilities/langconform.pdf>
- [31] K. S. Chacko, "Case study on universal verification methodology(uvm) systemc testbench for rtl verification," 2019.
- [32] The Rust Reference. <https://doc.rust-lang.org/nightly/reference/> (accessed: May 16, 2023).
- [33] A. V. Aho, M. S. Lam, R. Sethi, and J. D. Ullman, "Compilers: principles techniques and tools. 2007," *Google Scholar Google Scholar Digit. Library Digit. Library*, 2006.
- [34] B. A. Becker, P. Denny, et al., "Compiler Error Messages Considered Unhelpful: The Landscape of Text-Based Programming Error Message Research," in *Proc. Work. Group Reports Innov. Technol. Comput. Sci. Educ.*, Aberdeen Scotland Uk, Dec. 2019, pp. 177–210, doi: 10.1145/3344429.3372508. Accessed: May 16, 2023. [Online]. Available: <https://dl.acm.org/doi/10.1145/3344429.3372508>
- [35] e. a. Clang, "Clang internals manual," Clang. <https://clang.llvm.org/docs/InternalsManual.html> (accessed: May 21, 2023).
- [36] R. Czerwinski, and D. Kania, *Finite State Machine Logic Synthesis for Complex Programmable Logic Devices*, vol. 231, Springer Science & Business Media, 2013.
- [37] S. Szczesny, "HDL-Based Synthesis System with Debugger for Current-Mode FPAAs," *IEEE Trans. Computer-Aided Des. Integr. Circuits Syst.*, p. 1, 2017, doi: 10.1109/TCAD.2017.2740295. Accessed: May 17, 2023. [Online]. Available: <http://ieeexplore.ieee.org/document/8010823/>
- [38] M. C. Felgueiras, G. R. Alves, and J. M. M. Ferreira, "A built-in debugger for 1149.4 circuits," 2007.
- [39] V. Motel, "Simulation and debug of mixed signal virtual platforms for hardware-software co-development," 2014.
- [40] F. documentation project mailing list, "Style(9)," in *Freebsd Kernel Developer's Manual*, FreeBSD Kernel Developer's Manual. <https://man.freebsd.org/cgi/man.cgi?query=style&sektion=9> (accessed: May 17, 2023).
- [41] R. S. et Al., "5.1 formatting your source code," in *GNU Coding Standards*, GNU Coding Standards. <https://www.gnu.org/prep/standards/standards.html#Formatting> (accessed: May 17, 2023).
- [42] M. A. Nono, "What's the difference between code linters and formatters?," 2022. Accessed: May 20, 2023. [Online]. Available: <https://nono.ma/linter-vs-formatter>
- [43] P. Wadler, and J. Kilmer, "A prettier printer," 2002. Accessed: May 17, 2023. [Online]. Available: <https://homepages.inf.ed.ac.uk/wadler/papers/pretty/pretty.pdf>
- [44] R. Clippy, "Clippy lints," GNU Project. <https://rust-lang.github.io/rust-clippy/master/index.html> (accessed: May 17, 2023).

- [45] e. a. G. Ann Campbell, "Cognitive Complexity - a new way of measuring understandability." [Online]. Available: <https://www.sonarsource.com/docs/CognitiveComplexity.pdf>
- [46] e. a. PCMag, "Source code editor," PCMag. <https://www.pcmag.com/encyclopedia/term/source-code-editor> (accessed: May 21, 2023).
- [47] S. Overflow, "Stack overflow developer survey 2022." <https://survey.stackoverflow.co/2022> (accessed: May 18, 2023).
- [48] J. Kjær Rask, F. Palludan Madsen, N. Battle, H. Daniel Macedo, and P. Gorm Larsen, "The Specification Language Server Protocol: A Proposal for Standardised LSP Extensions," *Electronic Proc. Theor. Comput. Sci.*, vol. 338, pp. 3–18, Aug. 2021, doi: 10.4204/EPTCS.338.3. Accessed: May 18, 2023. [Online]. Available: <http://arxiv.org/abs/2108.02961v1>
- [49] e. a. PCMag, "Unit test," PCMag. <https://www.pcmag.com/encyclopedia/term/unit-test> (accessed: May 21, 2023).
- [50] e. a. PCMag, "Simulation," PCMag. <https://www.pcmag.com/encyclopedia/term/simulation> (accessed: May 21, 2023).
- [51] J. E. McDonough, "Test-driven development," *Automated Unit Testing Abap*, 2021.
- [52] M. Ivanković, G. Petrović, R. Just, and G. Fraser, "Code coverage at Google," in *Proc. 2019 27th ACM Joint Meeting Eur. Softw. Eng. Conf. Symp. Foundations Softw. Eng.*, Tallinn Estonia, Aug. 2019, pp. 955–963, doi: 10.1145/3338906.3340459. Accessed: May 18, 2023. [Online]. Available: <https://dl.acm.org/doi/10.1145/3338906.3340459>
- [53] e. a. Florin Lipan, "Mockito." <https://github.com/lipanski/mockito> (accessed: May 18, 2023).
- [54] e. a. Aptitude, "What is a package manager?," Aptitude. <http://aptitude.alioth.debian.org/doc/en/pr01s02.html> (accessed: May 21, 2023).
- [55] P. Lam, J. Dietrich, and D. J. Pearce, "Putting the semantics into semantic versioning," in *Proc. 2020 ACM SIGPLAN Int. Symp. New Ideas, New Paradigms, Reflections Program. Softw.*, Virtual USA, Nov. 2020, pp. 157–179, doi: 10.1145/3426428.3426922. Accessed: May 18, 2023. [Online]. Available: <https://dl.acm.org/doi/10.1145/3426428.3426922>
- [56] Sai Zhang, Cheng Zhang, and M. D. Ernst, "Automated documentation inference to explain failed tests," in *2011 26th IEEE/ACM Int. Conf. Automated Softw. Eng. (ASE 2011)*, Lawrence, KS, USA, Nov. 2011, pp. 63–72, doi: 10.1109/ASE.2011.6100145. Accessed: May 30, 2023. [Online]. Available: <http://ieeexplore.ieee.org/document/6100145/>
- [57] t. e. ISO/IEC JTC 1/SC 22 Programming languages , and system software interfaces, "Information technology — programming languages — c," International Organization for Standardization, Geneva, CH, Jun. 2018, vol. 520.
- [58] P. S. Foundation, "The Python Language Reference." <https://docs.python.org/3/reference/> (accessed: May 21, 2023).
- [59] "Verilog-ams language reference manual," Accellera Systems Initiative, Elk Grove, CA 95758, USA, Jun. 2014.
- [60] "IEEE Standard for VHDL Language Reference Manual," IEEE. Accessed: Mar. 10, 2023. [Online]. Available: <https://ieeexplore.ieee.org/document/8938196/>
- [61] B. C. Schafer, and Z. Wang, "High-Level Synthesis Design Space Exploration: Past, Present, and Future," *IEEE Trans. Computer-Aided Des. Integr. Circuits Syst.*, vol. 39, no. 10, pp. 2628–2639, Oct. 2020, doi: 10.1109/TCAD.2019.2943570. Accessed: May 19, 2023. [Online]. Available: <https://ieeexplore.ieee.org/document/8847448/>
- [62] A. Mccaskey, T. Nguyen, et al., "Extending C++ for Heterogeneous Quantum-Classical Computing," *ACM Trans. Quantum Comput.*, vol. 2, no. 2, pp. 1–36, Jun. 2021, doi: 10.1145/3462670. Accessed: May 19, 2023. [Online]. Available: <https://dl.acm.org/doi/10.1145/3462670>

- [63] N. Tietz, "Why rust's learning curve seems harsh, and ideas to reduce it." <https://ntietz.com/blog/rust-resources-learning-curve/> (accessed: May 20, 2023).
- [64] T. Rohner, "Why is python good for research? benefits of the programming language," netguru. <https://www.netguru.com/blog/python-research> (accessed: May 20, 2023).
- [65] J. Villar, J. Juan, et al., "Python as a hardware description language: A case study," in *2011 VII Southern Conf. Programmable Log. (Spl)*, Cordoba, Argentina, Apr. 2011, pp. 117–122, doi: 10.1109/SPL.2011.5782635. Accessed: May 19, 2023. [Online]. Available: <http://ieeexplore.ieee.org/document/5782635/>
- [66] e. a. Jan Decaluwe, "Myhdl." Accessed: May 20, 2023. [Online]. Available: <http://www.myhdl.org/>
- [67] D. M. Ritchie, "The development of the C language," *ACM SIGPLAN Notices*, vol. 28, no. 3, pp. 201–208, Mar. 1993, doi: 10.1145/155360.155580. Accessed: May 21, 2023. [Online]. Available: <https://dl.acm.org/doi/10.1145/155360.155580>
- [68] G. Rossum, "Python for unix/c programmers copyright 1993 guido van rossum 1," in *Proc. NLUUG Najaarsconferentie*, 1993.
- [69] R. Levick, and S. Fernandez, "We need a safer systems programming language," *Microsoft Secur. Response Center*, Jul. 2019. Accessed: May 21, 2023. [Online]. Available: <https://msrc.microsoft.com/blog/2019/07/we-need-a-safer-systems-programming-language/>
- [70] W. Meeus, K. Van Beeck, T. Goedemé, J. Meel, and D. Stroobandt, "An overview of today's high-level synthesis tools," *Des. Automat. Embedded Syst.*, vol. 16, no. 3, pp. 31–51, Sep. 2012, doi: 10.1007/s10617-012-9096-8. Accessed: May 24, 2023. [Online]. Available: <http://link.springer.com/10.1007/s10617-012-9096-8>
- [71] H. Ye, C. Hao, et al., "ScaleHLS: A New Scalable High-Level Synthesis Framework on Multi-Level Intermediate Representation," in *2022 IEEE Int. Symp. High-Performance Comput. Architecture (HPCA)*, Seoul, Korea, Republic of, Apr. 2022, pp. 741–755, doi: 10.1109/HPCA53966.2022.00060. Accessed: May 24, 2023. [Online]. Available: <https://ieeexplore.ieee.org/document/9773203/>
- [72] S. Lahti, P. Sjovall, J. Vanne, and T. D. Hamalainen, "Are We There Yet? A Study on the State of High-Level Synthesis," *IEEE Trans. Computer-Aided Des. Integr. Circuits Syst.*, vol. 38, no. 5, pp. 898–911, May 2019, doi: 10.1109/TCAD.2018.2834439. Accessed: May 24, 2023. [Online]. Available: <https://ieeexplore.ieee.org/document/8356004/>
- [73] H. Shahzad, A. Sanaullah, et al., "Reinforcement Learning Strategies for Compiler Optimization in High level Synthesis," in *2022 IEEE/ACM Eighth Workshop LLVM Compiler Infrastructure HPC (LLVM-Hpc)*, Dallas, TX, USA, Nov. 2022, pp. 13–22, doi: 10.1109/LLVM-HPC56686.2022.00007. Accessed: May 24, 2023. [Online]. Available: <https://ieeexplore.ieee.org/document/10027131/>
- [74] T. Darwish, and M. Bayoumi, "Trends in Low-Power VLSI Design," in *Elect. Eng. Handbook*, Elsevier, pp. 263–280. Accessed: Jun. 8, 2023. [Online]. Available: <https://linkinghub.elsevier.com/retrieve/pii/B9780121709600500220>
- [75] D. Huang, and H. Wu, "Virtualization," in *Mobile Cloud Comput.*, Elsevier, pp. 31–64. Accessed: Jun. 4, 2023. [Online]. Available: <https://linkinghub.elsevier.com/retrieve/pii/B978012809641300003X>
- [76] L. De Moura, and N. Bjørner, "Z3: An Efficient SMT Solver," in *Tools Algorithms Construction Anal. Syst.*, D. Hutchison, T. Kanade, et al., Eds., vol. 4963, Berlin, Heidelberg: Springer Berlin Heidelberg, pp. 337–340. Accessed: Jun. 9, 2023. [Online]. Available: http://link.springer.com/10.1007/978-3-540-78800-3_24

- [77] T. Freeman, and F. Pfenning, "Refinement types for ML," *ACM SIGPLAN Notices*, vol. 26, no. 6, pp. 268–277, Jun. 1991, doi: 10.1145/113446.113468. Accessed: Jun. 9, 2023. [Online]. Available: <https://dl.acm.org/doi/10.1145/113446.113468>
- [78] T. Mailund, *Functional Programming in R*, Berkeley, CA: Apress, 2017. Accessed: Jun. 10, 2023. [Online]. Available: <http://link.springer.com/10.1007/978-1-4842-2746-6>
- [79] HaskellWiki, "State Monad." https://wiki.haskell.org/State_Monad (accessed: Jun. 10, 2023).
- [80] The Unicode Consortium, "The Unicode Standard, Version 10.0," The Unicode Consortium, 2017. Accessed: Jun. 7, 2023. [Online]. Available: <https://www.unicode.org/versions/Unicode10.0.0/>
- [81] "IEEE Standard for Binary Floating-Point Arithmetic," IEEE. Accessed: Jun. 7, 2023. [Online]. Available: <http://ieeexplore.ieee.org/document/30711/>
- [82] HaskellWiki, "Algebraic data type." https://wiki.haskell.org/Algebraic_data_type (accessed: Jun. 7, 2023).
- [83] F. O.-L. D. of Computing, "Aggregate type." <https://foldoc.org/aggregate> (accessed: Jun. 7, 2023).
- [84] B. O'Sullivan, J. Goerzen, and D. B. Stewart, *Real World Haskell: Code You Can Believe In*, 1. ed., [nachdr.], Beijing: O'Reilly, 2010.
- [85] S. Peyton Jones, "How to make a fast curry: push/enter vs eval/apply," in *Int. Conf. Functional Program.*, Sep. 2004, pp. 4–15. [Online]. Available: <https://www.microsoft.com/en-us/research/publication/make-fast-curry-pushenter-vs-evalapply/>
- [86] O. D. University, "CS390: Turing Completeness," 2023. Accessed: Jun. 7, 2023. [Online]. Available: <https://www.cs.odu.edu/~zeil/cs390/latest/Public/turing-complete/index.html>
- [87] J. Rose, "OpenJDK Wiki HotSpot." <https://wiki.openjdk.org/display/HotSpot> (accessed: Jun. 11, 2023).
- [88] R. Nystrom, *Crafting Interpreters*, Pacific Grove: Smashwords Edition, 2021.
- [89] M. Hirsch, "Logos: create ridiculously fast lexers."
- [90] crates.io, "Logos dependents." https://crates.io/crates/logos/reverse_dependencies (accessed: Jun. 10, 2023).
- [91] M. Johnson, and J. Zelenski, "CS143: Compilers - miscellaneous parsing," 2008. Accessed: Jun. 7, 2023. [Online]. Available: <https://suif.stanford.edu/dragonbook/lecture-notes/Stanford-CS143/12-Miscellaneous-Parsing.pdf>
- [92] e. a. Barreto Joshua, "Chumsky: A Rust Parser Combinator Library." <https://github.com/zesterer/chumsky> (accessed: Jun. 10, 2023).
- [93] R. Hindley, "The Principal Type-Scheme of an Object in Combinatory Logic," *Trans. Amer. Math. Soc.*, vol. 146, p. 29, Dec. 1969, doi: 10.2307/1995158. Accessed: Jun. 11, 2023. [Online]. Available: <https://www.jstor.org/stable/1995158?origin=crossref>
- [94] G. Karachalias, T. Schrijvers, D. Vytiniotis, and S. P. Jones, "GADTs meet their match: pattern-matching warnings that account for GADTs, guards, and laziness," in *Proc. 20th ACM SIGPLAN Int. Conf. Functional Program.*, Vancouver BC Canada, Aug. 2015, pp. 424–436, doi: 10.1145/2784731.2784748. Accessed: Jun. 11, 2023. [Online]. Available: <https://dl.acm.org/doi/10.1145/2784731.2784748>
- [95] P. Kalvoda, and T. S. Kerckhove, "Structural and semantic pattern matching analysis in Haskell," 2019, doi: 10.48550/ARXIV.1909.04160. Accessed: Jun. 11, 2023. [Online]. Available: <https://arxiv.org/abs/1909.04160>

- [96] H. Xi, C. Chen, and G. Chen, "Guarded recursive datatype constructors," in *Proc. 30th ACM SIGPLAN-SIGACT Symp. Princ. Program. Languages*, New Orleans Louisiana USA, Jan. 2003, pp. 224–235, doi: 10.1145/604131.604150. Accessed: Jun. 11, 2023. [Online]. Available: <https://dl.acm.org/doi/10.1145/604131.604150>
- [97] T. Lindholm, F. Yellin, G. Bracha, A. Buckley, and D. Smith, "The Java® Virtual Machine Specification," Oracle Corporation, Feb. 8, 2019. Accessed: Jun. 11, 2023. [Online]. Available: <https://docs.oracle.com/javase/specs/jvms/se12/html/index.html>
- [98] T. H. Cormen, Ed., *Introduction to Algorithms*, 3rd ed, Cambridge, Mass: MIT Press, 2009.
- [99] N. D. Jones, C. K. Gomard, and P. Sestoft, *Partial Evaluation and Automatic Program Generation*, New York: Prentice Hall, 1993.
- [100] X. Chen, P. Stroobant, M. Pickavet, and W. Bogaerts, "Graph Representations for Programmable Photonic Circuits," *J. Lightw. Technol.*, vol. 38, no. 15, pp. 4009–4018, Aug. 2020, doi: 10.1109/JLT.2020.2984990. Accessed: Mar. 10, 2023. [Online]. Available: <https://ieeexplore.ieee.org/document/9056549/>
- [101] F. V. Kerchove, X. Chen, D. Colle, W. Bogaerts, and M. Pickavet, "Adapting Routing Algorithms to Programmable Photonic Circuits," in *2022 Eur. Conf. Opt. Communication (Ecoc)*, Sep. 2022, pp. 1–4.
- [102] Z. Gao, X. Chen, et al., "Automatic Realization of Light Processing Functions for Programmable Photonics," in *2022 IEEE Photon. Conf. (Ipc)*, Nov. 2022, pp. 1–2, doi: 10.1109/IPC53466.2022.9975757.
- [103] F. V. Kerchove, X. Chen, et al., "An Automated Router with Optical Resource Adaptation," *J. Lightw. Technol.*, pp. 1–13, 2023, doi: 10.1109/JLT.2023.3275385.
- [104] L. de Moura, N. Bjørner, L. Nechmans, and W. Christoph, "Programming Z3," Microsoft Research. <https://z3prover.github.io/papers/programmingz3.html#sec-solver-implementations> (accessed: Jun. 14, 2023).
- [105] Wikipedia, "Marshalling (computer science)," Wikipedia. [https://en.wikipedia.org/wiki/Marshalling_\(computer_science\)](https://en.wikipedia.org/wiki/Marshalling_(computer_science)) (accessed: Jun. 14, 2023).
- [106] C. Dictionary, "marshalling," Collins. <https://www.collinsdictionary.com/dictionary/english/marshalling> (accessed: Jun. 14, 2023).

ANNEX A: PHÔS: A FORMAL GRAMMAR

ANNEX B: AST DATA STRUCTURE: OVERVIEW




FIGURE A.1 | UML diagram of parts of the AST relevant for Section 5.4.c. It is incomplete since phos contains 120 data structures to fully represent the AST.

ANNEX C: BYTECODE EXECUTION




FIGURE A.2 | Execution diagram of the stack of Section 5.5.d, showing the stack before and after the execution of each of the bytecode instructions.

ANNEX D: GRAPH REPRESENTATION OF A MESH




FIGURE A.3 | Graph representation of a mesh, showing the direction that light is travelling in, and all of the possible connections. Based on the work of Xiangfeng Chen, et al. [100]. This visualization was created with the collaboration of Léo Masson, as mentioned in the acknowledgements.

ANNEX E: MARSHALLING LIBRARY EXAMPLE

```
1 syn main(input: optical, modulated: electrical) -> (optical, optical) {  
2     input |> split(0.5, 0.5)  
3         |> (modulator(modulated, type_: ModulationType::Amplitude), _)  
4 }
```

PHOS

LISTING A.1 | PHOS code performing splitting and modulation, used in Listing A.2.

```
1 # Import the marshalling library  
2 import phos as ph  
3  
4 # Import the platform support package  
5 import prg_device as prg  
6  
7 # Create the device with the specific support package  
8 device = ph.Device(prg.DeviceDescription())  
9  
10 # Try and load a module, this will compile the module  
11 module = device.load_module("module.phos")  
12  
13 # Create the I/O, each `io` calls returns an input and an output  
14 electrical = device.electrical_input(0)  
15 (input, _) = device.io(0)  
16 (_, output0) = device.io(1)  
17 (_, output1) = device.io(2)  
18  
19 # Instantiate the module, first passing in the inputs and parameters  
20 # and then the outputs. This run evaluation of the module.  
21 instance = module(input, electrical, name="Module Instance")  
22         .output(output0, output1)  
23  
24 # Build the design, this will run synthesis, with area optimization  
25 built = device.synthesize(instance, optimization="area")  
26  
27 # Create the user HAL in the `./iq_modulator` directory  
28 built.generate_hal("./iq_modulator")  
29 # Create the firmware in the `./iq_modulator.bin` file  
30 build.generate_firmware("./iq_modulator.bin")
```

Python

LISTING A.2 | Example of the marshalling library, showing the configuration of the different components of the synthesis toolchain.

```

1 # Import numpy
2 import numpy as np
3
4 # Import plotting library
5 import matplotlib.pyplot as plt
6
7 # We set the simulation parameters
8 dt = 1e-12
9 tstop = 1e-6
10 bitrate = 10e9
11 t = np.arange(0, tstop, dt)
12 bit_timing = 1 / bitrate
13
14 # generate a test PRBS sequence
15 prbs = gen_prbs(12, tstop / bit_timing, 0x17D)
16 prbs = np.array([1.0 if x else 0.0 for x in prbs])
17
18 # Create the simulator
19 simulator = device.simulator()
20
21 # Create the source with some noise
22 noise = simulator.noise_source(0, 0.01)
23 source = simulator.source(nm(1550), noise=noise)
24
25 # Simulate the module
26 (output0, output1) = simulator.simulate(module, t).with_input(source, prbs)
27
28 # Plot `output0` and `output1` with respect to `t`
29 plt.plot(t, output0)
30 plt.plot(t, output1)
31 plt.show()

```

Python

LISTING A.3 | Example of the marshalling library for simulation, showing the simulation of a module.

Legend:

- ◇ High-speed detector
- ▷ Optical I/O
- ◩ High-speed modulator
- ◻ Unconfigured gate
- ▢ Through gate
- ▢ Cross gate
- ▢ Coupler gate




FIGURE A.4 Layout of the circuit in the marshalling library example, showing the path that the light takes inside of the photonic processor, as well as the state of each photonic gate. It also shows the path of the modulated light in red, and highlight the splitter.

ANNEX F: TEST