- π§ Iβm interested in Digital and Analog/Mixed Signal VLSI Design, Embedded Systems.
- π Iβm currently learning Computer Vision Applications and Machine Learning
- π΅πΌββ Providing an efficient solution for the automated monitoring of autistic and elderly individuals through https://www.autobuddys.in/
- ποΈ Developing a project in Neuromorphic Systems
- π€ Open for collaborations
- π Pursuing Final Year, Bachelor of Technology in Electronics Engineering from Sardar Patel Institute of Technology
- π€ Always thinking
- π You might find me at the gym π΅ or listening to EDM in my free time.
Pinned Loading
-
basic-verilog-codes
basic-verilog-codes PublicThese are some of the starter verilog programs which I learned during my Undergraduate Electronics Degree
Verilog
-
-
Python-OpenCV
Python-OpenCV PublicThis repository contains some of the projects created using Python, OpenCV and MediaPipe Library.
Python
-
uart
uart PublicForked from ben-marshall/uart
A simple implementation of a UART modem in Verilog.
Verilog
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.