

1-CHIP DRIVER FOR 240 RGB x 320 DOT TFT-LCD WITH RAM

DESCRIPTION

The μ PD161704A is a TFT-LCD 1-chip driver that includes display RAM.

This driver has 720-source outputs, 322-gate outputs (including 2-dummy outputs), a display RAM capacity of 1,382,400 bits (240 pixels x 18 bits x 320 lines) and can provide a 262,144-color display.

FEATURES

- TFT-LCD 1-chip driver with on-chip display RAM
- Logic power supply voltage: 2.3 V (Using internal regulator circuit)
- CPU/RGB interface voltage: 1.65 to 3.3 V
- Driver power supply voltage: 3.4 to 5.5 V
- Display RAM: 240 x 18 x 320 bits
- Driver outputs: 720 outputs (Source), 322 outputs (Gate, including 2 dummy)
- CPU interface: Three types of interfaces selectable
 - 6-/16-/18-bit RGB interface (Through mode, capture mode)
 - i80/M68 parallel interface (Selectable from 8-/16-/18-bit)
 - 16-/18-bit serial interface (No reading in serial interface mode)
- Colors: 262,144 colors/pixel
- On-chip timing generator
- On-chip oscillator

ORDERING INFORMATION

Part Number	Package
μ PD161704AP	Chip

Remark Purchasing the above chip entails the exchange of documents such as a separate memorandum on product quality, so please contact one of our sales representatives.


The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.

CONTENTS

1. BLOCK DIAGRAM.....	4
2. PIN CONFIGURATION (Pad Layout)	5
3. PIN FUNCTIONS.....	14
3.1 Power Supply System Pins	14
3.2 Logic System Pins	16
3.3 Driver Control Pins.....	18
3.4 Test or Other Pins	19
4. PIN I/O CIRCUITS AND RECOMMENDED CONNECTION OF UNUSED PINS.....	20
5. DESCRIPTION OF FUNCTIONS	22
5.1 CPU Interface.....	22
5.1.1 Selection of interface type (Each common register mode).....	22
5.1.2 Selection of data transfer mode	24
5.1.3 RGB interface (Each common register mode)	41
5.1.4 i80/M68 parallel interface (Each common register mode).....	48
5.1.5 VSYNC interface (Each common register mode).....	50
5.1.6 Serial interface (Each common register mode)	51
5.1.7 Chip select (Each common register mode)	52
5.1.8 Access to display data RAM and internal registers (Each common register mode)	52
5.2 Display Data RAM (Each common register mode)	58
5.2.1 X address circuit.....	58
5.2.2 Y address circuit.....	58
5.2.3 Arbitrary address area access (Window access mode (WAS)).....	61
5.3 Oscillator (Each common register mode)	63
5.4 Display Timing Generator (Each common register mode)	64
5.4.1 Horizontal period	64
5.4.2 Vertical period	65
5.4.3 About source output of dummy period	68
5.5 γ-Curve Correction Circuit (Each common register mode)	69
5.6 Partial Display Mode (Each common register mode).....	76
5.7 Stand-by (Each common register mode)	81
5.7.1 Stand-by sequence	82
5.7.2 Stand-by release sequence.....	83
5.8 Gate Driver Control (Each common register mode).....	84
5.8.1 Inverting n lines	86
5.8.2 Skip polarity inversion	87
5.8.3 Gate scan function	88
5.8.4 Skip inversion.....	90
6. E²PROM INTERFACE.....	92
6.1 The μPD161704A and E²PROM Connection.....	92
6.2 Each Operation.....	93

7. POWER SUPPLY CONTROL	99
7.1 Boost Voltage Construction	100
7.2 Boost Voltage Auto Start and Rising Order	100
7.3 Power Shift Circuit	101
7.4 V _{DCI} Circuit	101
7.5 V _{S_AMP} Circuit, V _{R_AMP} Circuit and V _{GM_AMP} Circuit	102
7.6 Common Drive Circuit	102
7.7 Variable Boost Steps	103
7.8 Mode Description	104
7.8.1 DC/DC converter control	104
7.8.2 DC/DC frame synchronous selection	104
7.8.3 DC/DC operation frequency selection	105
7.8.4 DC/DC converter power ON time selection	105
7.8.5 Division ratio selection of the DC/DC converter at power ON	105
7.8.6 V _{REFR} regulator selection output	106
7.8.7 V _{GM} regulator selection output	106
7.8.8 V _S regulator selection output	106
7.8.9 V _R regulator selection output	107
7.8.10 V _{DCI} regulator selection output	107
7.8.11 RV _{DD} regulator selection output	107
7.8.12 V _S , V _R Amp. current selection	107
7.8.13 VCOMM output control	108
7.8.14 VCOMM output capability control	108
7.8.15 VCOM Amp. current selection	108
7.8.16 VCOMM center adjustment selection	108
7.8.17 VCOM output amplitude adjustment	109
7.8.18 VCOMM output center adjustment	110
7.9 Value of Wiring Resistance to Each Pin	111
7.10 Recommended Capacitance Values of External Capacitor	112
7.11 Shottky Diode Specification	112
8. POWER SUPPLY INJECTION/INTERCEPTION	113
8.1 Example of the μPD161704A Power ON Sequence	113
8.2 Example of the μPD161704A Power OFF Sequence	118
9. RESET	119
10. POWER SUPPLY INJECTION/INTERCEPTION ORDER	120
10.1 Recommendation Power Supply Injection Order	120
10.2 Recommendation Power Supply Interception Order	120
11. COMMAND	121
11.1 Command List	121
11.2 Command Description	129
12. ELECTRICAL SPECIFICATIONS	158
13. EXAMPLE OF μPD161704A AND CPU CONNECTION	169
14. REVISION HISTORY	170

1. BLOCK DIAGRAM



Remark /xxx indicates active low signal.

2. PIN CONFIGURATION (Pad Layout)

Chip size: 24.25 x 2.17 mm²

Output bump size (Type A): 25 x 104 μm²

Input bump size (Type B): 40 x 125 μm²

Alignment mark (Mark center, unit: μm)

	X	Y
AM (Cross)	-11675.0	-950.0
AM (Cross)	11675.0	-950.0
AM (Circle)	11949.5	960.0
AM (Circle)	-11949.5	960.0




Table 2-1. Pad Coordinate (1/8)

PADTYPE: BUMP SIZE X = 40 μm, Y = 125 μm				
PAD pitch 70 μm				
PAD No.	PAD NAME	TYPE	X [μm]	Y [μm]
-	Alignment Mar	-	-11675.0	-950.0
1	Dummy	B	-11550.0	-949.5
2	VCL	B	-11480.0	-949.5
3	VCL	B	-11410.0	-949.5
4	VCL	B	-11340.0	-949.5
5	VCL	B	-11270.0	-949.5
6	C31-	B	-11200.0	-949.5
7	C31-	B	-11130.0	-949.5
8	C31-	B	-11060.0	-949.5
9	C31-	B	-10990.0	-949.5
10	C31+	B	-10920.0	-949.5
11	C31+	B	-10850.0	-949.5
12	C31+	B	-10780.0	-949.5
13	C31+	B	-10710.0	-949.5
14	C12-	B	-10640.0	-949.5
15	C12-	B	-10570.0	-949.5
16	C12-	B	-10500.0	-949.5
17	C12-	B	-10430.0	-949.5
18	C12-	B	-10360.0	-949.5
19	C12-	B	-10290.0	-949.5
20	C12+	B	-10220.0	-949.5
21	C12+	B	-10150.0	-949.5
22	C12+	B	-10080.0	-949.5
23	C12+	B	-10010.0	-949.5
24	C12+	B	-9940.0	-949.5
25	C12+	B	-9870.0	-949.5
26	C11-	B	-9800.0	-949.5
27	C11-	B	-9730.0	-949.5
28	C11-	B	-9660.0	-949.5
29	C11-	B	-9590.0	-949.5
30	C11-	B	-9520.0	-949.5
31	C11-	B	-9450.0	-949.5
32	C11+	B	-9380.0	-949.5
33	C11+	B	-9310.0	-949.5
34	C11+	B	-9240.0	-949.5
35	C11+	B	-9170.0	-949.5
36	C11+	B	-9100.0	-949.5
37	C11+	B	-9030.0	-949.5
38	VDD2	B	-8960.0	-949.5
39	VDD2	B	-8890.0	-949.5
40	VDD2	B	-8820.0	-949.5
41	VDD2	B	-8750.0	-949.5
42	VDD2	B	-8680.0	-949.5
43	VDD2	B	-8610.0	-949.5
44	VDD2	B	-8540.0	-949.5
45	VDD2	B	-8470.0	-949.5
46	VDD2	B	-8400.0	-949.5
47	VDD2	B	-8330.0	-949.5
48	TVREFR	B	-8260.0	-949.5
49	VGM	B	-8190.0	-949.5
50	VGM	B	-8120.0	-949.5
51	VGM	B	-8050.0	-949.5
52	VGM	B	-7980.0	-949.5
53	VGM	B	-7910.0	-949.5
54	VGM	B	-7840.0	-949.5
55	VS	B	-7770.0	-949.5
56	VS	B	-7700.0	-949.5
57	VS	B	-7630.0	-949.5
58	VS	B	-7560.0	-949.5
59	VS	B	-7490.0	-949.5
60	VS	B	-7420.0	-949.5
61	VR	B	-7350.0	-949.5
62	VR	B	-7280.0	-949.5
63	VR	B	-7210.0	-949.5
64	VR	B	-7140.0	-949.5
65	VR	B	-7070.0	-949.5
66	VCOMM	B	-7000.0	-949.5

PADTYPE: SIZE X = 25 μm, Y = 104 μm				
GATE OUTPUTS 25 μm pitch tartan				
PAD No.	PAD NAME	BUMP	X [μm]	Y [μm]
328	Dummy	A	12000.0	-939.0
329	Dummy	A	11861.0	-914.0
330	Dummy	A	12000.0	-889.0
331	Dummy	A	11861.0	-864.0
332	Dummy	A	12000.0	-839.0
333	Dummy	A	11861.0	-814.0
334	Dummy	A	12000.0	-789.0
335	G161	A	11861.0	-764.0
336	G162	A	12000.0	-739.0
337	G163	A	11861.0	-714.0
338	G164	A	12000.0	-689.0
339	G165	A	11861.0	-664.0
340	G166	A	12000.0	-639.0
341	G167	A	11861.0	-614.0
342	G168	A	12000.0	-589.0
343	G169	A	11861.0	-564.0
344	G170	A	12000.0	-539.0
345	G171	A	11861.0	-514.0
346	G172	A	12000.0	-489.0
347	G173	A	11861.0	-464.0
348	G174	A	12000.0	-439.0
349	G175	A	11861.0	-414.0
350	G176	A	12000.0	-389.0
351	G177	A	11861.0	-364.0
352	G178	A	12000.0	-339.0
353	G179	A	11861.0	-314.0
354	G180	A	12000.0	-289.0
355	G181	A	11861.0	-264.0
356	G182	A	12000.0	-239.0
357	G183	A	11861.0	-214.0
358	G184	A	12000.0	-189.0
359	G185	A	11861.0	-164.0
360	G186	A	12000.0	-139.0
361	G187	A	11861.0	-114.0
362	G188	A	12000.0	-89.0
363	G189	A	11861.0	-64.0
364	G190	A	12000.0	-39.0
365	G191	A	11861.0	-14.0
366	G192	A	12000.0	11.0
367	G193	A	11861.0	36.0
368	G194	A	12000.0	61.0
369	G195	A	11861.0	86.0
370	G196	A	12000.0	111.0
371	G197	A	11861.0	136.0
372	G198	A	12000.0	161.0
373	G199	A	11861.0	186.0
374	G200	A	12000.0	211.0
375	G201	A	11861.0	236.0
376	G202	A	12000.0	261.0
377	G203	A	11861.0	286.0
378	G204	A	12000.0	311.0
379	G205	A	11861.0	336.0
380	G206	A	12000.0	361.0
381	G207	A	11861.0	386.0
382	G208	A	12000.0	411.0
383	G209	A	11861.0	436.0
384	G210	A	12000.0	461.0
385	G211	A	11861.0	486.0
386	G212	A	12000.0	511.0
387	G213	A	11861.0	536.0
388	G214	A	12000.0	561.0
389	G215	A	11861.0	586.0
390	G216	A	12000.0	611.0
391	G217	A	11861.0	636.0
392	G218	A	12000.0	661.0
393	G219	A	11861.0	686.0
394	G220	A	12000.0	711.0

PADTYPE: BUMP SIZE X = 25 μm, Y = 104 μm				
GATE OUTPUTS 25 μm pitch tartan				
PAD No.	PAD NAME	BUMP	X [μm]	Y [μm]
865	Y361	A	50.0	960.0
866	Y362	A	25.0	821.0
867	Y363	A	0.0	960.0
868	Y364	A	-25.0	821.0
869	Y365	A	-50.0	960.0
870	Y366	A	-75.0	821.0
871	Y367	A	-100.0	960.0
872	Y368	A	-125.0	821.0
873	Y369	A	-150.0	960.0
874	Y370	A	-175.0	821.0
875	Y371	A	-200.0	960.0
876	Y372	A	-225.0	821.0
877	Y373	A	-250.0	960.0
878	Y374	A	-275.0	821.0
879	Y375	A	-300.0	960.0
880	Y376	A	-325.0	821.0
881	Y377	A	-350.0	960.0
882	Y378	A	-375.0	821.0
883	Y379	A	-400.0	960.0
884	Y380	A	-425.0	821.0
885	Y381	A	-450.0	960.0
886	Y382	A	-475.0	821.0
887	Y383	A	-500.0	960.0
888	Y384	A	-525.0	821.0
889	Y385	A	-550.0	960.0
890	Y386	A	-575.0	821.0
891	Y387	A	-600.0	960.0
892	Y388	A	-625.0	821.0
893	Y389	A	-650.0	960.0
894	Y390	A	-675.0	821.0
895	Y391	A	-700.0	960.0
896	Y392	A	-725.0	821.0
897	Y393	A	-750.0	960.0
898	Y394	A	-775.0	821.0
899	Y395	A	-800.0	960.0
900	Y396	A	-825.0	821.0
901	Y397	A	-850.0	960.0
902	Y398	A	-875.0	821.0
903	Y399	A	-900.0	960.0
904	Y400	A	-925.0	821.0
905	Y401	A	-950.0	960.0
906	Y402	A	-975.0	821.0
907	Y403	A	-1000.0	960.0
908	Y404	A	-1025.0	821.0
909	Y405	A	-1050.0	960.0
910	Y406	A	-1075.0	821.0
911	Y407	A	-1100.0	960.0
912	Y408	A	-1125.0	821.0
913	Y409	A	-1150.0	960.0
914	Y410	A	-1175.0	821.0
915	Y411	A	-1200.0	960.0
916	Y412	A	-1225.0	821.0
917	Y413	A	-1250.0	960.0
918	Y414	A	-1275.0	821.0
919	Y415	A	-1300.0	960.0
920	Y416	A	-1325.0	821.0
921	Y417	A	-1350.0	960.0
922	Y418	A	-1375.0	821.0
923	Y419	A	-1400.0	960.0
924	Y420	A	-1425.0	821.0
925	Y421	A	-1450.0	960.0
926	Y422	A	-1475.0	821.0
927	Y423	A	-1500.0	960.0
928	Y424	A	-1525.0	821.0
929	Y425	A	-1550.0	960.0
930	Y426	A	-1575.0	821.0
931	Y427	A	-1600.0	960.0

Table 2-1. Pad Coordinate (2/8)

PADTYPE: BUMP SIZE X = 40 μm, Y = 125 μm				
PAD pitch 70 μm				
PAD No.	PAD NAME	TYPE	X [μm]	Y [μm]
67	VCOMM	B	-6930.0	-949.5
68	VCOMM	B	-6860.0	-949.5
69	VCOMM	B	-6790.0	-949.5
70	VCOMM	B	-6720.0	-949.5
71	VCOMM	B	-6650.0	-949.5
72	VCOMM	B	-6580.0	-949.5
73	VCOMM	B	-6510.0	-949.5
74	Dummy	B	-6440.0	-949.5
75	VCOMINM	B	-6370.0	-949.5
76	VCOMHM	B	-6300.0	-949.5
77	VCOMHM	B	-6230.0	-949.5
78	VCOMHM	B	-6160.0	-949.5
79	VCOMHM	B	-6090.0	-949.5
80	VCOMHM	B	-6020.0	-949.5
81	Dummy	B	-5950.0	-949.5
82	Dummy	B	-5880.0	-949.5
83	Dummy	B	-5810.0	-949.5
84	Dummy	B	-5740.0	-949.5
85	Dummy	B	-5670.0	-949.5
86	Dummy	B	-5600.0	-949.5
87	VCOMLM	B	-5530.0	-949.5
88	VCOMLM	B	-5460.0	-949.5
89	VCOMLM	B	-5390.0	-949.5
90	VCOMLM	B	-5320.0	-949.5
91	VCOMLM	B	-5250.0	-949.5
92	Dummy	B	-5180.0	-949.5
93	Dummy	B	-5110.0	-949.5
94	Dummy	B	-5040.0	-949.5
95	Dummy	B	-4970.0	-949.5
96	Dummy	B	-4900.0	-949.5
97	Dummy	B	-4830.0	-949.5
98	Dummy	B	-4760.0	-949.5
99	Dummy	B	-4690.0	-949.5
100	VSS	B	-4620.0	-949.5
101	VSS	B	-4550.0	-949.5
102	VSS	B	-4480.0	-949.5
103	VSS	B	-4410.0	-949.5
104	VSS	B	-4340.0	-949.5
105	VSS	B	-4270.0	-949.5
106	VSS	B	-4200.0	-949.5
107	VSS	B	-4130.0	-949.5
108	VSS	B	-4060.0	-949.5
109	VSS	B	-3990.0	-949.5
110	VSS	B	-3920.0	-949.5
111	VSS	B	-3850.0	-949.5
112	VSS	B	-3780.0	-949.5
113	VSS	B	-3710.0	-949.5
114	VSS	B	-3640.0	-949.5
115	VSS	B	-3570.0	-949.5
116	VSS	B	-3500.0	-949.5
117	VSS	B	-3430.0	-949.5
118	VSS	B	-3360.0	-949.5
119	VSS	B	-3290.0	-949.5
120	VDC	B	-3220.0	-949.5
121	VDC	B	-3150.0	-949.5
122	VDC	B	-3080.0	-949.5
123	VDC	B	-3010.0	-949.5
124	VDC	B	-2940.0	-949.5
125	VDC	B	-2870.0	-949.5
126	VDC	B	-2800.0	-949.5
127	VDC	B	-2730.0	-949.5
128	VDC	B	-2660.0	-949.5
129	VDC	B	-2590.0	-949.5
130	VDC	B	-2520.0	-949.5
131	VDC	B	-2450.0	-949.5
132	VDC	B	-2380.0	-949.5
133	VDC	B	-2310.0	-949.5
134	VDC	B	-2240.0	-949.5
135	VDC	B	-2170.0	-949.5
136	VDCI	B	-2100.0	-949.5
137	VDCI	B	-2030.0	-949.5
138	VDCI	B	-1960.0	-949.5
139	VDCI	B	-1890.0	-949.5

PADTYPE: SIZE X = 25 μm, Y = 104 μm				
GATE OUTPUTS 25 μm pitch tartan				
PAD No.	PAD NAME	BUMP	X [μm]	Y [μm]
395	Dummy	A	11861.0	736.0
396	Dummy	A	12000.0	761.0
397	Dummy	A	12039.5	960.0
-	Alignment Mar	-	11949.5	960.0
398	Dummy	A	11859.5	960.0
399	Dummy	A	11700.0	960.0
400	Dummy	A	11675.0	821.0
401	G221	A	11650.0	960.0
402	G222	A	11625.0	821.0
403	G223	A	11600.0	960.0
404	G224	A	11575.0	821.0
405	G225	A	11550.0	960.0
406	G226	A	11525.0	821.0
407	G227	A	11500.0	960.0
408	G228	A	11475.0	821.0
409	G229	A	11450.0	960.0
410	G230	A	11425.0	821.0
411	G231	A	11400.0	960.0
412	G232	A	11375.0	821.0
413	G233	A	11350.0	960.0
414	G234	A	11325.0	821.0
415	G235	A	11300.0	960.0
416	G236	A	11275.0	821.0
417	G237	A	11250.0	960.0
418	G238	A	11225.0	821.0
419	G239	A	11200.0	960.0
420	G240	A	11175.0	821.0
421	G241	A	11150.0	960.0
422	G242	A	11125.0	821.0
423	G243	A	11100.0	960.0
424	G244	A	11075.0	821.0
425	G245	A	11050.0	960.0
426	G246	A	11025.0	821.0
427	G247	A	11000.0	960.0
428	G248	A	10975.0	821.0
429	G249	A	10950.0	960.0
430	G250	A	10925.0	821.0
431	G251	A	10900.0	960.0
432	G252	A	10875.0	821.0
433	G253	A	10850.0	960.0
434	G254	A	10825.0	821.0
435	G255	A	10800.0	960.0
436	G256	A	10775.0	821.0
437	G257	A	10750.0	960.0
438	G258	A	10725.0	821.0
439	G259	A	10700.0	960.0
440	G260	A	10675.0	821.0
441	G261	A	10650.0	960.0
442	G262	A	10625.0	821.0
443	G263	A	10600.0	960.0
444	G264	A	10575.0	821.0
445	G265	A	10550.0	960.0
446	G266	A	10525.0	821.0
447	G267	A	10500.0	960.0
448	G268	A	10475.0	821.0
449	G269	A	10450.0	960.0
450	G270	A	10425.0	821.0
451	G271	A	10400.0	960.0
452	G272	A	10375.0	821.0
453	G273	A	10350.0	960.0
454	G274	A	10325.0	821.0
455	G275	A	10300.0	960.0
456	G276	A	10275.0	821.0
457	G277	A	10250.0	960.0
458	G278	A	10225.0	821.0
459	G279	A	10200.0	960.0
460	G280	A	10175.0	821.0
461	G281	A	10150.0	960.0
462	G282	A	10125.0	821.0
463	G283	A	10100.0	960.0
464	G284	A	10075.0	821.0
465	G285	A	10050.0	960.0
466	G286	A	10025.0	821.0

PADTYPE: BUMP SIZE X = 25 μm, Y = 104 μm				
GATE OUTPUTS 25 μm pitch tartan				
PAD No.	PAD NAME	BUMP	X [μm]	Y [μm]
932	Y428	A	-1625.0	821.0
933	Y429	A	-1650.0	960.0
934	Y430	A	-1675.0	821.0
935	Y431	A	-1700.0	960.0
936	Y432	A	-1725.0	821.0
937	Y433	A	-1750.0	960.0
938	Y434	A	-1775.0	821.0
939	Y435	A	-1800.0	960.0
940	Y436	A	-1825.0	821.0
941	Y437	A	-1850.0	960.0
942	Y438	A	-1875.0	821.0
943	Y439	A	-1900.0	960.0
944	Y440	A	-1925.0	821.0
945	Y441	A	-1950.0	960.0
946	Y442	A	-1975.0	821.0
947	Y443	A	-2000.0	960.0
948	Y444	A	-2025.0	821.0
949	Y445	A	-2050.0	960.0
950	Y446	A	-2075.0	821.0
951	Y447	A	-2100.0	960.0
952	Y448	A	-2125.0	821.0
953	Y449	A	-2150.0	960.0
954	Y450	A	-2175.0	821.0
955	Y451	A	-2200.0	960.0
956	Y452	A	-2225.0	821.0
957	Y453	A	-2250.0	960.0
958	Y454	A	-2275.0	821.0
959	Y455	A	-2300.0	960.0
960	Y456	A	-2325.0	821.0
961	Y457	A	-2350.0	960.0
962	Y458	A	-2375.0	821.0
963	Y459	A	-2400.0	960.0
964	Y460	A	-2425.0	821.0
965	Y461	A	-2450.0	960.0
966	Y462	A	-2475.0	821.0
967	Y463	A	-2500.0	960.0
968	Y464	A	-2525.0	821.0
969	Y465	A	-2550.0	960.0
970	Y466	A	-2575.0	821.0
971	Y467	A	-2600.0	960.0
972	Y468	A	-2625.0	821.0
973	Y469	A	-2650.0	960.0
974	Y470	A	-2675.0	821.0
975	Y471	A	-2700.0	960.0
976	Y472	A	-2725.0	821.0
977	Y473	A	-2750.0	960.0
978	Y474	A	-2775.0	821.0
979	Y475	A	-2800.0	960.0
980	Y476	A	-2825.0	821.0
981	Y477	A	-2850.0	960.0
982	Y478	A	-2875.0	821.0
983	Y479	A	-2900.0	960.0
984	Y480	A	-2925.0	821.0
985	Y481	A	-2950.0	960.0
986	Y482	A	-2975.0	821.0
987	Y483	A	-3000.0	960.0
988	Y484	A	-3025.0	821.0
989	Y485	A	-3050.0	960.0
990	Y486	A	-3075.0	821.0
991	Y487	A	-3100.0	960.0
992	Y488	A	-3125.0	821.0
993	Y489	A	-3150.0	960.0
994	Y490	A	-3175.0	821.0
995	Y491	A	-3200.0	960.0
996	Y492	A	-3225.0	821.0
997	Y493	A	-3250.0	960.0
998	Y494	A	-3275.0	821.0
999	Y495	A	-3300.0	960.0
1000	Y496	A	-3325.0	821.0
1001	Y497	A	-3350.0	960.0
1002	Y498	A	-3375.0	821.0
1003	Y499	A	-3400.0	960.0
1004	Y500	A	-3425.0	821.0

Table 2-1. Pad Coordinate (3/8)

PADTYPE: BUMP SIZE X = 40 μm, Y = 125 μm				
PAD pitch 70 μm				
PAD No.	PAD NAME	TYPE	X [μm]	Y [μm]
140	VDCI	B	-1820.0	-949.5
141	VDCI	B	-1750.0	-949.5
142	VDCI	B	-1680.0	-949.5
143	VDCI	B	-1610.0	-949.5
144	VDCI	B	-1540.0	-949.5
145	VDCI	B	-1470.0	-949.5
146	RVDD	B	-1400.0	-949.5
147	RVDD	B	-1330.0	-949.5
148	RVDD	B	-1260.0	-949.5
149	RVDD	B	-1190.0	-949.5
150	RVDD	B	-1120.0	-949.5
151	RVDD	B	-1050.0	-949.5
152	VDD	B	-980.0	-949.5
153	VDD	B	-910.0	-949.5
154	VDD	B	-840.0	-949.5
155	VDD	B	-770.0	-949.5
156	VDD	B	-700.0	-949.5
157	VDD	B	-630.0	-949.5
158	TOSCI	B	-560.0	-949.5
159	TOSCSELI	B	-490.0	-949.5
160	OSCIN	B	-420.0	-949.5
161	OSCOU	B	-350.0	-949.5
162	PVDC	B	-280.0	-949.5
163	OSCSEL	B	-210.0	-949.5
164	PVSS	B	-140.0	-949.5
165	RESET_SEL	B	-70.0	-949.5
166	PVCCIO	B	0.0	-949.5
167	EPEN	B	70.0	-949.5
168	EDI	B	140.0	-949.5
169	ECS	B	210.0	-949.5
170	ESK	B	280.0	-949.5
171	EDO	B	350.0	-949.5
172	CSTB	B	420.0	-949.5
173	D0	B	490.0	-949.5
174	TOUT0	B	560.0	-949.5
175	D1	B	630.0	-949.5
176	TOUT1	B	700.0	-949.5
177	D2	B	770.0	-949.5
178	TOUT2	B	840.0	-949.5
179	D3	B	910.0	-949.5
180	TOUT3	B	980.0	-949.5
181	D4	B	1050.0	-949.5
182	TOUT4	B	1120.0	-949.5
183	D5	B	1190.0	-949.5
184	TOUT5	B	1260.0	-949.5
185	D6	B	1330.0	-949.5
186	TOUT6	B	1400.0	-949.5
187	D7	B	1470.0	-949.5
188	TOUT7	B	1540.0	-949.5
189	D8	B	1610.0	-949.5
190	TOUT8	B	1680.0	-949.5
191	D9	B	1750.0	-949.5
192	TOUT9	B	1820.0	-949.5
193	D10	B	1890.0	-949.5
194	TOUT10	B	1960.0	-949.5
195	D11	B	2030.0	-949.5
196	TOUT11	B	2100.0	-949.5
197	D12	B	2170.0	-949.5
198	TOUT12	B	2240.0	-949.5
199	D13	B	2310.0	-949.5
200	TOUT13	B	2380.0	-949.5
201	D14	B	2450.0	-949.5
202	TOUT14	B	2520.0	-949.5
203	D15	B	2590.0	-949.5
204	TOUT15	B	2660.0	-949.5
205	D16	B	2730.0	-949.5
206	TOUT16	B	2800.0	-949.5
207	D17	B	2870.0	-949.5
208	TOUT17	B	2940.0	-949.5

PADTYPE: SIZE X = 25 μm, Y = 104 μm				
GATE OUTPUTS 25 μm pitch tartan				
PAD No.	PAD NAME	BUMP	X [μm]	Y [μm]
467	G287	A	10000.0	960.0
468	G288	A	9975.0	821.0
469	G289	A	9950.0	960.0
470	G290	A	9925.0	821.0
471	G291	A	9900.0	960.0
472	G292	A	9875.0	821.0
473	G293	A	9850.0	960.0
474	G294	A	9825.0	821.0
475	G295	A	9800.0	960.0
476	G296	A	9775.0	821.0
477	G297	A	9750.0	960.0
478	G298	A	9725.0	821.0
479	G299	A	9700.0	960.0
480	G300	A	9675.0	821.0
481	G301	A	9650.0	960.0
482	G302	A	9625.0	821.0
483	G303	A	9600.0	960.0
484	G304	A	9575.0	821.0
485	G305	A	9550.0	960.0
486	G306	A	9525.0	821.0
487	G307	A	9500.0	960.0
488	G308	A	9475.0	821.0
489	G309	A	9450.0	960.0
490	G310	A	9425.0	821.0
491	G311	A	9400.0	960.0
492	G312	A	9375.0	821.0
493	G313	A	9350.0	960.0
494	G314	A	9325.0	821.0
495	G315	A	9300.0	960.0
496	G316	A	9275.0	821.0
497	G317	A	9250.0	960.0
498	G318	A	9225.0	821.0
499	G319	A	9200.0	960.0
500	G320	A	9175.0	821.0
501	G321	A	9150.0	960.0
502	Dummy	A	9125.0	821.0
503	Dummy	A	9100.0	960.0
504	Y1	A	9075.0	821.0
505	Y2	A	9050.0	960.0
506	Y3	A	9025.0	821.0
507	Y4	A	9000.0	960.0
508	Y5	A	8975.0	821.0
509	Y6	A	8950.0	960.0
510	Y7	A	8925.0	821.0
511	Y8	A	8900.0	960.0
512	Y9	A	8875.0	821.0
513	Y10	A	8850.0	960.0
514	Y11	A	8825.0	821.0
515	Y12	A	8800.0	960.0
516	Y13	A	8775.0	821.0
517	Y14	A	8750.0	960.0
518	Y15	A	8725.0	821.0
519	Y16	A	8700.0	960.0
520	Y17	A	8675.0	821.0
521	Y18	A	8650.0	960.0
522	Y19	A	8625.0	821.0
523	Y20	A	8600.0	960.0
524	Y21	A	8575.0	821.0
525	Y22	A	8550.0	960.0
526	Y23	A	8525.0	821.0
527	Y24	A	8500.0	960.0
528	Y25	A	8475.0	821.0
529	Y26	A	8450.0	960.0
530	Y27	A	8425.0	821.0
531	Y28	A	8400.0	960.0
532	Y29	A	8375.0	821.0
533	Y30	A	8350.0	960.0
534	Y31	A	8325.0	821.0
535	Y32	A	8300.0	960.0

PADTYPE: BUMP SIZE X = 25 μm, Y = 104 μm				
GATE OUTPUTS 25 μm pitch tartan				
PAD No.	PAD NAME	BUMP	X [μm]	Y [μm]
1005	Y501	A	-3450.0	960.0
1006	Y502	A	-3475.0	821.0
1007	Y503	A	-3500.0	960.0
1008	Y504	A	-3525.0	821.0
1009	Y505	A	-3550.0	960.0
1010	Y506	A	-3575.0	821.0
1011	Y507	A	-3600.0	960.0
1012	Y508	A	-3625.0	821.0
1013	Y509	A	-3650.0	960.0
1014	Y510	A	-3675.0	821.0
1015	Y511	A	-3700.0	960.0
1016	Y512	A	-3725.0	821.0
1017	Y513	A	-3750.0	960.0
1018	Y514	A	-3775.0	821.0
1019	Y515	A	-3800.0	960.0
1020	Y516	A	-3825.0	821.0
1021	Y517	A	-3850.0	960.0
1022	Y518	A	-3875.0	821.0
1023	Y519	A	-3900.0	960.0
1024	Y520	A	-3925.0	821.0
1025	Y521	A	-3950.0	960.0
1026	Y522	A	-3975.0	821.0
1027	Y523	A	-4000.0	960.0
1028	Y524	A	-4025.0	821.0
1029	Y525	A	-4050.0	960.0
1030	Y526	A	-4075.0	821.0
1031	Y527	A	-4100.0	960.0
1032	Y528	A	-4125.0	821.0
1033	Y529	A	-4150.0	960.0
1034	Y530	A	-4175.0	821.0
1035	Y531	A	-4200.0	960.0
1036	Y532	A	-4225.0	821.0
1037	Y533	A	-4250.0	960.0
1038	Y534	A	-4275.0	821.0
1039	Y535	A	-4300.0	960.0
1040	Y536	A	-4325.0	821.0
1041	Y537	A	-4350.0	960.0
1042	Y538	A	-4375.0	821.0
1043	Y539	A	-4400.0	960.0
1044	Y540	A	-4425.0	821.0
1045	Y541	A	-4450.0	960.0
1046	Y542	A	-4475.0	821.0
1047	Y543	A	-4500.0	960.0
1048	Y544	A	-4525.0	821.0
1049	Y545	A	-4550.0	960.0
1050	Y546	A	-4575.0	821.0
1051	Y547	A	-4600.0	960.0
1052	Y548	A	-4625.0	821.0
1053	Y549	A	-4650.0	960.0
1054	Y550	A	-4675.0	821.0
1055	Y551	A	-4700.0	960.0
1056	Y552	A	-4725.0	821.0
1057	Y553	A	-4750.0	960.0
1058	Y554	A	-4775.0	821.0
1059	Y555	A	-4800.0	960.0
1060	Y556	A	-4825.0	821.0
1061	Y557	A	-4850.0	960.0
1062	Y558	A	-4875.0	821.0
1063	Y559	A	-4900.0	960.0
1064	Y560	A	-4925.0	821.0
1065	Y561	A	-4950.0	960.0
1066	Y562	A	-4975.0	821.0
1067	Y563	A	-5000.0	960.0
1068	Y564	A	-5025.0	821.0
1069	Y565	A	-5050.0	960.0
1070	Y566	A	-5075.0	821.0
1071	Y567	A	-5100.0	960.0
1072	Y568	A	-5125.0	821.0
1073	Y569	A	-5150.0	960.0

Table 2-1. Pad Coordinate (4/8)

PADTYPE: BUMP SIZE X = 40 μm, Y = 125 μm				
PAD pitch 70 μm				
PAD No.	PAD NAME	TYPE	X [μm]	Y [μm]
209	PVSS	B	3010.0	-949.5
210	TGOE1S	B	3080.0	-949.5
211	TGOE2S	B	3150.0	-949.5
212	TGCLK	B	3220.0	-949.5
213	TGSTB	B	3290.0	-949.5
214	TRL	B	3360.0	-949.5
215	PVSS	B	3430.0	-949.5
216	SI	B	3500.0	-949.5
217	PVCCIO	B	3570.0	-949.5
218	SCL	B	3640.0	-949.5
219	TDELAY0	B	3710.0	-949.5
220	CS	B	3780.0	-949.5
221	TDELAY1	B	3850.0	-949.5
222	RESET	B	3920.0	-949.5
223	TDELAY2	B	3990.0	-949.5
224	RS	B	4060.0	-949.5
225	TSTVIHL	B	4130.0	-949.5
226	WR	B	4200.0	-949.5
227	TSTRST	B	4270.0	-949.5
228	RD	B	4340.0	-949.5
229	VSYNC	B	4410.0	-949.5
230	HSYNC	B	4480.0	-949.5
231	DOTCLK	B	4550.0	-949.5
232	PSX	B	4620.0	-949.5
233	PVCCIO	B	4690.0	-949.5
234	REGSEL0	B	4760.0	-949.5
235	REGSEL1	B	4830.0	-949.5
236	C86	B	4900.0	-949.5
237	DTX1	B	4970.0	-949.5
238	PVCCIO	B	5040.0	-949.5
239	DTX2	B	5110.0	-949.5
240	RGB DTX2	B	5180.0	-949.5
241	DTX0	B	5250.0	-949.5
242	RGB DTX1	B	5320.0	-949.5
243	PVCCIO	B	5390.0	-949.5
244	TWPNL	B	5460.0	-949.5
245	IF SHARE	B	5530.0	-949.5
246	PVSS	B	5600.0	-949.5
247	VSTBY	B	5670.0	-949.5
248	VCCIO	B	5740.0	-949.5
249	VCCIO	B	5810.0	-949.5
250	VCCIO	B	5880.0	-949.5
251	VCCIO	B	5950.0	-949.5
252	VCCIO	B	6020.0	-949.5
253	PVDC	B	6090.0	-949.5
254	CONTACT1	B	6160.0	-949.5
255	CONTACT2	B	6230.0	-949.5
256	Dummy	B	6300.0	-949.5
257	Dummy	B	6370.0	-949.5
258	Dummy	B	6440.0	-949.5
259	Dummy	B	6510.0	-949.5
260	Dummy	B	6580.0	-949.5
261	Dummy	B	6650.0	-949.5
262	Dummy	B	6720.0	-949.5
263	Dummy	B	6790.0	-949.5
264	Dummy	B	6860.0	-949.5
265	Dummy	B	6930.0	-949.5
266	Dummy	B	7000.0	-949.5
267	Dummy	B	7070.0	-949.5
268	Dummy	B	7140.0	-949.5
269	Dummy	B	7210.0	-949.5
270	Dummy	B	7280.0	-949.5
271	Dummy	B	7350.0	-949.5
272	Dummy	B	7420.0	-949.5
273	Dummy	B	7490.0	-949.5
274	Dummy	B	7560.0	-949.5
275	Dummy	B	7630.0	-949.5

PADTYPE: SIZE X = 25 μm, Y = 104 μm				
GATE OUTPUTS 25 μm pitch tartan				
PAD No.	PAD NAME	BUMP	X [μm]	Y [μm]
536	Y33	A	8275.0	821.0
537	Y34	A	8250.0	960.0
538	Y35	A	8225.0	821.0
539	Y36	A	8200.0	960.0
540	Y37	A	8175.0	821.0
541	Y38	A	8150.0	960.0
542	Y39	A	8125.0	821.0
543	Y40	A	8100.0	960.0
544	Y41	A	8075.0	821.0
545	Y42	A	8050.0	960.0
546	Y43	A	8025.0	821.0
547	Y44	A	8000.0	960.0
548	Y45	A	7975.0	821.0
549	Y46	A	7950.0	960.0
550	Y47	A	7925.0	821.0
551	Y48	A	7900.0	960.0
552	Y49	A	7875.0	821.0
553	Y50	A	7850.0	960.0
554	Y51	A	7825.0	821.0
555	Y52	A	7800.0	960.0
556	Y53	A	7775.0	821.0
557	Y54	A	7750.0	960.0
558	Y55	A	7725.0	821.0
559	Y56	A	7700.0	960.0
560	Y57	A	7675.0	821.0
561	Y58	A	7650.0	960.0
562	Y59	A	7625.0	821.0
563	Y60	A	7600.0	960.0
564	Y61	A	7575.0	821.0
565	Y62	A	7550.0	960.0
566	Y63	A	7525.0	821.0
567	Y64	A	7500.0	960.0
568	Y65	A	7475.0	821.0
569	Y66	A	7450.0	960.0
570	Y67	A	7425.0	821.0
571	Y68	A	7400.0	960.0
572	Y69	A	7375.0	821.0
573	Y70	A	7350.0	960.0
574	Y71	A	7325.0	821.0
575	Y72	A	7300.0	960.0
576	Y73	A	7275.0	821.0
577	Y74	A	7250.0	960.0
578	Y75	A	7225.0	821.0
579	Y76	A	7200.0	960.0
580	Y77	A	7175.0	821.0
581	Y78	A	7150.0	960.0
582	Y79	A	7125.0	821.0
583	Y80	A	7100.0	960.0
584	Y81	A	7075.0	821.0
585	Y82	A	7050.0	960.0
586	Y83	A	7025.0	821.0
587	Y84	A	7000.0	960.0
588	Y85	A	6975.0	821.0
589	Y86	A	6950.0	960.0
590	Y87	A	6925.0	821.0
591	Y88	A	6900.0	960.0
592	Y89	A	6875.0	821.0
593	Y90	A	6850.0	960.0
594	Y91	A	6825.0	821.0
595	Y92	A	6800.0	960.0
596	Y93	A	6775.0	821.0
597	Y94	A	6750.0	960.0
598	Y95	A	6725.0	821.0
599	Y96	A	6700.0	960.0
600	Y97	A	6675.0	821.0
601	Y98	A	6650.0	960.0
602	Y99	A	6625.0	821.0

PADTYPE: BUMP SIZE X = 25 μm, Y = 104 μm				
GATE OUTPUTS 25 μm pitch tartan				
PAD No.	PAD NAME	BUMP	X [μm]	Y [μm]
1074	Y570	A	-5175.0	821.0
1075	Y571	A	-5200.0	960.0
1076	Y572	A	-5225.0	821.0
1077	Y573	A	-5250.0	960.0
1078	Y574	A	-5275.0	821.0
1079	Y575	A	-5300.0	960.0
1080	Y576	A	-5325.0	821.0
1081	Y577	A	-5350.0	960.0
1082	Y578	A	-5375.0	821.0
1083	Y579	A	-5400.0	960.0
1084	Y580	A	-5425.0	821.0
1085	Y581	A	-5450.0	960.0
1086	Y582	A	-5475.0	821.0
1087	Y583	A	-5500.0	960.0
1088	Y584	A	-5525.0	821.0
1089	Y585	A	-5550.0	960.0
1090	Y586	A	-5575.0	821.0
1091	Y587	A	-5600.0	960.0
1092	Y588	A	-5625.0	821.0
1093	Y589	A	-5650.0	960.0
1094	Y590	A	-5675.0	821.0
1095	Y591	A	-5700.0	960.0
1096	Y592	A	-5725.0	821.0
1097	Y593	A	-5750.0	960.0
1098	Y594	A	-5775.0	821.0
1099	Y595	A	-5800.0	960.0
1100	Y596	A	-5825.0	821.0
1101	Y597	A	-5850.0	960.0
1102	Y598	A	-5875.0	821.0
1103	Y599	A	-5900.0	960.0
1104	Y600	A	-5925.0	821.0
1105	Y601	A	-5950.0	960.0
1106	Y602	A	-5975.0	821.0
1107	Y603	A	-6000.0	960.0
1108	Y604	A	-6025.0	821.0
1109	Y605	A	-6050.0	960.0
1110	Y606	A	-6075.0	821.0
1111	Y607	A	-6100.0	960.0
1112	Y608	A	-6125.0	821.0
1113	Y609	A	-6150.0	960.0
1114	Y610	A	-6175.0	821.0
1115	Y611	A	-6200.0	960.0
1116	Y612	A	-6225.0	821.0
1117	Y613	A	-6250.0	960.0
1118	Y614	A	-6275.0	821.0
1119	Y615	A	-6300.0	960.0
1120	Y616	A	-6325.0	821.0
1121	Y617	A	-6350.0	960.0
1122	Y618	A	-6375.0	821.0
1123	Y619	A	-6400.0	960.0
1124	Y620	A	-6425.0	821.0
1125	Y621	A	-6450.0	960.0
1126	Y622	A	-6475.0	821.0
1127	Y623	A	-6500.0	960.0
1128	Y624	A	-6525.0	821.0
1129	Y625	A	-6550.0	960.0
1130	Y626	A	-6575.0	821.0
1131	Y627	A	-6600.0	960.0
1132	Y628	A	-6625.0	821.0
1133	Y629	A	-6650.0	960.0
1134	Y630	A	-6675.0	821.0
1135	Y631	A	-6700.0	960.0
1136	Y632	A	-6725.0	821.0
1137	Y633	A	-6750.0	960.0
1138	Y634	A	-6775.0	821.0
1139	Y635	A	-6800.0	960.0
1140	Y636	A	-6825.0	821.0

Table 2-1. Pad Coordinate (5/8)

PADTYPE: BUMP SIZE X = 40 μm, Y = 125 μm				
PAD pitch 70 μm				
PAD No.	PAD NAME	TYPE	X [μm]	Y [μm]
276	Dummy	B	7700.0	-949.5
277	Dummy	B	7770.0	-949.5
278	Dummy	B	7840.0	-949.5
279	Dummy	B	7910.0	-949.5
280	Dummy	B	7980.0	-949.5
281	Dummy	B	8050.0	-949.5
282	Dummy	B	8120.0	-949.5
283	Dummy	B	8190.0	-949.5
284	Dummy	B	8260.0	-949.5
285	Dummy	B	8330.0	-949.5
286	Dummy	B	8400.0	-949.5
287	Dummy	B	8470.0	-949.5
288	Dummy	B	8540.0	-949.5
289	Dummy	B	8610.0	-949.5
290	CONTACT3	B	8680.0	-949.5
291	CONTACT4	B	8750.0	-949.5
292	VGH	B	8820.0	-949.5
293	VGH	B	8890.0	-949.5
294	VGH	B	8960.0	-949.5
295	VGH	B	9030.0	-949.5
296	VGH	B	9100.0	-949.5
297	VGH	B	9170.0	-949.5
298	VGH	B	9240.0	-949.5
299	C21+	B	9310.0	-949.5
300	C21+	B	9380.0	-949.5
301	C21+	B	9450.0	-949.5
302	C21-	B	9520.0	-949.5
303	C21-	B	9590.0	-949.5
304	C21-	B	9660.0	-949.5
305	C22+	B	9730.0	-949.5
306	C22+	B	9800.0	-949.5
307	C22+	B	9870.0	-949.5
308	C22-	B	9940.0	-949.5
309	C22-	B	10010.0	-949.5
310	C22-	B	10080.0	-949.5
311	C23+	B	10150.0	-949.5
312	C23+	B	10220.0	-949.5
313	C23+	B	10290.0	-949.5
314	C23-	B	10360.0	-949.5
315	C23-	B	10430.0	-949.5
316	C23-	B	10500.0	-949.5
317	VGL	B	10570.0	-949.5
318	VGL	B	10640.0	-949.5
319	VGL	B	10710.0	-949.5
320	VGL	B	10780.0	-949.5
321	VGL	B	10850.0	-949.5
322	VGL	B	10920.0	-949.5
323	VGL	B	10990.0	-949.5
324	VGL	B	11060.0	-949.5
325	VGL	B	11130.0	-949.5
326	VGL	B	11200.0	-949.5
327	Dummy	B	11270.0	-949.5
-	Alignment Mar	-	11675.0	-950.0

PADTYPE: SIZE X = 25 μm, Y = 104 μm				
GATE OUTPUTS 25 μm pitch tartan				
PAD No.	PAD NAME	BUMP	X [μm]	Y [μm]
603	Y100	A	6600.0	960.0
604	Y101	A	6675.0	821.0
605	Y102	A	6650.0	960.0
606	Y103	A	6525.0	821.0
607	Y104	A	6500.0	960.0
608	Y105	A	6475.0	821.0
609	Y106	A	6450.0	960.0
610	Y107	A	6425.0	821.0
611	Y108	A	6400.0	960.0
612	Y109	A	6375.0	821.0
613	Y110	A	6350.0	960.0
614	Y111	A	6325.0	821.0
615	Y112	A	6300.0	960.0
616	Y113	A	6275.0	821.0
617	Y114	A	6250.0	960.0
618	Y115	A	6225.0	821.0
619	Y116	A	6200.0	960.0
620	Y117	A	6175.0	821.0
621	Y118	A	6150.0	960.0
622	Y119	A	6125.0	821.0
623	Y120	A	6100.0	960.0
624	Y121	A	6075.0	821.0
625	Y122	A	6050.0	960.0
626	Y123	A	6025.0	821.0
627	Y124	A	6000.0	960.0
628	Y125	A	5975.0	821.0
629	Y126	A	5950.0	960.0
630	Y127	A	5925.0	821.0
631	Y128	A	5900.0	960.0
632	Y129	A	5875.0	821.0
633	Y130	A	5850.0	960.0
634	Y131	A	5825.0	821.0
635	Y132	A	5800.0	960.0
636	Y133	A	5775.0	821.0
637	Y134	A	5750.0	960.0
638	Y135	A	5725.0	821.0
639	Y136	A	5700.0	960.0
640	Y137	A	5675.0	821.0
641	Y138	A	5650.0	960.0
642	Y139	A	5625.0	821.0
643	Y140	A	5600.0	960.0
644	Y141	A	5575.0	821.0
645	Y142	A	5550.0	960.0
646	Y143	A	5525.0	821.0
647	Y144	A	5500.0	960.0
648	Y145	A	5475.0	821.0
649	Y146	A	5450.0	960.0
650	Y147	A	5425.0	821.0
651	Y148	A	5400.0	960.0
652	Y149	A	5375.0	821.0
653	Y150	A	5350.0	960.0
654	Y151	A	5325.0	821.0
655	Y152	A	5300.0	960.0
656	Y153	A	5275.0	821.0
657	Y154	A	5250.0	960.0
658	Y155	A	5225.0	821.0
659	Y156	A	5200.0	960.0
660	Y157	A	5175.0	821.0
661	Y158	A	5150.0	960.0
662	Y159	A	5125.0	821.0
663	Y160	A	5100.0	960.0
664	Y161	A	5075.0	821.0
665	Y162	A	5050.0	960.0
666	Y163	A	5025.0	821.0
667	Y164	A	5000.0	960.0
668	Y165	A	4975.0	821.0

PADTYPE: BUMP SIZE X = 25 μm, Y = 104 μm				
GATE OUTPUTS 25 μm pitch tartan				
PAD No.	PAD NAME	BUMP	X [μm]	Y [μm]
1141	Y637	A	-6850.0	960.0
1142	Y638	A	-6875.0	821.0
1143	Y639	A	-6900.0	960.0
1144	Y640	A	-6925.0	821.0
1145	Y641	A	-6950.0	960.0
1146	Y642	A	-6975.0	821.0
1147	Y643	A	-7000.0	960.0
1148	Y644	A	-7025.0	821.0
1149	Y645	A	-7050.0	960.0
1150	Y646	A	-7075.0	821.0
1151	Y647	A	-7100.0	960.0
1152	Y648	A	-7125.0	821.0
1153	Y649	A	-7150.0	960.0
1154	Y650	A	-7175.0	821.0
1155	Y651	A	-7200.0	960.0
1156	Y652	A	-7225.0	821.0
1157	Y653	A	-7250.0	960.0
1158	Y654	A	-7275.0	821.0
1159	Y655	A	-7300.0	960.0
1160	Y656	A	-7325.0	821.0
1161	Y657	A	-7350.0	960.0
1162	Y658	A	-7375.0	821.0
1163	Y659	A	-7400.0	960.0
1164	Y660	A	-7425.0	821.0
1165	Y661	A	-7450.0	960.0
1166	Y662	A	-7475.0	821.0
1167	Y663	A	-7500.0	960.0
1168	Y664	A	-7525.0	821.0
1169	Y665	A	-7550.0	960.0
1170	Y666	A	-7575.0	821.0
1171	Y667	A	-7600.0	960.0
1172	Y668	A	-7625.0	821.0
1173	Y669	A	-7650.0	960.0
1174	Y670	A	-7675.0	821.0
1175	Y671	A	-7700.0	960.0
1176	Y672	A	-7725.0	821.0
1177	Y673	A	-7750.0	960.0
1178	Y674	A	-7775.0	821.0
1179	Y675	A	-7800.0	960.0
1180	Y676	A	-7825.0	821.0
1181	Y677	A	-7850.0	960.0
1182	Y678	A	-7875.0	821.0
1183	Y679	A	-7900.0	960.0
1184	Y680	A	-7925.0	821.0
1185	Y681	A	-7950.0	960.0
1186	Y682	A	-7975.0	821.0
1187	Y683	A	-8000.0	960.0
1188	Y684	A	-8025.0	821.0
1189	Y685	A	-8050.0	960.0
1190	Y686	A	-8075.0	821.0
1191	Y687	A	-8100.0	960.0
1192	Y688	A	-8125.0	821.0
1193	Y689	A	-8150.0	960.0
1194	Y690	A	-8175.0	821.0
1195	Y691	A	-8200.0	960.0
1196	Y692	A	-8225.0	821.0
1197	Y693	A	-8250.0	960.0
1198	Y694	A	-8275.0	821.0
1199	Y695	A	-8300.0	960.0
1200	Y696	A	-8325.0	821.0
1201	Y697	A	-8350.0	960.0
1202	Y698	A	-8375.0	821.0
1203	Y699	A	-8400.0	960.0
1204	Y700	A	-8425.0	821.0
1205	Y701	A	-8450.0	960.0
1206	Y702	A	-8475.0	821.0

Table 2-1. Pad Coordinate (6/8)

PADTYPE: SIZE X = 25 μm, Y = 104 μm					PADTYPE: BUMP SIZE X = 25 μm, Y = 104 μm				
GATE OUTPUTS 25 μm pitch tartan					GATE OUTPUTS 25 μm pitch tartan				
PAD No.	PAD NAME	BUMP	X [μm]	Y [μm]	PAD No.	PAD NAME	BUMP	X [μm]	Y [μm]
669	Y166	A	4950.0	960.0	1207	Y703	A	-8500.0	960.0
670	Y167	A	4925.0	821.0	1208	Y704	A	-8525.0	821.0
671	Y168	A	4900.0	960.0	1209	Y705	A	-8550.0	960.0
672	Y169	A	4875.0	821.0	1210	Y706	A	-8575.0	821.0
673	Y170	A	4850.0	960.0	1211	Y707	A	-8600.0	960.0
674	Y171	A	4825.0	821.0	1212	Y708	A	-8625.0	821.0
675	Y172	A	4800.0	960.0	1213	Y709	A	-8650.0	960.0
676	Y173	A	4775.0	821.0	1214	Y710	A	-8675.0	821.0
677	Y174	A	4750.0	960.0	1215	Y711	A	-8700.0	960.0
678	Y175	A	4725.0	821.0	1216	Y712	A	-8725.0	821.0
679	Y176	A	4700.0	960.0	1217	Y713	A	-8750.0	960.0
680	Y177	A	4675.0	821.0	1218	Y714	A	-8775.0	821.0
681	Y178	A	4650.0	960.0	1219	Y715	A	-8800.0	960.0
682	Y179	A	4625.0	821.0	1220	Y716	A	-8825.0	821.0
683	Y180	A	4600.0	960.0	1221	Y717	A	-8850.0	960.0
684	Y181	A	4575.0	821.0	1222	Y718	A	-8875.0	821.0
685	Y182	A	4550.0	960.0	1223	Y719	A	-8900.0	960.0
686	Y183	A	4525.0	821.0	1224	Y720	A	-8925.0	821.0
687	Y184	A	4500.0	960.0	1225	Dummy	A	-8950.0	960.0
688	Y185	A	4475.0	821.0	1226	Dummy	A	-8975.0	821.0
689	Y186	A	4450.0	960.0	1227	Dummy	A	-9000.0	960.0
690	Y187	A	4425.0	821.0	1228	Dummy	A	-9025.0	821.0
691	Y188	A	4400.0	960.0	1229	Dummy	A	-9050.0	960.0
692	Y189	A	4375.0	821.0	1230	Dummy	A	-9075.0	821.0
693	Y190	A	4350.0	960.0	1231	Dummy	A	-9100.0	960.0
694	Y191	A	4325.0	821.0	1232	Dummy	A	-9125.0	821.0
695	Y192	A	4300.0	960.0	1233	G160	A	-9150.0	960.0
696	Y193	A	4275.0	821.0	1234	G159	A	-9175.0	821.0
697	Y194	A	4250.0	960.0	1235	G158	A	-9200.0	960.0
698	Y195	A	4225.0	821.0	1236	G157	A	-9225.0	821.0
699	Y196	A	4200.0	960.0	1237	G156	A	-9250.0	960.0
700	Y197	A	4175.0	821.0	1238	G155	A	-9275.0	821.0
701	Y198	A	4150.0	960.0	1239	G154	A	-9300.0	960.0
702	Y199	A	4125.0	821.0	1240	G153	A	-9325.0	821.0
703	Y200	A	4100.0	960.0	1241	G152	A	-9350.0	960.0
704	Y201	A	4075.0	821.0	1242	G151	A	-9375.0	821.0
705	Y202	A	4050.0	960.0	1243	G150	A	-9400.0	960.0
706	Y203	A	4025.0	821.0	1244	G149	A	-9425.0	821.0
707	Y204	A	4000.0	960.0	1245	G148	A	-9450.0	960.0
708	Y205	A	3975.0	821.0	1246	G147	A	-9475.0	821.0
709	Y206	A	3950.0	960.0	1247	G146	A	-9500.0	960.0
710	Y207	A	3925.0	821.0	1248	G145	A	-9525.0	821.0
711	Y208	A	3900.0	960.0	1249	G144	A	-9550.0	960.0
712	Y209	A	3875.0	821.0	1250	G143	A	-9575.0	821.0
713	Y210	A	3850.0	960.0	1251	G142	A	-9600.0	960.0
714	Y211	A	3825.0	821.0	1252	G141	A	-9625.0	821.0
715	Y212	A	3800.0	960.0	1253	G140	A	-9650.0	960.0
716	Y213	A	3775.0	821.0	1254	G139	A	-9675.0	821.0
717	Y214	A	3750.0	960.0	1255	G138	A	-9700.0	960.0
718	Y215	A	3725.0	821.0	1256	G137	A	-9725.0	821.0
719	Y216	A	3700.0	960.0	1257	G136	A	-9750.0	960.0
720	Y217	A	3675.0	821.0	1258	G135	A	-9775.0	821.0
721	Y218	A	3650.0	960.0	1259	G134	A	-9800.0	960.0
722	Y219	A	3625.0	821.0	1260	G133	A	-9825.0	821.0
723	Y220	A	3600.0	960.0	1261	G132	A	-9850.0	960.0
724	Y221	A	3575.0	821.0	1262	G131	A	-9875.0	821.0
725	Y222	A	3550.0	960.0	1263	G130	A	-9900.0	960.0
726	Y223	A	3525.0	821.0	1264	G129	A	-9925.0	821.0
727	Y224	A	3500.0	960.0	1265	G128	A	-9950.0	960.0
728	Y225	A	3475.0	821.0	1266	G127	A	-9975.0	821.0
729	Y226	A	3450.0	960.0	1267	G126	A	-10000.0	960.0
730	Y227	A	3425.0	821.0	1268	G125	A	-10025.0	821.0

Table 2-1. Pad Coordinate (7/8)

PADTYPE: SIZE X = 25 μm, Y = 104 μm					PADTYPE: BUMP SIZE X = 25 μm, Y = 104 μm				
GATE OUTPUTS 25 μm pitch tartan					GATE OUTPUTS 25 μm pitch tartan				
PAD No.	PAD NAME	BUMP	X [μm]	Y [μm]	PAD No.	PAD NAME	BUMP	X [μm]	Y [μm]
731	Y228	A	3400.0	960.0	1269	G124	A	-10050.0	960.0
732	Y229	A	3375.0	821.0	1270	G123	A	-10075.0	821.0
733	Y230	A	3350.0	960.0	1271	G122	A	-10100.0	960.0
734	Y231	A	3325.0	821.0	1272	G121	A	-10125.0	821.0
735	Y232	A	3300.0	960.0	1273	G120	A	-10150.0	960.0
736	Y233	A	3275.0	821.0	1274	G119	A	-10175.0	821.0
737	Y234	A	3250.0	960.0	1275	G118	A	-10200.0	960.0
738	Y235	A	3225.0	821.0	1276	G117	A	-10225.0	821.0
739	Y236	A	3200.0	960.0	1277	G116	A	-10250.0	960.0
740	Y237	A	3175.0	821.0	1278	G115	A	-10275.0	821.0
741	Y238	A	3150.0	960.0	1279	G114	A	-10300.0	960.0
742	Y239	A	3125.0	821.0	1280	G113	A	-10325.0	821.0
743	Y240	A	3100.0	960.0	1281	G112	A	-10350.0	960.0
744	Y241	A	3075.0	821.0	1282	G111	A	-10375.0	821.0
745	Y242	A	3050.0	960.0	1283	G110	A	-10400.0	960.0
746	Y243	A	3025.0	821.0	1284	G109	A	-10425.0	821.0
747	Y244	A	3000.0	960.0	1285	G108	A	-10450.0	960.0
748	Y245	A	2975.0	821.0	1286	G107	A	-10475.0	821.0
749	Y246	A	2950.0	960.0	1287	G106	A	-10500.0	960.0
750	Y247	A	2925.0	821.0	1288	G105	A	-10525.0	821.0
751	Y248	A	2900.0	960.0	1289	G104	A	-10550.0	960.0
752	Y249	A	2875.0	821.0	1290	G103	A	-10575.0	821.0
753	Y250	A	2850.0	960.0	1291	G102	A	-10600.0	960.0
754	Y251	A	2825.0	821.0	1292	G101	A	-10625.0	821.0
755	Y252	A	2800.0	960.0	1293	G100	A	-10650.0	960.0
756	Y253	A	2775.0	821.0	1294	G99	A	-10675.0	821.0
757	Y254	A	2750.0	960.0	1295	G98	A	-10700.0	960.0
758	Y255	A	2725.0	821.0	1296	G97	A	-10725.0	821.0
759	Y256	A	2700.0	960.0	1297	G96	A	-10750.0	960.0
760	Y257	A	2675.0	821.0	1298	G95	A	-10775.0	821.0
761	Y258	A	2650.0	960.0	1299	G94	A	-10800.0	960.0
762	Y259	A	2625.0	821.0	1300	G93	A	-10825.0	821.0
763	Y260	A	2600.0	960.0	1301	G92	A	-10850.0	960.0
764	Y261	A	2575.0	821.0	1302	G91	A	-10875.0	821.0
765	Y262	A	2550.0	960.0	1303	G90	A	-10900.0	960.0
766	Y263	A	2525.0	821.0	1304	G89	A	-10925.0	821.0
767	Y264	A	2500.0	960.0	1305	G88	A	-10950.0	960.0
768	Y265	A	2475.0	821.0	1306	G87	A	-10975.0	821.0
769	Y266	A	2450.0	960.0	1307	G86	A	-11000.0	960.0
770	Y267	A	2425.0	821.0	1308	G85	A	-11025.0	821.0
771	Y268	A	2400.0	960.0	1309	G84	A	-11050.0	960.0
772	Y269	A	2375.0	821.0	1310	G83	A	-11075.0	821.0
773	Y270	A	2350.0	960.0	1311	G82	A	-11100.0	960.0
774	Y271	A	2325.0	821.0	1312	G81	A	-11125.0	821.0
775	Y272	A	2300.0	960.0	1313	G80	A	-11150.0	960.0
776	Y273	A	2275.0	821.0	1314	G79	A	-11175.0	821.0
777	Y274	A	2250.0	960.0	1315	G78	A	-11200.0	960.0
778	Y275	A	2225.0	821.0	1316	G77	A	-11225.0	821.0
779	Y276	A	2200.0	960.0	1317	G76	A	-11250.0	960.0
780	Y277	A	2175.0	821.0	1318	G75	A	-11275.0	821.0
781	Y278	A	2150.0	960.0	1319	G74	A	-11300.0	960.0
782	Y279	A	2125.0	821.0	1320	G73	A	-11325.0	821.0
783	Y280	A	2100.0	960.0	1321	G72	A	-11350.0	960.0
784	Y281	A	2075.0	821.0	1322	G71	A	-11375.0	821.0
785	Y282	A	2050.0	960.0	1323	G70	A	-11400.0	960.0
786	Y283	A	2025.0	821.0	1324	G69	A	-11425.0	821.0
787	Y284	A	2000.0	960.0	1325	G68	A	-11450.0	960.0
788	Y285	A	1975.0	821.0	1326	G67	A	-11475.0	821.0
789	Y286	A	1950.0	960.0	1327	G66	A	-11500.0	960.0
790	Y287	A	1925.0	821.0	1328	G65	A	-11525.0	821.0
791	Y288	A	1900.0	960.0	1329	G64	A	-11550.0	960.0
792	Y289	A	1875.0	821.0	1330	G63	A	-11575.0	821.0
793	Y290	A	1850.0	960.0	1331	G62	A	-11600.0	960.0
794	Y291	A	1825.0	821.0	1332	G61	A	-11625.0	821.0
795	Y292	A	1800.0	960.0	1333	G60	A	-11650.0	960.0
796	Y293	A	1775.0	821.0	1334	Dummy	A	-11675.0	821.0
797	Y294	A	1750.0	960.0	1335	Dummy	A	-11700.0	960.0
798	Y295	A	1725.0	821.0	1336	Dummy	A	-11859.5	960.0
799	Y296	A	1700.0	960.0	-	Alignment Mar	-	-11949.5	960.0

Table 2-1. Pad Coordinate (8/8)

PADTYPE: SIZE X = 25 μm, Y = 104 μm					PADTYPE: BUMP SIZE X = 25 μm, Y = 104 μm				
GATE OUTPUTS 25 μm pitch tartan					GATE OUTPUTS 25 μm pitch tartan				
PAD No.	PAD NAME	BUMP	X [μm]	Y [μm]	PAD No.	PAD NAME	BUMP	X [μm]	Y [μm]
800	Y297	A	1675.0	821.0	1337	Dummy	A	-12039.5	960.0
801	Y298	A	1650.0	960.0	1338	Dummy	A	-12000.0	761.0
802	Y299	A	1625.0	821.0	1339	Dummy	A	-11861.0	736.0
803	Y300	A	1600.0	960.0	1340	G59	A	-12000.0	711.0
804	Y301	A	1575.0	821.0	1341	G58	A	-11861.0	686.0
805	Y302	A	1550.0	960.0	1342	G57	A	-12000.0	661.0
806	Y303	A	1525.0	821.0	1343	G56	A	-11861.0	636.0
807	Y304	A	1500.0	960.0	1344	G55	A	-12000.0	611.0
808	Y305	A	1475.0	821.0	1345	G54	A	-11861.0	586.0
809	Y306	A	1450.0	960.0	1346	G53	A	-12000.0	561.0
810	Y307	A	1425.0	821.0	1347	G52	A	-11861.0	536.0
811	Y308	A	1400.0	960.0	1348	G51	A	-12000.0	511.0
812	Y309	A	1375.0	821.0	1349	G50	A	-11861.0	486.0
813	Y310	A	1350.0	960.0	1350	G49	A	-12000.0	461.0
814	Y311	A	1325.0	821.0	1351	G48	A	-11861.0	436.0
815	Y312	A	1300.0	960.0	1352	G47	A	-12000.0	411.0
816	Y313	A	1275.0	821.0	1353	G46	A	-11861.0	386.0
817	Y314	A	1250.0	960.0	1354	G45	A	-12000.0	361.0
818	Y315	A	1225.0	821.0	1355	G44	A	-11861.0	336.0
819	Y316	A	1200.0	960.0	1356	G43	A	-12000.0	311.0
820	Y317	A	1175.0	821.0	1357	G42	A	-11861.0	286.0
821	Y318	A	1150.0	960.0	1358	G41	A	-12000.0	261.0
822	Y319	A	1125.0	821.0	1359	G40	A	-11861.0	236.0
823	Y320	A	1100.0	960.0	1360	G39	A	-12000.0	211.0
824	Y321	A	1075.0	821.0	1361	G38	A	-11861.0	186.0
825	Y322	A	1050.0	960.0	1362	G37	A	-12000.0	161.0
826	Y323	A	1025.0	821.0	1363	G36	A	-11861.0	136.0
827	Y324	A	1000.0	960.0	1364	G35	A	-12000.0	111.0
828	Y325	A	975.0	821.0	1365	G34	A	-11861.0	86.0
829	Y326	A	950.0	960.0	1366	G33	A	-12000.0	61.0
830	Y327	A	925.0	821.0	1367	G32	A	-11861.0	36.0
831	Y328	A	900.0	960.0	1368	G31	A	-12000.0	11.0
832	Y329	A	875.0	821.0	1369	G30	A	-11861.0	-14.0
833	Y330	A	850.0	960.0	1370	G29	A	-12000.0	-39.0
834	Y331	A	825.0	821.0	1371	G28	A	-11861.0	-64.0
835	Y332	A	800.0	960.0	1372	G27	A	-12000.0	-89.0
836	Y333	A	775.0	821.0	1373	G26	A	-11861.0	-114.0
837	Y334	A	750.0	960.0	1374	G25	A	-12000.0	-139.0
838	Y335	A	725.0	821.0	1375	G24	A	-11861.0	-164.0
839	Y336	A	700.0	960.0	1376	G23	A	-12000.0	-189.0
840	Y337	A	675.0	821.0	1377	G22	A	-11861.0	-214.0
841	Y338	A	650.0	960.0	1378	G21	A	-12000.0	-239.0
842	Y339	A	625.0	821.0	1379	G20	A	-11861.0	-264.0
843	Y340	A	600.0	960.0	1380	G19	A	-12000.0	-289.0
844	Y341	A	575.0	821.0	1381	G18	A	-11861.0	-314.0
845	Y342	A	550.0	960.0	1382	G17	A	-12000.0	-339.0
846	Y343	A	525.0	821.0	1383	G160	A	-11861.0	-364.0
847	Y344	A	500.0	960.0	1384	G15	A	-12000.0	-389.0
848	Y345	A	475.0	821.0	1385	G14	A	-11861.0	-414.0
849	Y346	A	450.0	960.0	1386	G13	A	-12000.0	-439.0
850	Y347	A	425.0	821.0	1387	G12	A	-11861.0	-464.0
851	Y348	A	400.0	960.0	1388	G11	A	-12000.0	-489.0
852	Y349	A	375.0	821.0	1389	G10	A	-11861.0	-514.0
853	Y350	A	350.0	960.0	1390	G9	A	-12000.0	-539.0
854	Y351	A	325.0	821.0	1391	G8	A	-11861.0	-564.0
855	Y352	A	300.0	960.0	1392	G7	A	-12000.0	-589.0
856	Y353	A	275.0	821.0	1393	G6	A	-11861.0	-614.0
857	Y354	A	250.0	960.0	1394	G5	A	-12000.0	-639.0
858	Y355	A	225.0	821.0	1395	G4	A	-11861.0	-664.0
859	Y356	A	200.0	960.0	1396	G3	A	-12000.0	-689.0
860	Y357	A	175.0	821.0	1397	G2	A	-11861.0	-714.0
861	Y358	A	150.0	960.0	1398	G1	A	-12000.0	-739.0
862	Y359	A	125.0	821.0	1399	G0	A	-11861.0	-764.0
863	Y360	A	100.0	960.0	1400	Dummy	A	-12000.0	-789.0
864	Dummy	A	75.0	821.0	1401	Dummy	A	-11861.0	-814.0
					1402	Dummy	A	-12000.0	-839.0
					1403	Dummy	A	-11861.0	-864.0
					1404	Dummy	A	-12000.0	-889.0
					1405	Dummy	A	-11861.0	-914.0
					1406	Dummy	A	-12000.0	-939.0

3. PIN FUNCTIONS

3.1 Power Supply System Pins

(1/2)

Symbol	Pin Name	Pad No.	I/O	Function
V _{DD}	Power supply for logic	152 to 157	–	Power supply pin for logic circuit. Connect to RV _{DD} pin.
RV _{DD}	Amp. output generator for internal logic power supply	146 to 151	–	Connect to V _{DD} pin, and capacitor between V _{SS} .
V _{CCIO}	CPU/RGB interface power supply	248 to 252	–	Power supply pin for CPU/RGB interface.
V _{DC}	DC/DC converter reference power supply	120 to 135	–	Reference power supply pin for DC/DC converter.
V _{SS}	Ground	100 to 119	–	Connect to ground on system.
V _S	V _S regulator output	55 to 60	–	Adjustment power supply voltage pin for source driver driving. The V _S output voltage can be changed by setting VSSEL0 to VSSEL2.
V _R	V _R regulator output	61 to 65	–	Reference adjustment power supply voltage pin for DC/DC converter. This pin can adjust power supply voltage (V _{GH} , V _{GL}) for gate driving. The V _R output voltage can be changed by setting VRSEL0 to VRSEL2.
V _{GM}	Power supply output for gamma and VCOM DA	49 to 54	Output	Gamma resistance and reference power supply output pin for VCOM DA. V _{GM} output voltage can be changed by setup of VSEL2 to VSEL0. Connect to capacitor between V _{SS} .
V _{DCI}	Power supply output for DC/DC converter	136 to 145	–	This is reference voltage output pin for V _{DD2} , V _{CL} boost. Connect to capacitor between V _{SS} .
V _{GH}	DC/DC converter output	292 to 298	–	Boost output voltage of DC/DC converter (V _R x 2 to V _R x 4). V _R voltage level is outputted 2 to 4 time of booster. The number of boost steps of V _{GH} is chosen by the connection method of VGHREF, VGHON0, VGHON1 registers and an external capacitor. The voltage level outputted from this pin is used as top voltage for gate drive. Connect the capacitor for boost between V _{SS} .
V _{DD2}	DC/DC converter output	38 to 47	–	Boost output voltage of DC/DC converter (V _{DCI} x 2 or x 3). V _{DCI} voltage level is outputted 2 times of booster. Connect the capacitor for boost between V _{SS} . Also, connect a schottky diode between V _{DC} .
V _{GL}	DC/DC converter output	317 to 326	–	Boost output voltage of DC/DC converter (V _R x –1 to V _R x –3). V _R voltage level is outputted –1 to –3 time of booster. The number of boost steps of V _{GL} is chosen by the connection method of VGLREF, VGLON0, VGLON1 registers and an external capacitor. The voltage level outputted from this pin is used as bottom voltage for gate drive. Connect the capacitor for boost and schottky diode between V _{SS} .
V _{CL}	DC/DC converter output	2 to 5	–	Boost output voltage of DC/DC converter (V _{DCI} x –1). V _{DCI} voltage level is outputted –1 time of booster. Control of V _{CL} of operation is controllable by the VCLON register. The voltage level outputted from this pin is used as voltage of the regulator for negative side voltage output of VCOM drive circuit. When unused VCOM drive circuit, give it as intact (setup VCLON = 0). Connect the capacitor for boost between V _{SS} .

(2/2)

Symbol	Pin Name	Pad No.	I/O	Function
C11+, C11– C12+, C12– C21+, C21– C22+, C22– C23+, C23– C31+, C31–	Capacitor connect pin for boost	32 to 37, 26 to 31, 20 to 25, 14 to 19, 299 to 301, 302 to 304, 305 to 307, 308 to 310, 311 to 313, 314 to 316, 10 to 13, 6 to 9	–	To connect booster for DC/DC converter. For detail of the connection of capacitor, refer to 7.7 Variable Boost Steps . For the recommended values of the capacitance and withstanding voltage of each capacitor, refer to 7.10 Recommended Capacitance Values of External Capacitor .
PV _{CCIO}	Mode setting	166, 217, 233, 238, 243	–	Pull-up power supply pin for mode setting
PV _{DC}	Mode setting	162, 253	–	Pull-up power supply pin for mode setting
PV _{SS}	Mode setting	164, 209, 215, 246	–	Pull-down power supply pin for mode setting

3.2 Logic System Pins

(1/3)

Symbol	Pin Name	Pad No.	I/O	Function																																													
DTX0 to DTX2	CPU interface bus width selection	241, 237, 239	Input	<div>This pin selects the bus width of the i80/M68 interface (it is invalid for the RGB interface).</div> <table><tr><th>DTX0</th><th>DTX1</th><th>DTX2</th><th>i80/M68 Parallel</th><th>Serial</th></tr><tr><td>L</td><td>L</td><td>L</td><td>18 bits</td><td>Setting prohibited</td></tr><tr><td>L</td><td>L</td><td>H</td><td>8 bits</td><td>Setting prohibited</td></tr><tr><td>L</td><td>H</td><td>L</td><td>8 bits</td><td>18 bits</td></tr><tr><td>L</td><td>H</td><td>H</td><td>8 bits</td><td>Setting prohibited</td></tr><tr><td>H</td><td>L</td><td>L</td><td>16 bits</td><td>16 bits</td></tr><tr><td>H</td><td>L</td><td>H</td><td>16 bits</td><td>Setting prohibited</td></tr><tr><td>H</td><td>H</td><td>L</td><td>16 bits</td><td>Setting prohibited</td></tr><tr><td>H</td><td>H</td><td>H</td><td>16 bits</td><td>Setting prohibited</td></tr></table>	DTX0	DTX1	DTX2	i80/M68 Parallel	Serial	L	L	L	18 bits	Setting prohibited	L	L	H	8 bits	Setting prohibited	L	H	L	8 bits	18 bits	L	H	H	8 bits	Setting prohibited	H	L	L	16 bits	16 bits	H	L	H	16 bits	Setting prohibited	H	H	L	16 bits	Setting prohibited	H	H	H	16 bits	Setting prohibited
					DTX0	DTX1	DTX2	i80/M68 Parallel	Serial																																								
					L	L	L	18 bits	Setting prohibited																																								
					L	L	H	8 bits	Setting prohibited																																								
					L	H	L	8 bits	18 bits																																								
					L	H	H	8 bits	Setting prohibited																																								
					H	L	L	16 bits	16 bits																																								
					H	L	H	16 bits	Setting prohibited																																								
					H	H	L	16 bits	Setting prohibited																																								
					H	H	H	16 bits	Setting prohibited																																								
RGB_DTX1, RGB_DTX2	RGB interface bus width selection	242, 240	Input	<div>This pin selects the bus width of RGB interface (it is invalid for the CPU interface).</div> <table><tr><th>RGB_DTX1</th><th>RGB_DTX2</th><th>RGB Interface Bus Width</th></tr><tr><td>L</td><td>L</td><td>18 bits</td></tr><tr><td>L</td><td>H</td><td>16 bits</td></tr><tr><td>H</td><td>L</td><td>16 bits</td></tr><tr><td>H</td><td>H</td><td>6 bits</td></tr></table>	RGB_DTX1	RGB_DTX2	RGB Interface Bus Width	L	L	18 bits	L	H	16 bits	H	L	16 bits	H	H	6 bits																														
					RGB_DTX1	RGB_DTX2	RGB Interface Bus Width																																										
					L	L	18 bits																																										
					L	H	16 bits																																										
					H	L	16 bits																																										
H	H	6 bits																																															
PSX	CPU interface mode selection	232	Input	<div>This pin selects the mode of the CPU interface.</div> <div>L: i80/M68 interface, H: Serial interface</div>																																													
/CS	Chip select	220	Input	<div>This pin is used for chip select signals. When /CS = L, the chip is active and can perform data I/O operations including command and data I/O.</div>																																													
/RESET	Reset	222	Input	<div>When /RESET is L, an internal reset is performed. The reset operation is executed at the /RESET signal level. Be sure to perform reset via this pin at power application.</div> <div>/RESET is valid when pulse width is over 10 μs.</div>																																													
/RD (E)	Read (Enable)	228	Input	<div>When i80 series parallel data transfer (/RD) has been selected, the signal at this pin is used to enable read operations. Data is output to the data bus only when this pin is low.</div> <div>When M68 series parallel data transfer (E) has been selected, the signal at this pin is used to enable read/write operations.</div>																																													
/WR (R,/W)	Write (Read/write)	226	Input	<div>When i80 series parallel data transfer (/WR) has been selected, the signal at this pin is used to enable write operations.</div> <div>When M68 series parallel data transfer (R,/W) has been selected, this pin is used to determine the direction of data transfer.</div> <div>L: Write, H: Read</div>																																													
C86	Select interface	236	Input	<div>This pin is used to switch between interface modes (i80 series CPU or M68 series CPU).</div> <div>L: Selects i80 series CPU mode, H: Selects M68 series CPU mode</div>																																													
SI	Serial input	216	Input	<div>This pin is data input of serial interface.</div>																																													
SCL	Serial clock	218	Input	<div>This pin is clock input of serial interface.</div>																																													

(2/3)

Symbol	Pin Name	Pad No.	I/O	Function															
D ₀ to D ₁₇	Data bus for both CPU and RGB interface	173, 175, 177, 179, 181, 183, 185, 187, 189, 191, 193, 195, 197, 199, 201, 203, 205, 207	I/O	These pins comprise 18-bit bi-directional data bus.															
HSYNC	Horizontal sync signal	230	Input	This is the horizontal sync signal of the RGB interface.															
VSYNC	Vertical sync signal	229	Input	This is the vertical sync signal of the RGB interface.															
DOTCLK	Dot clock	231	Input	This is the dot clock signal of the RGB interface.															
RS	Data/command selection	224	Input	When parallel data transfer has been selected, this pin is usually connected to the least significant bit of the standard CPU address bus and is used to distinguish between data from display data and commands. RS = L: Indicates that data from D ₀ to D ₁₇ is command. RS = H: Indicates that data from D ₀ to D ₁₇ is data.															
CSTB	Frame synchronize signal	172	Output	This pin outputs signal synchronized frame leveled by interface power supply voltage (V _{CCIO}).															
RESET_SEL	Reset selection signal	165	Input	This pin selects initialization of the register by /RESET pin input. H: Hard/command reset valid (In case of selecting register mode 1 or 3, only E2OPC [R68] and DC/DC operation setting [R24/R257] register is valid for hard reset. L: Only command reset is valid															
REGSEL1, REGSEL0	Register mode selection	234, 235	Input	The μPD161704A builds in two registration tables and two register initialization modes. These modes can be chosen by setup of this pin. For more details about register mode, refer to 9. RESET . <table border="1"><thead><tr><th>REGSEL1</th><th>REGSEL0</th><th>Mode Setting</th></tr></thead><tbody><tr><td>L</td><td>L</td><td>Register mode 1</td></tr><tr><td>L</td><td>H</td><td>Register mode 2</td></tr><tr><td>H</td><td>L</td><td>Register mode 3</td></tr><tr><td>H</td><td>H</td><td>Register mode 4</td></tr></tbody></table>	REGSEL1	REGSEL0	Mode Setting	L	L	Register mode 1	L	H	Register mode 2	H	L	Register mode 3	H	H	Register mode 4
REGSEL1	REGSEL0	Mode Setting																	
L	L	Register mode 1																	
L	H	Register mode 2																	
H	L	Register mode 3																	
H	H	Register mode 4																	
IF_SHARE	Data bus switch selection	245	Input	This pin selects the mode which uses the data bus D ₀ to D ₁₇ for CPU access, or sharing it with the data bus of RGB interface. L: D ₀ to D ₁₇ is interface only for CPU. H: D ₀ to D ₁₇ is input pin only for RGB In case of selecting this mode, command transfer is available only for serial interface (both register read and data read are impossible).															
OSCSEL	Oscillation signal select	163	Input	This pin is used to select the oscillation signal. L: Selects CR on-chip oscillator. H: Selects oscillator connected to external resistor															
OSCIN	Oscillation signal	160 161	Input	This is the oscillation signal pin. OSCEL = H: Be sure to connect 36 kΩ resistor between OSCIN and OSCOUT pin.															
OSCOUT			Output	OSCEL = L: Leave OSCIN and OSCOUT pin open.															

(3/3)

Symbol	Pin Name	Pad No.	I/O	Function
EPEN	Valid for external E ² PROM	167	Input	This pin selects valid or invalid for external E ² PROM. L: Valid for external E ² PROM H: Invalid for external E ² PROM
EDI	Data input for E ² PROM interface	168	Input	This pin is data input for E ² PROM interface. It is used for reading of the data of E ² PROM. It connects with DOUT (data out pin) of E ² PROM.
ECS	Chip select for E ² PROM interface	169	Output	This pin is used as the chip select pin for the E ² PROM interface. When ECS = H, the E ² PROM goes to active status, after which data is transferred. This pin is connected to the E ² PROM's CS (chip select) pin.
<R> ESK	Serial clock for E ² PROM interface	170	Output	This pin is CLK for E ² PROM interface. This is the E ² PROM clock for which has 8 divided circumferences in internal oscillator. In the fall of ESK, data is outputted from EDO to E ² PROM. It connects with CLK (shift clock pin) of E ² PROM.
EDO	Data output for E ² PROM interface	171	Output	This pin is data output for E ² PROM interface. Data is outputted to E ² PROM. It connects with DIN (data-in pin) of E ² PROM.

3.3 Driver Control Pins

Symbol	Pin Name	Pad No.	I/O	Function
Y ₁ to Y ₇₂₀	Source output	504 to 863, 865 to 1224	Output	These pins are source output pins.
G ₀ to G ₃₂₁	Gate output	1399 to 1340, 1333 to 1233, 335 to 394, 401 to 501	Output	These pins are gate output pins (G ₀ and G ₃₂₁ are dummy outputs).
VCOMHM	Common high-level output	76 to 80	Output	<COMONM [R30] = 1> Output high level of VCOM voltage. This pin changes voltage, corresponding DA0 to DA5 [R31], MCDA0 to MCDA6 [R32]. Connect to capacitor between V _{ss} . <COMONM [R30] = 0> This is open when not using.
VCOMLM	Common low-level output	87 to 91	Output	<COMONM [R30] = 1> Output low level of VCOM voltage. This pin changes voltage, corresponding DA0 to DA5 [R31], MCDA0 to MCDA6 [R32]. Connect to capacitor between V _{ss} . <COMONM [R30] = 0> This is open when not using.
VCOMM	VCOM output	66 to 73	Output	<COMONM [R30] = 1> Output VCOM voltage which synchronizing input VCINM. Connect to common pin of LCD panel. <COMONM [R30] = 0> This is open when not using.
VCOMINM	VCOM center voltage input	75	Input	This is VCOM center voltage input pin. When COMINM [R32] = 0, connect VCOMINM pin to PV _{ss} . <COMINM [R32] = 0> Internal D/A valid <COMINM [R32] = 1> VCOMINM input voltage valid

3.4 Test or Other Pins

Symbol	Pin Name	Pad No.	I/O	Function
CONTACT1 to CONTACT4	For Bump resistance measurement	254, 255, 290, 291	–	This is the pin used for Bump resistance measurement. CONTACT1, 2 and CONTACT3, 4 short-circuit inside IC, respectively. When not use it, leave open.
TOUT0 to TOUT17	Test output	174, 176, 178, 180, 182, 184, 186, 188, 190, 192, 194, 196, 198, 200, 202, 204, 206, 208	Output	This is output pin when IC is in test mode. Normally, leave it open.
TDELAY0 to TDELAY2, TSTRTST, TSTVIHL, TOSCI, TOSCSELI,	Test input	219, 221, 223, 227, 225, 158, 159,	Input	These input pins are to set up test mode of IC. Normally, connected it to V _{SS} or open.
VSTBY, TWPNL	Test input	247, 244	Input	This is input pin when IC is in test mode. Normally, connected it to V _{SS} .
TVREFR, TGCLK, TGSTB, TGOE1S, TGOE2S, TRL	Test output	48, 212, 213, 210, 211, 214	Output	This is output pin when IC is in test mode. Normally, leave it open.
DUMMY	Dummy	1, 74, 81 to 86, 92 to 99, 256 to 289, 327 to 334, 395 to 400, 502, 503, 864, 1225 to 1232, 1334 to 1339, 1400 to 1406	–	Dummy pin

4. PIN I/O CIRCUITS AND RECOMMENDED CONNECTION OF UNUSED PINS

The I/O circuit types of each pin and recommended connection of unused pins are described below.

(1/2)

Pin Name	Input Type	I/O	Power Supply	Recommended Connection of Unused Pins		Note
				Parallel Interface	Serial Interface	
PSX	Schmitt trigger	Input	V _{CCIO}	Mode setting pin		1
RGB_DTX1, RGB_DTX2	Schmitt trigger	Input	V _{CCIO}	Mode setting pin		1
DTX0 to DTX2	Schmitt trigger	Input	V _{CCIO}	Mode setting pin		1
REGSEL0, REGSEL1	Schmitt trigger + low path filter	Input	V _{CCIO}	Mode setting pin		1
IF_SHARE	Schmitt trigger	Input	V _{CCIO}	Mode setting pin		1
RS	Schmitt trigger	Input	V _{CCIO}	Register setting pin		—
/RD(E), /WR	Schmitt trigger	Input	V _{CCIO}	Connect to V _{CCIO} (when i80 series interface)	Connect to V _{CCIO} or V _{SS}	1
C86	Schmitt trigger	Input	V _{CCIO}	Mode setting pin	Connect to V _{CCIO} or V _{SS}	1
D ₀ to D ₁₇	Schmitt trigger	I/O	V _{CCIO}	—	Connect to V _{SS}	—
SI, SCL	Schmitt trigger	Input	V _{CCIO}	Connect to V _{CCIO} or V _{SS}	—	—
HSYNC	Schmitt trigger	Input	V _{CCIO}	Connect to V _{CCIO} or V _{SS}		—
VSNC	Schmitt trigger	Input	V _{CCIO}	Connect to V _{CCIO} or V _{SS}		—
DOTCLK	Schmitt trigger	Input	V _{CCIO}	Connect to V _{CCIO} or V _{SS}		—
/RESET	Schmitt trigger + low path filter	Input	V _{CCIO}	Always reset on power application		—
EPEN	Schmitt trigger	Input	V _{CCIO}	Mode setting pin		1
EDI	Schmitt trigger	Input	V _{CCIO}	Connect to V _{CCIO} or V _{SS}		—
ECS	—	Output	V _{CCIO}	Leave open		—
ESK	—	Output	V _{CCIO}	Leave open		—
EDO	—	Output	V _{CCIO}	Leave open		—
CSTB	—	Output	V _{CCIO}	Leave open		—
RESET_SEL	Schmitt trigger	Input	V _{CCIO}	Connect to V _{CCIO} or V _{SS}		—
OSCIN	—	Input	V _{DC}	Leave open		—
OSCOU	—	Output	V _{DC}	Leave open		—
OSCSEL	—	Input	V _{DC}	Mode setting pin		2
Y ₁ to Y ₇₂₀	—	Output	V _S	Leave open		—
G ₀ to G ₃₂₁	—	Output	V _{GH} , V _{GL}	Leave open		—

Notes 1. Connect to V_{CCIO} or V_{SS}, depending on the mode selected.

2. Connect to V_{DC} or V_{SS}, depending on the mode selected.

(2/2)

Pin Name	Input Type	I/O	Power Supply	Recommended Connection of Unused Pins		Note
				Parallel Interface	Serial Interface	
CONTACT1 to CONTACT4	—	—	—	Leave open		—
TOUT0 to TOUT17	—	Output	V _{CCIO}	Leave open		—
VSTBY	—	Output	V _{DC}	Connect to V _{SS}		—
TVREFR	—	Output	V _{DD}	Leave open		—
TWPNL	—	Output	V _{CCIO}	Connect to V _{SS}		—
TSTRST	—	Input	V _{CCIO}	Connect to V _{SS} or open		—
TSTVIHL	—	Input	V _{CCIO}	Connect to V _{SS} or open		—
TOSCI	—	Input	V _{DC}	Connect to V _{SS} or open		—
TOSCSELI	—	Input	V _{DC}	Connect to V _{SS} or open		—
TDELAY0 to TDELAY2	—	Input	V _{CCIO}	Connect to V _{SS} or open		—
TGCLK, TGSTB, TGOE1S, TGOE2S, TRL	—	Input	—	Leave open		—

5. DESCRIPTION OF FUNCTIONS

5.1 CPU Interface

5.1.1 Selection of interface type (Each common register mode)

The μPD161704A chip transfers data using a RGB interface (18/16/6-bit), i80/M68 parallel interface (18/16/8-bit), and serial interface (18/16-bit). The PSX, DTX0 to DTX2, RGB_DTX1, and RGB_DTX2 pins are used to select the modes shown in the Table 5–1 below. Note that the i80/M68 parallel interface and serial interface can write data to the display data RAM and registers, but that the RGB interface can write data only to the display data RAM.

Table 5–1. CPU Interface Mode (IF_SHARE = L)

PSX	DTX0	DTX1	DTX2	Mode	/RD (E)	/WR (R,/W)	C86	D ₁₇ , D ₁₆	D ₁₅ to D ₁₀	D ₉	D ₈	D ₇ to D ₁	D ₀	SI, SCL
L	L	L	L	18-bit parallel	/RD (E)	/WR (R,/W)	C86	D ₁₇ , D ₁₆	D ₁₅ to D ₁₀	D ₉	D ₈	D ₇ to D ₁	D ₀	Hi-Z ^{Note}
	H	L	L	16-bit parallel	/RD (E)	/WR (R,/W)	C86	Hi-Z ^{Note}	D ₁₅ to D ₁₀	D ₉	D ₈	D ₇ to D ₁	D ₀	Hi-Z ^{Note}
		H	H											
		H	L											
	L	L	H	8-bit parallel	/RD (E)	/WR (R,/W)	C86	D ₁₇ , D ₁₆	D ₁₅ to D ₁₀	Hi-Z ^{Note}	D ₈	D ₇ to D ₁	Hi-Z ^{Note}	Hi-Z ^{Note}
		H	L											
		H	H											
H	L	H	L	18-bit serial	X	X	X	Hi-Z ^{Note}	Hi-Z ^{Note}	Hi-Z ^{Note}	Hi-Z ^{Note}	Hi-Z ^{Note}	Hi-Z ^{Note}	SI, SCL
	H	L	L	16-bit serial										
Other then above				Setting prohibited										

Remark X: Don't care

Note Hi-Z: High impedance (low clamping inside)

Table 5-2. RGB Interface Mode (IF_SHARE = H)

PSX	RGB_DTX1	RGB_DTX2	Mode	/RD (E)	/WR (R,/W)	C86	SI, SCL	D17, D16	D15 to D13	D12	D11 to D8	D7 to D1	D0
L	X	X	—	/RD (E) ^{Note2}	/WR (R,/W) ^{Note2}	C86	Hi-Z ^{Note1}	D17, D16	D15 to D13	D12	D11 to D8	D7 to D1	D0
H	H	L	16-bit	X	X	X	SI, SCL	Hi-Z ^{Note1}	D15 to D13	D12	D11 to D8	D7 to D1	D0
	L	H						D17, D16	D15 to D13	Hi-Z ^{Note1}	D11 to D8	D7 to D1	Hi-Z ^{Note1}
	L	L	18-bit					D17, D16	D15 to D13	D12	D11 to D8	D7 to D1	D0
	H	H	6-bit					Hi-Z ^{Note1}	Hi-Z ^{Note1}	Hi-Z ^{Note1}	Hi-Z ^{Note1}	D7, D6: Hi-Z ^{Note1} D5 to D1	D0
Other then above				Setting prohibited									

Remark X: Don't care

Notes 1. Hi-Z: High impedance (low clamping inside)

2. When use it by IF_SHARE = H in parallel interface (PSX = L), use /CS, /RD (E) and /WR (R,/W) in non-active state.

5.1.2 Selection of data transfer mode

When the 18-bit parallel interface is selected, the length of 1 pixel is fixed to 18 bits. With the 16-bit or 8-bit parallel interface, however, the length of 1 pixel can be selected from 18 or 16 bits.

If the 16-bit or 8-bit parallel interface is selected, therefore, several modes of transferring data to the display RAM are selectable.

[16-bit parallel interface]

<When 1 pixel = 18 bits>

<1> Transferring 16-bit data transfer + 2-bit data transfer two times (DTX0 = H, DTX1 = H, DTX2 = H)

1 pixel = 18-bit data is divided into 16-bit data and 2-bit data for transfer, as shown in Figure 5-3.

<R> <2> Transferring 9 + 9-bit data transfer two times (DTX0 = H, DTX1 = H, DTX2 = L)

1 pixel = 18-bit data transfer by 2 times transmission of 9-bit data as shown in Figure 5-4.

<When 1 pixel = 16 bits>

<1> 16-bit data transfer (DTX0 = H, DTX2 = L, DTX3 = L)

Display data of 1 pixel is transferred by one transmission as shown in Figure 5-5 to 5-8. Because 1 pixel is 16 bits long, the number of display colors is limited to 65,536.

[8-bit parallel interface]

< When 1 pixel = 18 bits>

<1> Transferring 6 + 6 + 6-bit data three times (DTX0 = L, DTX1 = H, DTX2 = L)

1 pixel = 18-bit data is divided into three 6-bit data for transfer, as shown in Figure 5-9.

<2> Transferring 8 + 8 + 2-bit data three times (DTX0 = L, DTX1 = H, DTX2 = H)

1 pixel = 18-bit data transfer by 3 times transmission of 8-bit data transfer two times + 2-bit data transfer as shown in Figure 5-10.

<Where 1 pixel = 16 bits>

<1> Transferring 8 + 8 bit twice (DTX0 = L, DTX1 = L, DTX2 = H)

1 pixel is divided into two 8-bit data for transfer, as shown in Figure 5-11. Because 1 pixel is 16 bits long, the number of display colors is limited to 65,536.

1 pixel of the μ PD161704A display RAM consists of 18 bits. If the 16-bit parallel interface is used to transfer 16 bits as 1 pixel (DTX1 = 0), therefore, the data transferred by the CPU (16 bits) runs short by 2 bits, and these 2 bits must be made up for.

For how to do this, refer to Figures 5-5, 5-6 and 5-11.

<R>

Table 5-3. Interfaces and Data Transfer Modes

IF_SHARE = L

PSX	DTX0	DTX1	DTX2	RGB_DTX1	RGB_DTX2	Interface Mode	Number of Data of 1 Pixel	Mode of Transferring 1-Pixel Data
L	L	L	L	L/H ^{Note}	L/H ^{Note}	18-bit parallel	18-bit	18-bit transfer
		H	H			8-bit parallel	18-bit	Transferring 8+8+2-bit three times
		H	L					Transferring 6+6+6-bit three times
		L	H				16-bit	Transferring 8+8-bit two times
	H	H	H			16-bit parallel	18-bit	Transferring 16+2-bit two times
		H	L					Transferring 9+9-bit two times
		L	H				16-bit	16-bit transfer (D17 to D10, D8 to D1)
		L	L					16-bit transfer (D15 to D0)
H	H	L	L			16-bit serial	16-bit	16-bit transfer
	L	H	L			18-bit serial	18-bit	18-bit transfer

Note When IF_SHARE = L, both RGB_DTX1 and RGB_DTX2 setting are invalid.

IF_SHARE = H

PSX	DTX0	DTX1	DTX2	RGB_DTX1	RGB_DTX2	Interface Mode	Number of Data of 1 Pixel	Mode of Transferring 1-Pixel Data
H	L/H	L/H	L/H	H	L	-	16-bit	16-bit transfer (D15 to D0)
				L	H			16-bit transfer (D17 to D13, D11 to D1)
				L	L		18-bit	18-bit transfer
				H	H			Transferring 6-bit three times

Remark When it is not using serial interface, it regards as PSX = 0, therefore, DTX0 to DTX2 are “Don’t care”.

Figure 5–1. Relationship between Bus Data and Display RAM Data (18-bit parallel interface)

Data bus side

18-bit data																	
D ₁₇	D ₁₆	D ₁₅	D ₁₄	D ₁₃	D ₁₂	D ₁₁	D ₁₀	D ₉	D ₈	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
RAM D ₁₇	RAM D ₁₆	RAM D ₁₅	RAM D ₁₄	RAM D ₁₃	RAM D ₁₂	RAM D ₁₁	RAM D ₁₀	RAM D ₉	RAM D ₈	RAM D ₇	RAM D ₆	RAM D ₅	RAM D ₄	RAM D ₃	RAM D ₂	RAM D ₁	RAM D ₀
R data						G data						B data					
1 pixel																	

Display RAM side

Figure 5–2. Relationship between Bus Data and Display RAM Data (18-bit RGB interface)

Data bus side

18-bit data																	
D ₁₇	D ₁₆	D ₁₅	D ₁₄	D ₁₃	D ₁₂	D ₁₁	D ₁₀	D ₉	D ₈	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
RAM D ₁₇	RAM D ₁₆	RAM D ₁₅	RAM D ₁₄	RAM D ₁₃	RAM D ₁₂	RAM D ₁₁	RAM D ₁₀	RAM D ₉	RAM D ₈	RAM D ₇	RAM D ₆	RAM D ₅	RAM D ₄	RAM D ₃	RAM D ₂	RAM D ₁	RAM D ₀
R data						G data						B data					
1 pixel																	

Display RAM side

**Figure 5–3. Relationship between Bus Data and Display RAM Data
(1-pixel/18-bit mode, 16-bit parallel interface (DTX0, DTX1, DTX2 = H, H, H))**

Data bus side

16-bit data (at 1-byte)																2-bit data (at 2-byte)	
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	D1	D0
RAM D17	RAM D16	RAM D15	RAM D14	RAM D13	RAM D12	RAM D11	RAM D10	RAM D9	RAM D8	RAM D7	RAM D6	RAM D5	RAM D4	RAM D3	RAM D2	RAM D1	RAM D0
R data						G data						B data					
1 pixel																	

Display RAM side

Caution Data D₂ to D₁₅ of the second byte are treated as invalid data when the 16-bit parallel interface is used.

Figure 5-4. Relationship between Bus Data and Display RAM Data
(1-pixel/18-bit mode, 16-bit parallel interface (DTX0, DTX1, DTX2 = H, H, L))






Figure 5-5. Relationship between Bus Data and Display RAM Data
(1-pixel/16-bit mode, 16-bit parallel interface (DTX0, DTX1, DTX2 = H, L, L))




Note When in used 16-bit parallel interface, display RAM data D₁₂ and D₀ are supplemented by D₁₅ and D₄ of bus data respectively, and written to the display RAM as 18-bit data.

Figure 5-6. Relationship between Bus Data and Display RAM Data
(1-pixel/16-bit mode, 16-bit parallel interface (DTX0, DTX1, DTX2 = H, L, H))




Note When in used 16-bit parallel interface (DTX0, DTX1, DTX2 = H, L, H), display RAM data D₁₂ and D₀ are supplemented by D₁₇ and D₅ of bus data respectively, and written to the display RAM as 18-bit data.

Figure 5-7. Relationship between Bus Data and Display RAM Data
(16-bit RGB interface (RGB_DTX1, RGB_DTX2 = H, L))




Note When in used 16-bit parallel interface, display RAM data D₁₂ and D₀ are supplemented by D₁₅ and D₄ of bus data respectively, and written to the display RAM as 18-bit data.

Figure 5–8. Relationship between Bus Data and Display RAM Data
(16-bit RGB interface (RGB_DTX1, RGB_DTX2 = L, H))




Note When In used 16-bit parallel interface, display RAM data D₁₂ and D₀ are supplemented by D₁₇ and D₅ of bus data respectively, and written to the display RAM as 18-bit data.

Figure 5–9. Relationship between Bus Data and Display RAM Data
(1-pixel/18-bit mode, 8-bit parallel interface (DTX0, DTX1, DTX2 = L, H, L))




Caution Display data D₆ and D₇ of the 8-bit parallel interface are treated as invalid data.

Figure 5–10. Relationship between Bus Data and Display RAM Data
(1-pixel/18-bit mode, 8-bit parallel interface (DTX0, DTX1, DTX2 = L, H, H))



Caution Display data D₂ to D₇ of the 3 word treated as invalid data.

Figure 5–11. Relationship between Bus Data and Display RAM Data
(1-pixel/16-bit mode, 8-bit parallel interface (DTX0, DTX1, DTX2 = L, L, H))



Note When in used 8-bit parallel interface, display RAM data D₀ and D₁₂ are supplemented by bit D₇ of the first byte of the bus data and bit D₄ of the second byte of the bus data, and written to the display RAM as 18-bit data

Figure 5–12. Relationship between Bus Data and Display RAM Data (6-bit RGB interface)




Figure 5–13. Relationship between Bus Data and Display RAM Data (18-bit serial interface)





Figure 5-14. Relationship between Bus Data and Display RAM Data (16-bit serial interface)



Note When in used 16-bit serial interface, display RAM data D₁₂ and D₀ are supplemented by D₁₅ and D₄ of bus data respectively, and written to the display RAM as 18-bit data.

Figure 5-15. 16-bit Parallel Interface Data Transfer (1-pixel/18-bit mode)




Figure 5–16. 8-bit Parallel Interface Data Transfer (1-pixel/16-bit mode)




Figure 5-17. 8-bit Parallel Interface Data Transfer (1-pixel/18-bit mode)






Figure 5-18. Relationship between Bus Data and Setting Data in 18-bit Parallel Interface Mode

• 18-bit parallel interface

<Read/write in command>



<Read/write in display data (1 pixel = 18-bit)>







Figure 5–19. Relationship between Bus Data and Setting Data in 16-bit Parallel Interface Mode
(except for DTX0, DTX1, DTX2 = H, L, L)

• 16-bit parallel interface

<Read/write in command>



<Read/write in display data (1 pixel = 16-bit) >







Figure 5–20. Relationship between Bus Data and Setting Data in 16-bit Parallel Interface Mode
(DTX0, DTX1, DTX2 = H, L, H)

• 16-bit parallel interface

<Read/write in command>



<Read/write in display data (1 pixel = 16-bit) >







Figure 5–21. Relationship between Bus Data and Setting Data in 8-bit Parallel Interface Mode

8-bit parallel interface

<Read/write in command>



<Read/write in display data (1 pixel = 16-bit) >







Figure 5–22. Relationship between Bus Data and Setting Data in 16-bit Serial Interface Mode

• 16-bit serial interface

<Write in command>



<Write in display data (1 pixel = 16-bit) >









Figure 5–23. Relationship between Bus Data and Setting Data in 18-bit Serial Interface Mode

• 18-bit serial interface

<Write in command>



<Write in display data (1 pixel = 18-bit)>



5.1.3 RGB interface (Each common register mode)

The μPD161704A can be directly connected to the RGB interface when NWRGB (bit D₂) of R2 register is set to 1.

The HSYNC and VSYNC signals establish synchronization in the horizontal and vertical direction, respectively, and data input to the data bus (D₁₇ to D₀) is latched in synchronization with DOTCLK. For the electrical specifications, refer to 11.


ELECTRICAL SPECIFICATIONS.

When the RGB interface is selected, the display output timing can be selected from <HSYNC/VSYNC/DOTCLK> or <internal oscillation clock>. It can also be selected whether the data input from the RGB interface is to be written to the display RAM or not.

The mode in which the data input from the RGB interface is not written to the display data RAM and is used for display output is called the through mode (the display output timing is generated by HSYNC/VSYNC/DOTCLK).

The mode in which the data input from the RGB interface is written to the display data RAM for display output is called the capture mode. In the capture mode, the display output timing can be selected from < HSYNC/VSYNC/DOTCLK > or <internal oscillation clock>.

Movement of μPD161704A when making display output timing into <HSYNC/VSYNC/DOTCLK> is as follows.



Note 323 = 320-display line + 3-dummy line

Remark When VSYNC and HSYNC are low active and DOTCLK is latched (VSEG, HSEG and DCKEG pins are L and BPSEL = 0, respectively) about data in the rising edge.

Caution As for low active and VSYNC and HSYNC, DOTCLK latch data by the rising edge when RGB 18/16-bit mode is selected. Moreover, low active is latched by the rising edge of the 3rd shot at the time of RGB 6-bit mode selection, and, as for DOTCLK, VSYNC and HSYNC latch data.

In addition, an RGB data invalid mode is also available. In this mode, data input from a motion picture chip via the RGB interface is ignored. Note that only data input from the RGB interface is ignored in this mode and that access from the i80/M68 parallel interface and serial interface is possible.

<R> However, mode selection operates NWRGB, RGBS, and DISPCK bits of R2 register on shown as follows.

Table 5-4. RGB Interface Mode Selection

R2			RGB Interface		
NWRGB D ₂	RGBS D ₁	DISPCK D ₀	Mode	Display Output Timing Clock	Writing from RGB Interface to Display Data RAM
1	0	0/1	Through mode	HSYNC/VSYNC/DOTCLK	No
1	1	1	Capture mode	HSYNC/VSYNC/DOTCLK	Yes
1	1	0		Internal oscillation clock	
0	0/1	1	RGB data invalid mode	HSYNC/VSYNC/DOTCLK	No
		0		Internal oscillation clock	

When capture mode is selected, DOTCLK is used as a write-in signal to a display data RAM. In addition, X addresses of an address pointer are reset by the HSYNC signal, and an increment is carried out by DOTCLK. Y address is reset by the VSYNC signal and an increment is carried out by HSYNC signal.

The blanking period can be set by the horizontal back porch register and vertical back porch register. When in RGB 6-bit mode, the value which increased the value of a level back porch register 3 times comes back porch period.


The active levels of HSYNC and VSYNC can be set. In addition, the active level of DOTCLK can also be set. In the through mode, however, the partial function and window access mode cannot be used.

[Example of using RGB interface]

<Through mode>

In the through mode, the area to be displayed by the RGB interface is specified by the RGB interface start line register (RGBST [8:0], R16) and RGB interface end line register (RGBED [8:0], R17). The data written to the display data RAM are displayed in areas other than the RGB interface area. In the through mode, the display data RAM and registers can be accessed (written or read) by the i80/M68 interface or serial interface when an access is made by the RGB interface.

Therefore, an operation such as rewriting the time or antenna by a base band IC while inputting motion picture data from a DSP via the RGB interface can be performed.




<Capture mode>

In the capture mode, the area set in the window access mode is written by the RGB interface (CAPXMIN [7:0], CAPXMAX [7:0], CAPYMIN [8:0], CAPYMAX [8:0], R18 to R21).

Even in this mode, the i80/M68 parallel interface or serial interface, which are shared with the RGB interface, can be used.

Note, however, that data can be written to a register while the RGB interface is accessed, but that the RAM cannot be accessed. Make sure that only one of these accesses is made (shift to the RGB data invalid mode so that RGB data is not input).



<Notes on using RGB interface>

<1> Be sure to input data from the RGB interface every frame.

<2> When changing the mode (e.g., from the through mode to the capture mode, and vice versa), issue defined mode of selection command after once always setting RGB invalid mode.

<3> It is a shift flow from the time of internal oscillation use (DISPCK [R2] = 0) to each mode as a display clock.

(1) RGB interface invalid mode
(display clock: DOT)

NWRGB	RGBS	DISPCK
X	X	0

↓

NWRGB	RGBS	DISPCK
0	X	1

↓

WAIT time 1

↓

Shift to RGB interface invalid mode (DOT)

(2) Through mode
(display clock: DOT)

NWRGB	RGBS	DISPCK
X	X	0

↓

NWRGB	RGBS	DISPCK
0	X	1

↓

WAIT time 1

↓

NWRGB	RGBS	DISPCK
1	0	1

↓

VSYNC

↓

Shift to through mode (DOT)

(3) Capture mode
(display clock: internal oscillator)

NWRGB	RGBS	DISPCK
X	X	0

↓

NWRGB	RGBS	DISPCK
0	X	0

↓

WAIT time 1

↓

NWRGB	RGBS	DISPCK
1	1	0

↓

VSYNC

↓

Shift to capture mode (internal oscillator)

(4) Capture mode
(display clock: DOT)

NWRGB	RGBS	DISPCK
X	X	0

↓

NWRGB	RGBS	DISPCK
0	X	1

↓

WAIT time 1

↓

NWRGB	RGBS	DISPCK
1	1	1

↓

VSYNC

↓

Shift to capture mode (DOT)

Remark WAIT time 1: Set sufficient time of one or more frames.

<4> It is a shift flow from the time of DOTCLK use (DISPCK [R2] = 1) to each mode as a display clock.

(5) RGB interface invalid mode
(display clock: internal oscillator)

NWRGB	RGBS	DISPCK
X	X	1

↓

NWRGB	RGBS	DISPCK
0	X	0

↓

WAIT time 2

↓

Shift to RGB interface invalid
(internal oscillator) mode

(6) Through mode
(display clock: DOT)

NWRGB	RGBS	DISPCK
X	X	1

↓

NWRGB	RGBS	DISPCK
0	X	1

↓

WAIT time 3

↓

NWRGB	RGBS	DISPCK
1	0	1

↓

VSYNC

↓

Shift to through mode (DOT)

(7) Capture mode
(display clock: internal oscillator)

NWRGB	RGBS	DISPCK
X	X	1

↓

NWRGB	RGBS	DISPCK
0	X	0

↓

WAIT time 3

↓

NWRGB	RGBS	DISPCK
1	1	0

↓

VSYNC

↓

Shift to capture mode (OSC)

(8) Capture mode
(display clock: DOT)

NWRGB	RGBS	DISPCK
X	X	1

↓

NWRGB	RGBS	DISPCK
0	X	1

↓

WAIT time 3

↓

NWRGB	RGBS	DISPCK
1	1	1

↓

VSYNC

↓

Shift to capture mode (DOT)

Remarks 1. WAIT time 2: External clock for two frames is required.

2. WAIT time 3: External clock + VSYNC for one frame is required.

<5> Data (back porch period is included) of one line should be set within the period of HSYNC to HSYNC.

<6> Data (back porch period is included) of one frame should be set within the period of VSYNC to VSYNC.

<7> INC function cannot be used about the writing to the display data RAM at the time of capture mode.


However, ADX and an ADR function can be used.

<8> A setup of XA [7:0], YA [8:0], XMN [7:0], XMX [7:0], YMN [8:0], YMX [8:0], R6 to R11 is invalid at the time of RGB interface mode (since these are set up of CPU interface).

<9> The period from "the DOTCLK standup after falling of HSYNC" to "the standup of DOTCLK after HSYNC standup" should not start VSYNC. For more details, refer to the next Figure 5-24.

<R> Figure 5–24. Example of HSYNC, VSYNC, and DOTCLK Input Timing (both HSYNC and VSYNC are low active, and data latch by DOTCLK rising edge)

(1) BPSEL = 0



(2) BPSEL = 1



Figure 5–25. HSYNC and VSYNC Input Image Figure (when both HSYNC and VSYNC are high active)






Figure 5–26. RGB Interface Horizontal Period and Vertical Period Back Porch

Horizontal period back porch (Example of back porch number = 5)




Vertical period back porch (Example of back porch number = 3)

BPSEL (R112) = 20H



BPSEL (R112) = 21H



5.1.4 i80/M68 parallel interface (Each common register mode)

When the parallel interface has been selected, setting the C86 pin as either H or L enables a direct connection to an i80 series or M68 series CPU (Refer to Table 5–5 below).

Table 5–5.

C86	Mode	/RD (E)	/WR (R,/W)
H	M68 series CPU	E	R, /W
L	i80 series CPU	/RD	/WR

The data bus signal is identified according to the combination of the /RD (E), and /WR (R,/W) signals, as shown in the following Table 5–6.


Table 5–6.

M68 Series CPU	i80 Series CPU		Function
R,/W	/RD	/WR	
H	L	H	Read display data
L	H	L	Write display data

(1) i80 Series Parallel Interface

When i80 series parallel data transfer has been selected, data is written to the μPD161704A at L period of the /WR signal. The data is output to the data bus when the /RD signal is L.


Figure 5–27. i80 Series Interface Data Bus Status



(2) M68 Series Parallel Interface

When M68 series parallel data transfer has been selected, data is written at the H period of the E signal when the R,/W signal is L. In a data read operation, data is output at the rising edge of the E signal in a period when the R,/W signal is H. The data bus is released (Hi-Z) at the falling edge of the E signal.


Figure 5–28. M68 Series Interface Data Bus Status



5.1.5 VSYNC interface (Each common register mode)

The VSYNC interface in which the video display is possible is built in only by i80/M68 conventional parallel interface and a conventional frame synchronized signal (VSYNC).

By setting up with VIMD = 1, VSYNC interface comes usable. In VSYNC interface, internal display operation is synchronized by the frame synchronized signal (VSYNC). From i80/M68 interface, it abolishes that the data before rewriting and the data after rewriting are intermingled in one frame by writing display data in RAM at a write-in speed more than fixed speed from internal display operation.



In addition, if VSYNC comes active, being simultaneous (the above figure falling of VSYNC), when the writing from a system interface to RAM begins to be performed, it is necessary to write in data above the speed computed by the following expression of relations.

<R> In this mode, secure to keep width over 1 H MIN. for VSYNC active width.

[RAM write-in speed]

RAM write-in speed (MIN.) [Hz] < 1/ {one-line time (calibration time) / the number of one-line write-in data}

Remark The number of 1 line write-in data is the number of data for one line transmitted from CPU.

[Example 1 of calculation] When writing in data of 320 pixel of 240 RGB,

- Rewriting pixel size : 240 RGB x 320
- Interface : 16-bit package transmission
- One-line time : 51 μs (frame frequency of 60 Hz)

RAM write-in speed minimum value = 1/ (51 μs/240) = 4.62 MHz (when not taking variation in a calibration into consideration)

5.1.6 Serial interface (Each common register mode)

When the serial interface has been selected, if the chip is active ($/CS = L$), serial data input (SI) and serial clock input (SCL) can be received. When 18-bit serial interface is used, serial data is read from D₁₇ and then from D₁₆ to D₀ on the rising edge of the serial clock, via the serial input pin. This data is synchronized on the eighteenth serial clock's rising edge and is then converted to parallel data for processing.

When 16-bit serial interface is used, serial data is read from D₁₅ and then from D₁₄ to D₀ on the rising edge of the serial clock, via the serial input pin. This data is synchronized on the sixteenth serial clock's rising edge and is then converted to parallel data for processing.


Also, like using parallel interface, serial interface can judge what it is by RS input.

RS = L	RS = H
Index	Data

Remark When it writes in display RAM, it is possible by selecting specified register number same as register.

The serial interface signal chart is shown below.

Figure 5–29. Serial Interface Signal Chart (16-bit serial interface)



- Remarks**
1. If the chip is not active, the shift register and counter are reset to their initial settings.
 2. The data read function is disabled during serial interface mode.
 3. When using SCL wiring, take care concerning the possible effects of terminating reflection and noise from external sources. We recommend checking operation with the actual device.

5.1.7 Chip select (Each common register mode)

The μ PD161704A has a chip select pin (/CS). The CPU parallel interface and serial interface can be used only when /CS = L. When the chip select pin is inactive, D₀ to D₁₇ are set to high impedance (invalid) and input of RS, /RD, or /WR is not active.

Therefore, keep the chip select pin active for 1 cycle period of data transfer (until a read/write operation has been completed once in the parallel interface mode).

It is not necessary to keep the chip select signal active when successively transferring data. It may be non-active between data transfer operations.

5.1.8 Access to display data RAM and internal registers (Each common register mode)

Figures 5–30 to 5–34 show read/write accesses to the display data RAM and write accesses to internal registers 8-, 16-, and 18-bit parallel interface modes and serial interface mode.

Note that the display data RAM and registers can't read operation in the serial interface mode.

When the CPU accessed the μ PD161704A, the CPU only has to satisfy the AC standard requirement of the cycle time (t_{CYC}) and can transfer data at high speeds. Usually, it is not necessary for the CPU to take WAIT time into consideration.

However, in the vertical writing (INC = 1) which an address is changed in the direction of Y and written in it, note that the cycle time is severe rather than the case of the horizontal writing (INC = 0).

Figure 5-30. Read/Write in 16-/18-Bit Parallel Interface Mode






Figure 5-31. Read/Write in 8-Bit Parallel Interface Mode

<8-bit parallel interface>

<1> Display data RAM to write




<2> Read from display data RAM




Remark The read of the display data RAM cannot be performed in 8 + 8 + 2-bit transmission.

<3> Register to write




<4> Register to read



- Cautions**
1. While setting the writing to a register, set it the fixed input of the low level to RS pin. While setting the writing to a register, "index (upper 8 bit) + (bottom 8 bit)" period is pointed out.
 2. While setting the writing to display data RAM, set it the fixed input of the high level to RS pin. While setting the writing to display data RAM, a "data transfer for 1 pixel (1 register)" period is pointed out.
 3. When use 8-bit parallel interface, RS pin always start transfer after hard reset release, after set up 100 ns MIN. input of high level.


Figure 5-32. 18-bit Serial Interface Mode

<1> Index to write



Remark 16 bits of lower are used as an index among serial input data.


<2> Data to write



Remark In the case of register data, 16 bits of lower of serial data are used.

- Cautions**
1. While setting the writing to index, set it the fixed the low level to RS pin.
 2. While setting the writing to data, set it the fixed output of the high level to RS pin.
 3. When write in register, setting value of D₁₇ and D₁₆ are assigned to empty (Don't care) bit.


Figure 5–33. 16-bit Serial Interface Mode




- Cautions**
1. While setting the writing to index, set it the fixed output of the low level to RS pin.
 2. While setting the writing to data, set it the fixed output of the high level to RS pin.

Figure 5-34. Image of Internal Access to Display RAM

Writing



Reading




5.2 Display Data RAM (Each common register mode)

This RAM stores dot data for display and consists of 240 x 320 x 18 bits. Any address of this RAM can be accessed by specifying X address and Y address.

Display data RAM construction refers to Figure 5–35.

Figure 5–35. Display Data RAM



5.2.1 X address circuit

X address of the display data RAM is specified by using the X address register (XA [7:0], R6) as shown in Figure 5–36.

The specified X address is incremented by one each time display data is written or read.

In the X address increment mode, the X address is incremented up to EFH. If more display data is written or read, the Y address is incremented, and the X address returns to 00H.

The relationship between the X address and source output can be inverted by the ADX [R1] flag of the display setting register 2 as shown in Figure 5–36. The input data can be rotated 90 degrees and displayed by changing the ADY function and address increment direction between X and Y.

5.2.2 Y address circuit

Y address of the display data RAM is specified by using the Y address register (YA [8:0], R7).

The Y address is incremented each by one when one each time display is written or read and X address is incremented to last address.

When the Y address has been incremented up to 13FH and the X address up to the final address, if further display data is read or written, the X address return to 00H and Y addresses return to 000H.

As shown in Figure 5–36, the relationship between the Y address and gate output can be inverted by the ADY [R1] flag of the display setting register 2. The data written to the display can be rotated 90 degrees and output by changing the ADX function and address increment switch direction between X and Y.

Table 5-7. Data Access Control (INC) Setting

INC [R5]	Setting
0	When data access, X directions an address continuing an increment or a decrement is carried out.
1	When data access, Y directions an address continuing an increment or a decrement is carried out.

Figure 5-36. Example of 90-Degree Rotation




Figure 5-37. The μPD161704A RAM Addressing

1) ADX = 0

Gate output		Y-address	
R/L = L	R/L = H	ADR = L	ADR = H
G0	G321	(Dummy line)	
G1	G320	000H	13FH
G2	G319	001H	13EH
:	:	:	:
:	:	:	:
G159	G162	09EH	0A1H
G160	G161	09FH	0A0H
G161	G160	0A0H	09FH
G162	G159	0A1H	09EH
:	:	:	:
:	:	:	:
G319	G2	13EH	001H
G320	G1	13FH	000H
G321	G0	(Dummy line)	

Source output	ADC = L	Y1	Y2	Y3	Y4	Y5	Y6	Y715	Y716	Y717	Y718	Y719	Y720
	ADC = H	Y720	Y719	Y718	Y717	Y716	Y715	Y6	Y5	Y4	Y3	Y2	Y1
X-address		000H			001H			13EH			13FH		
		D [17:12]	D [11:6]	D [5:0]	D [17:12]	D [11:6]	D [5:0]	D [17:12]	D [11:6]	D [5:0]	D [17:12]	D [11:6]	D [5:0]
		1st pixel			2nd pixel			239th pixel			240th pixel		



2) ADX = 1

Gate output		Y-address	
R/L = L	R/L = H	ADR = L	ADR = H
G0	G321	(Dummy line)	
G1	G320	000H	13FH
G2	G319	001H	13EH
:	:	:	:
:	:	:	:
G159	G162	09EH	0A1H
G160	G161	09FH	0A0H
G161	G160	0A0H	09FH
G162	G159	0A1H	09EH
:	:	:	:
:	:	:	:
G319	G2	13EH	001H
G320	G1	13FH	000H
G321	G0	(Dummy line)	

Source output	ADC = L	Y1	Y2	Y3	Y4	Y5	Y6	Y715	Y716	Y717	Y718	Y719	Y720
	ADC = H	Y720	Y719	Y718	Y717	Y716	Y715	Y6	Y5	Y4	Y3	Y2	Y1
X-address		13FH			13EH			001H			000H		
		D [17:12]	D [11:6]	D [5:0]	D [17:12]	D [11:6]	D [5:0]	D [17:12]	D [11:6]	D [5:0]	D [17:12]	D [11:6]	D [5:0]
		240th pixel			239th pixel			2nd pixel			1st pixel		




5.2.3 Arbitrary address area access (Window access mode (WAS))

With the μPD161704A, which can also access only the RAM address area specified arbitrarily.

First, select the area to be accessed by using the MIN.·X/Y address registers [R8, R10] and MAX.·X/Y address registers [R9, R11]. When WAS [R5] of data access control register is set to 1, the window access mode is then selected. The address scanning setting is also valid in this mode, in the same manner as when data is normally written to the display RAM. In addition, data can be written from any address by specifying the X address register and Y address register.

The data input from the RGB interface in the through mode of the RGB interface cannot be used in the window access mode.

Figure 5–38. Example of Incrementing Address when in Window Access Mode




Cautions 1. When using the window access mode, the relationship between the start point and end point shown in the table below must be established.

Item	Address Relationship
X address	$00H \leq \text{MIN.·X address [R8]} \leq \text{X address (XA [7:0])} < \text{R6} \leq \text{EFH}$ $00H \leq \text{X address (XA [7:0], R6)} \leq \text{MAX.·X address [R9]} \leq \text{EFH}$ However, MIN.·X address [R8] < MAX.·X address [R9]
Y address	$00H \leq \text{MIN.·Y address [R10]} \leq \text{Y address (YA [8:0], R7)} \leq \text{13FH}$ $00H \leq \text{Y address (YA [8:0], R7)} \leq \text{MAX.·Y address [R11]} \leq \text{13FH}$ However, MIN.·Y address [R10] < MAX.·Y address [R11]

2. If invalid address data is set as the MIN./MAX.· address, operation is not guaranteed.

A set up of MIN.X address register, MIN.Y address register, MAX.X address register, MAX.Y address register can be set up in any order different.

Figure 5-39. Example of Sequence in Window Access Mode




5.3 Oscillator (Each common register mode)

The μPD161704A has a CR oscillator (with external R), which generate the display clock. When OSCSEL is L, an internal resistance mode for oscillator is selected. On the other hand, leave both OSCIN and OSCOUT pin open. When OSCSEL is H, an external resistance mode for oscillator is selected. At the time of external resistance mode, connect 36 kΩ on resistance between OSCIN and OSCOUT pin.

This oscillator also has a calibration function, which is available by itself to set the number of frame frequency of display driving. Frame frequency calibration is set by calibration register (OC [R45]). The time to drive one line (1H) is set by the calibration start (OC = 1) and stop (OC = 0) commands.

Figure 5–40. Frame Frequency Calibration




The calibration function involves counting the clock number of oscillation circuit generated between the start and stop signals (set as OC = 1) and storing that number in a register. The number of oscillation clocks is then continually compared with this register value in subsequent operations, and the time of the clock number stored in the register is set as 1 line selection time, and used as the internal reference clock.

By this function, even if the frequency of an oscillation circuit varies, frame frequency can be kept constant.

Using the time to set calibration (t_{cal}) can be selected either t_{cal} or $t_{cal} \times 2$ through LTS [R1] register.

Figure 5–41. Calibration Function Timing (LTS = 0)



5.4 Display Timing Generator (Each common register mode)

The display timing generator generates the timing signals for the internal timing of the source driver and for the gate driver.

5.4.1 Horizontal period

Each following signal is controlled by register setup.

<GOE1 signal>

GOE1 standup timing register [GOST [7:0]] GOE1 falling timing register [GOED [7:0]] performs output timing control of GOE1 signal.

<VCOM signal>


It changes commonly, VCOM changes by the timing register [VMCHG [7:0]], and timing is controlled.

<Driving start timing>

A drive start and end timing are set up by the drive timing register [SWST [7:0], SWED [7:0]].

In addition, about SWST [7:0], VMCHG [7:0], and GOST [7:0], it sets of a level period up to what clock a signal changes flatly period (left side from 0 clock on below figure). Moreover, SWED [7:0] and GOED [7:0] set up to what count a signal changes from the last of a level.

Remark The setting value of GOST [7:0] and SWST [7:0] comes the same operation as an initial value, when the value below an initial value is set up.



Caution The Horizontal period is decided by setting the number of direct level period clocks as BCNT [7:0] of a calibration or calibration register. In addition, although arbitrary values can usually be set up, when the DOTCLK display of the RGB interface is used, set up BCNT [7:0] register with [3BH]. The display may be confused when a setup of those other than BCNT [7:0] = 3BH is performed at the time of the DOTCLK display of the RGB interface.

5.4.2 Vertical period

The output timings for normal operation, for normal operation → STBY input mode, for STBY status → return to normal operation, are shown figure as follows.

Figure 5–42. During Normal Operation (during line inversion)






Figure 5-43. Normal Operation → STBY Input Mode (during line inversion)



Caution Oscillator does not stop only by the STBY command (Since it is necessary to output booster clock to power supply IC).

Figure 5-44. STBY Status → Return to Normal Operation (during line inversion)




5.4.3 About source output of dummy period

In the μPD161704A, it is possible to set up the source output during dummy period by SOUT_MODE1 and SOUT_MODE0 registers.


In the case of SOUT_MODE1, SOUT_MODE0 = 0, 0

As for the source output in the dummy period, V_s (when common = L) or V_{ss} (when common = H) is outputted by common polarity.




In the case of SOUT_MODE1, SOUT_MODE0 = 0, 1 or 1, 1

As for the source output in the dummy period, Hi-Z is outputted.



In the case of SOUT_MODE1, SOUT_MODE0 = 1, 0

As for the source output in the dummy period, Hi-Z is outputted before common polarity inversion and V_s or V_{ss} is outputted by common polarity as well as the case of "0, 0" after common polarity inversion.



5.5 γ -Curve Correction Circuit (Each common register mode)

The μ PD161704A includes γ -curve correction circuit. It is possible to adjust inclination of γ - amplitude by register setup. Each register of the register setup (GPH [6:0], R36, GPL [6:0], R38, GNH [6:0], R37, and GNL [6:0], R39) performs amplitude of γ -curve of positive and negative polarity. Moreover, fine tuning is set to G3SW [R82] register = 1, and the register setup (GM1P [5:0], R97, GM2P [5:0], R99, GM3P [5:0], R101, GM3N [5:0], R98, GM2N [5:0], R100, and GM1N [5:0], R102) performs it.

Figure 5-45. γ -Curve Correction Circuit (Positive polarity, GRES = 0)





Figure 5-46. γ -Curve Correction Circuit (Negative polarity, GRES = 0)



A setup of the gray-scale voltage (V_r) in each gray-scale mode is as follows.

(1) GRES = 0: Default

1 V_r is positive polarity: $(V_{PH}-V_{PL})/500$ and negative polarity: $(V_{NH}-V_{NL})/500$.

Gray-scale Mode		Positive Polarity	Negative Polarity
64 gray-scale	2 gray-scale	V_r	V_r
0	0	500	0
1		494	6
2		486	14
3		478	22
4		470	30
5		462	38
6		454	46
7		446	54
8		439	61
9		432	68
10		424	76
11		416	84
12		408	92
13		400	100
14		392	108
15		384	116
16		376	124
17		367	133
18		358	142
19		348	152
20		339	161
21		330	170
22		322	178
23		314	186
24		306	194
25		299	201
26		292	208
27		285	215
28		278	222
29		271	229
30		264	236
31		257	243

Gray-scale Mode		Positive Polarity	Negative Polarity
64 gray-scale	2 gray-scale	V_r	V_r
32		250	250
33		243	257
34		236	264
35		229	271
36		223	277
37		217	283
38		211	289
39		205	295
40		199	301
41		193	307
42		187	313
43		181	319
44		175	325
45		169	331
46		163	337
47		157	343
48		151	349
49		145	355
50		138	362
51		131	369
52		124	376
53		117	383
54		109	391
55		101	399
56		93	407
57		84	416
58		75	425
59		66	434
60		55	445
61		43	457
62		28	472
63	1	0	500

(2) GRES = 1

1 V_r is positive polarity: $(V_{PH}-V_{PL})/500$ and Negative polarity: $(V_{NH}-V_{NL})/500$.

Gray-scale Mode		Positive Polarity	Negative Polarity
64 gray-scale	2 gray-scale	V_r	V_r
0	0	500	0
1		493	5
2		485	13
3		477	21
4		468	28
5		460	36
6		452	43
7		444	51
8		436	58
9		428	66
10		420	74
11		412	81
12		404	89
13		396	96
14		388	104
15		380	112
16		372	120
17		363	129
18		353	138
19		342	148
20		333	157
21		324	165
22		316	173
23		308	181
24		300	188
25		292	195
26		285	201
27		278	208
28		271	215
29		264	222
30		258	228
31		251	235

Gray-scale Mode		Positive Polarity	Negative Polarity
64 gray-scale	2 gray-scale	V_r	V_r
32		245	241
33		239	248
34		232	254
35		225	260
36		219	266
37		213	272
38		207	279
39		201	285
40		194	291
41		188	298
42		181	304
43		175	311
44		169	317
45		163	323
46		157	330
47		150	337
48		144	343
49		137	350
50		131	356
51		124	363
52		117	371
53		110	378
54		103	386
55		96	394
56		88	403
57		80	412
58		71	421
59		62	431
60		53	443
61		41	455
62		27	471
63	1	0	500

Table 5–8. γ -amplifier Connection Place

Positive Polarity		Negative Polarity	
GPH	Vr 500	GNH	Vr 500
GM1P	Vr 421	GM1N	Vr 460
GM2P	Vr 235	GM2N	Vr 245
GM3P	Vr 36	GM3N	Vr 71
GPL	Vr 0	GNL	Vr 0

1 VRn = Vs/250 (20 mV step when Vs = 5 V)

GPH	GM1P	GM2P	GM3P	GPL	VRn	Vs = 5 V (V)
GNH	GM1N	GM2N	GM3N	GNL		
7-bit	6-bit	6-bit	6-bit	7-bit		
				00H	0	0.000
				01H	1	0.020
				:	:	:
			00H	0AH	10	0.200
			–	0BH	11	0.220
			01H	0CH	12	0.240
			:	:	:	:
		00H	–	3FH	63	1.260
		–	1BH	40H	64	1.280
		01H	–	41H	65	1.300
		:	:	:	:	:
	00H	–	34H	72H	114	2.280
	–	1AH		73H	115	2.300
	01H	–	35H	74H	116	2.320
	:	:	:	:	:	:
00H	–	1EH	–	7BH	123	2.460
01H	05H	–	39H	7CH	124	2.480
02H	–	1FH	–	7DH	125	2.500
03H	06H	–	3AH	7EH	126	2.520
04H	–	20H	–	7FH	127	2.540
:	:	:	:		:	:
0BH	0AH	–	3EH		134	2.680
0CH	–	24H	–		135	2.700
0DH	0BH	–	3FH		136	2.720
:	:	:			:	:
40H	–	3EH			187	3.740
41H	25H	–			188	3.760
42H	–	3FH			189	3.780
:	:				:	:
73H	3EH				238	4.760
74H	–				239	4.780
75H	3FH				240	4.800
:					:	:
7EH					249	4.980
7FH					250	5.000

Table 5–9. Gray-scale (Upper side) Bias Current Setup

GAN2	GAN1	GAN0	Current Value (magnification)
0	0	0	0.5
0	0	1	1.0 (default)
0	1	0	1.5
0	1	1	2.0
1	0	0	3.0
1	0	1	4.0
1	1	0	6.0
1	1	1	7.5

Table 5–10. Gray-scale (Bottom side) Bias Current Setup

GAP2	GAP1	GAP0	Current Value (magnification)
0	0	0	0.5
0	0	1	1.0 (default)
0	1	0	1.5
0	1	1	2.0
1	0	0	3.0
1	0	1	4.0
1	1	0	6.0
1	1	1	7.5

Table 5–11. γ -amplifier Bias Current Setup

GI2	GI1	GI0	Current Value (magnification)
0	0	0	0.5
0	0	1	1.0 (default)
0	1	0	1.5
0	1	1	2.0
1	0	0	2.5
1	0	1	3.0
1	1	0	3.5
1	1	1	4.0

5.6 Partial Display Mode (Each common register mode)

The μPD161704A is provided with a function that allows sections within the screen to be displayed separately (partial display mode). The start line of the area to be displayed in partial display mode is set using the partial display area start line register, the number of lines in the area to be displayed is set using the partial non-display area line count register.


Moreover, the address of the image data displayed on partial display area can be specified by the partial display area address register (P1SA [8:0], P2SA [8:0]).

A setup of color is possible for partial non-displaying area at partial non-displaying area setting register. If “1” is set in the partial display area line count registers, the partial display areas each become 1 line. If “0” is set, there are no partial display areas but only normal display areas.

The non-display area indicated by P1SL [8:0] and P1AW [8:0] is called partial 1, and the non-display area indicates by P2SL [8:0] and P2AW [8:0] is called partial 2. The partial 2 setting is enabled only when the partial 1 setting has been performed (when P1AW [8:0] ≠ 0). Therefore, to set only one area as a non-display area, perform only the setting for partial 1.

Low power consumption cannot be achieved if only the partial mode is set. If low power consumption is required, the mode must be switched to the 8-color mode.

Figure 5–47. Partial Display Mode




Cautions 1. The specified partial areas must not directly overlap, and the partial 1 area and partial 2 area must be separated by at least one line. If the areas overlap, only the partial 1 settings are valid, and partial display is not performed for the partial 2 area.

2. When setting the partial display areas, be sure to observe the following relationship.

$$P1AW [8:0] (P2AW [8:0]) \leq "13FH" (\text{Setting gate line number} - 1)$$

The following sequence is recommended to avoid display malfunction when switching from normal display mode to partial display mode and vice versa.


(1) Recommended sequence for switching from normal display mode to partial display mode



Notes 1. <2> to <7> can be executed in any order.


2. <8> must be executed after <4> to <6> have been set.

(2) Recommended sequence for switching from partial display mode to normal display mode



Note <2> to <4> can be executed in any order.

(3) Recommended sequence for switching from partial display mode to partial display mode (switching the partial display area)



Notes 1. <2> to <5> can be executed in any order.

2. Execute <2> only when necessary.

3. <6> must be executed after <3> to <5> have been set.

(4) Partial display setting examples

Setting A-1

Register	Setting Value	Details of Setting Value
Partial display area start line register (P1SL [8:0], P2SL [8:0])	00H	Specifies Y address 00H
Partial display area line count register (P1AW [8:0], P2AW [8:0])	A0H	Sets an area of 160 lines
Partial display area RAM address register (P1SA [8:0], P2SA [8:0])	00H	Specifies Y address 00H

Setting A-2

Register	Setting Value	Details of Setting Value
Partial display area start line register (P1SL[8:0], P2SL[8:0])	A0H	Specifies Y address A0H
Partial display area line count register (P1AW[8:0], P2AW[8:0])	A0H	Sets an area of 160 lines
Partial display area RAM address register (P1SA[8:0], P2SA[8:0])	A0H	Specifies Y address A0H

Setting A-3

Register	Setting Value	Details of Setting Value
Partial display area start line register (P1SL [8:0], P2SL [8:0])	50H	Specifies Y address 50H
Partial display area line count register (P1AW [8:0], P2AW [8:0])	A0H	Sets an area of 160 lines
Partial display area RAM address register (P1SA [8:0], P2SA [8:0])	50H	Specifies Y address 50H


Setting A-4

Register	Setting Value	Details of Setting Value
Partial display area start line register (P1SL [8:0], P2SL [8:0])	F0H	Specifies Y address F0H
Partial display area line count register (P1AW [8:0], P2AW [8:0])	A0H	Sets an area of 160 lines
Partial display area RAM address register (P1SA [8:0], P2SA [8:0])	F0H	Specifies Y address F0H

Setting A-5

Register	Setting Value	Details of Setting Value
Partial display area start line register (P1SL [8:0], P2SL [8:0])	F0H	Specifies Y address F0H
Partial display area line count register (P1AW [8:0], P2AW [8:0])	A0H	Sets an area of 160 lines
Partial display area RAM address register (P1SA [8:0], P2SA [8:0])	00H	Specifies Y address 00H

Figure 5-48. Partial Display Setting




5.7 Stand-by (Each common register mode)

The μPD161704A has a stand-by function.


By setting STBY register = 1, and during the frame dummy line interval, all gate outputs are set to ON, from output to V_{SS} , VCOM to V_{SS} , and the panel charge is discharged. By setting DCON register = 0 after all gate outputs have become ON, regulator OFF and DC/DC converter OFF are executed, and by setting OSCON register = 0, full stand-by mode is entered after the internal oscillator stops.

<Stand-by sequence>



The transition from the stand-by mode to the regular mode is the opposite sequence from the stand-by sequence, and is executed in the order of OSCON = 1, DCON = 1, and STBY = 0.

Figure 5-49. Outline of Operation During Stand-by Mode Execution



Remarks 1. In the stand-by mode (STBY = 1), display data RAM access, display data RAM hold, and register access are possible even during DC/DC converter OFF and internal oscillation stop, as long as power is supplied to V_{DD} , V_{CCIO} , and V_{DC} .

2. If STBY_GOFF = 1, gate, source, and VCOM level can be set up as follows.

Gate level: V_{GL}
 Source level: Hi-Z
 VCOM level: V_{SS}

5.7.1 Stand-by sequence

As power supply control, the example of a sequence at the time of performing an internal sequence is shown.

Set μPD161704A to stand-by mode

μPD161704A STBY set
(R0: STBY = 0→1)



1 frame time wait

The electric charge of the panel is discharge. It will become white display if it is normally white panel.

μPD161704A stand-by
Gate, source, VCOM level setting
(R0: STBY_GOFF = 0→1)



Changing of gate, source, VCOM level

μPD161704A power supply OFF setting
(R24: DCON = 1→0)



The power OFF completed


μPD161704A oscillation circuit stop
(R58: OSCON = 1→0)



Oscillation circuit stop
(Stand-by status)

5.7.2 Stand-by release sequence

As power supply control, the example of a sequence at the time of performing an internal sequence is shown.




5.8 Gate Driver Control (Each common register mode)


The μPD161704A builds in 322 gate output circuits, and outputs a scanning signal according to display timing.

Figure 5–50. Gate Scan Waveform


Normal scan R_L/L = 0 (R_L/L = 1)




1-line skip R_L/L = 0 (R_L/L = 1)



2-line skip R_L/L = 0 (R_L/L = 1)



Remark G₀ and G₃₂₁ are dummy line.



R,/L = Scan direction of gate "L" 1 → 320

R,/L = Scan direction of gate "H" 320 → 1

SCN1 = "0", SCN = "0": Panel connection mode "MODE1"

SCN1 = "0", SCN = "1": Panel connection mode "MODE2"

SCN1 = "1", SCN = "0": Panel connection mode "MODE3"

SCN1 = "1", SCN = "1" Setting prohibited

NLINE1 = "0", NLINE0 = "0": 1-line inversion

NLINE1 = "0", NLINE0 = "1": 2-line inversion

NLINE1 = "1", NLINE0 = "0": 4-line inversion

NLINE1 = "1", NLINE0 = "1": 8-line inversion

GSCAN1 = "0", GSCAN0 = "0": Line inversion

GSCAN1 = "0", GSCAN0 = "1": Frame inversion

GSCAN1 = "1", GSCAN0 = "0": Skip inversion 1D


GSCAN1 = "1", GSCAN0 = "1": Skip inversion 2B

5.8.1 Inverting n lines


The inversion operation is executed by the number of lines n set to the NLINE [1:0] register. Figure 5–50 shows the inversion operation when 2, 4, and 8 is set as the number of lines n.

Figure 5–51. Example of Inverting n Lines


2-line polarity inversion



4-line polarity inversion




8-line polarity inversion



5.8.2 Skip polarity inversion

Figure 5–52. Skip Polarity Inversion



5.8.3 Gate scan function

Three types of scan methods can be selected for the gate scan operation. Make the selection using GSCAN0 and GSCAN1 register. The scan operations corresponding to the settings of the GSCAN0 and GSCAN1 register are shown in Table 5–12.

Table 5–12. Selecting Gate Scan Function

GSCAN1	GSCAN0	Scan Function	Operation
0	0	Common line inversion (n line inversion)	Inverts the number of lines set by the NLINE [1:0] register R51 = 0,0: Inverts 1 line, R51 = 1,0: Inverts 4 lines R51 = 0,1: Inverts 2 line, R51 = 1,1: Inverts 8 lines
0	1	Common frame inversion	Performs inversion every frame.
1	0	Skip inversion 1D ^{Note}	Skips and inverts 1 line and common inversion is carried out in a cycle of 1/2 frame. For details, refer to Figure 5–53 .
1	1	Skip inversion 2B ^{Note}	Skips and inverts 1 line and common inversion is carried out in a cycle of 1/3 frame. For details, refer to Figure 5–54 .

Note It cannot be used at the time of the through mode/capture mode selection of RGB interface.

Moreover, the scan direction of the gate can be vertically inverted every frame, as specified by R,/L register.
The setting is as follows.

Table 5–13. Selecting Inversion Direction

R,/L	Operation
0	Scans the gate from the top to the bottom. Line 1 → Line 320
1	Scans the gate from the bottom to the top. n frames: Line 320 → line 1

Also, eight kinds shown below can be selected as scanning mode of the non-display area at the time of partial operation.

Table 5–14. Partial Non-display Area Scan Mode

GSM	GSMLN [2:0]	Scan Mode
0	X, X, X	Same scan cycle as partial display area
1	0, 0, 0	Partial non-display area doesn't scan
1	0, 0, 1	Partial non-display area scans every 3 frames.
1	0, 1, 0	Partial non-display area scans every 5 frames.
1	0, 1, 1	Partial non-display area scans every 7 frames.
1	1, 0, 0	Partial non-display area scans every 9 frames.
1	1, 0, 1	Partial non-display area scans every 11 frames.
1	1, 1, 0	Partial non-display area scans every 13 frames.
1	1, 1, 1	Partial non-display area scans every 15 frames.

5.8.4 Skip inversion

One or two line is skipped and inverted. Figure 5–53 and 5–54 show specific waveforms.

Figure 5–53. Skip Inversion 1D





Figure 5–54. Skip Inversion 2B



6. E²PROM INTERFACE

The μPD161704A builds in the interface function to E²PROM corresponding to the micro-wire interface.

However, the capacity of E²PROM corresponds only 2 K and 4 K bit article.

6.1 The μPD161704A and E²PROM Connection

Connection with E²PROM is made as shown in the following figure.




Table 6–1. LCD Controller Side Signal

Pin	Function
ECS	Chip select signal over E ² PROM. With outputting ECS = 1, E ² PROM is made into an active state and data is transmitted after that. It connects with CS (chip select pin) of E ² PROM.
ESK	Clock signal over E ² PROM. In falling of ESK, data is outputted from EDO to E ² PROM. It connects with CLK (shift clock pin) of E ² PROM. This is the E ² PROM clock for which has 8 divided circumferences in internal oscillator.
EDO	Data output pin. Data is outputted to E ² PROM. It connects with DIN (data in pin) of E ² PROM
EDI	Data input pin. It is used for reading of the data of E ² PROM and a BUSY/READY check. It connects with DOUT (data out pin) of E ² PROM.

<R>

<R> 6.2 Each Operation

The μPD161704A can perform writing of register data, reading of a register date and elimination of E²PROM data to E²PROM. Selection of each operation is performed using R68 register.


R68 Register			E ² PROM Command
E2OPC2	E2OPC1	E2OPC0	
0	0	0	Setting prohibited
0	0	1	EPSAVE: Writing to E ² PROM
0	1	0	MASKON: Permission of the writing and elimination to E ² PROM ^{Note}
0	1	1	MASKOF: Prohibition of the writing and elimination to E ² PROM
1	0	0	EPCLR: All area elimination of E ² PROM
1	0	1	EPWALL: FFH is written in all the area of E ² PROM
1	1	0	EPREAD: Reading from E ² PROM
1	1	1	Setting prohibited

Note Only when making it E2OPC [2:0] = 0, 1, 0 before setting a value as E2OPC, it is necessary to set E2EN [7:0] register as AAH. The signal of the permission of writing and elimination to E²PROM as for E2OPC [2:0] = 0, 1, 0 is not transmitted not setting E2EN [7:0] register to AAH. In addition, when E2EN [7:0] register sets up Index in addition to E2OPC [2:0] or E2EN [7:0], it is reset by 00H.

In addition, explain each operation as follows.

[E²PROM read command: Reading from E²PROM]


From the "E²PROM address" set as "the E²PROM reading start address register (E2SA [7:0])", it reads in order of "index (D₀ to D₁₅: Index" + "Data (D₀ to D₁₅)" and the register data stored in E²PROM is saved to the applicable index of the μPD161704A. In addition, reading operation is continuously performed until it reads the reading end ID (Index area wrote by E²PROM is FFFFH).



[EPSAVE command: Writing of the data to E²PROM]


The register data of the μPD161704A, data is written in the E²PROM address based on E2A [7:0] with corresponding E2IR [15:0].

In addition, when an E²PROM address is set as an even number address, an index is written in, and data is written in when it is set as an odd number address. Moreover, write the data corresponding to the index in the next address of the E²PROM address in which the index was written.




[MASKON command: Writing/elimination permission to E²PROM]

Elimination/writing to E²PROM is permitted.




[MASKOF: Writing protected to E²PROM]

Elimination/writing to E²PROM are protected (Reading of data is possible).



[EPCLR command: E²PROM elimination]


The data of E²PROM is initialized.



[EPWALL]


FFFFH is written in all the data of E²PROM.

At the time of E²PROM initialization, it reads to all E²PROM data, an end command (FFFFH) is written and the infinite loop of reading by the noise etc. is prevented.




7.1 Boost Voltage Construction


The boost voltage generated is shown below.



7.2 Boost Voltage Auto Start and Rising Order




7.3 Power Shift Circuit



VSTBY	SFVSEL	Function
0 (V _{SS})	0	Regulator ON, RV _{DD} = 2.1 V (Test mode)
0 (V _{SS})	1	Regulator ON, RV _{DD} = 2.3 V (Default)
1 (V _{DD})	—	Regulator OFF, RV _{DD} = Hi-Z (Test mode)


7.4 V_{DCI} Circuit



VD2ON1	V _{DCI} (Limit value)
0 (2 times boost)	V _{DCI} = 3.2 V
1 (3 times boost)	V _{DCI} = 2.1 V

7.5 V_S _AMP Circuit, V_R _AMP Circuit and V_{GM} _AMP Circuit


V_S , V_R and V_{GM} generating amplifier circuit is shown below.



Refer to 7.8 **Mode Description** for the relation of each output voltage and register.

7.6 Common Drive Circuit

The common drive circuit is shown below.




7.7 Variable Boost Steps

The number of boost step V_{DD2} is fixed to $V_{DCI} \times 2$ or $\times 3$. It sets up by $VD2ON1$ and $VD2ON0$ register.

The boost steps of V_{GH} , V_{GL} and V_{CL} are selected according to how the external capacitor is connected and by $VGHON1$ and $VGHON0$, $VGLON1$ and $VGLON0$, $VGHREF$, and $VGLREF$ registers.

The example of connection is shown below.



7.8 Mode Description

7.8.1 DC/DC converter control

DCON	VD2ON1	VD2ON0	DC1HZ	State of V_{DD2}
0	x	x	0	V_{DC}
0	x	x	1	Hi-Z
1	0	0	0	V_{DC}
1	0	0	1	Hi-Z
1	0	1	x	$V_{DCI} \times 2$ boost
1	1	x	x	$V_{DCI} \times 3$ boost

DCON	VGHREF	VGHON1	VGHON0	VGLON1	VGLON0	DC2HZ	State of V_{GH}
0	x	x	x	x	x	0	$V_{GH} = V_{DD2}$
0	x	x	x	x	x	1	$V_{GH} = \text{Hi-Z}$
1	x	0	0	x	x	0	$V_{GH} = V_{DD2}$
1	x	0	0	0	0	1	$V_{GH} = \text{Hi-Z}$
1	0	0	1	x	x	x	$V_{GH} = V_R \times 2$ boost + V_R
1	0	1	x	x	x	x	$V_{GH} = V_R \times 3$ boost + V_R
1	1	0	1	x	x	x	$V_{GH} = V_R \times 2$ boost + V_{DCI}
1	1	1	x	x	x	x	$V_{GH} = V_R \times 3$ boost + V_{DCI}

DCON	VGLREF	VGLON1	VGLON0	VGHON1	VGHON0	DC2HZ	State of V_{GL}
0	x	x	x	x	x	0	$V_{GL} = V_{SS}$
0	x	x	x	x	x	1	$V_{GL} = \text{Hi-Z}$
1	x	0	0	x	x	0	$V_{GL} = V_{SS}$ ($V_{GL} = V_{CL}$ when $V_{CL} = \text{ON}$)
1	x	0	0	0	0	1	$V_{GL} = \text{Hi-Z}$
1	0	0	1	x	x	x	$V_{GL} = V_R \times -2$ boost
1	0	1	x	x	x	x	$V_{GL} = V_R \times -3$ boost
1	1	0	1	x	x	x	$V_{GL} = V_R \times -2$ boost + V_{CL}
1	1	1	x	x	x	x	$V_{GL} = V_R \times -3$ boost + V_{CL}

DCON	VCLON	DC3HZ	State of V_{CL}
0	x	0	$V_{CL} = V_{SS}$
0	x	1	$V_{CL} = \text{Hi-Z}$
1	0	0	$V_{CL} = V_{SS}$
1	0	1	$V_{CL} = \text{Hi-Z}$
1	1	x	$V_{DCI} \times -1$ boost

7.8.2 DC/DC frame synchronous selection

DCFRM	DC/DC Operation
0	Asynchronous to frame signal
1	Synchronous to frame signal

7.8.3 DC/DC operation frequency selection

LPM	FS1	FS0	LFS1	LFS0	V _{DD2} and V _{CL} Operation Frequency
0	0	0	–	–	DCCLK/1
0	0	1	–	–	DCCLK/2
0	1	0	–	–	DCCLK/4
0	1	1	–	–	DCCLK/8
1	–	–	0	0	DCCLK/1
1	–	–	0	1	DCCLK/2
1	–	–	1	0	DCCLK/4
1	–	–	1	1	DCCLK/8

LPM	FS3	FS2	LFS3	LFS2	V _{GH} and V _{GL} Operation Frequency
0	0	0	x	x	DCCLK/1
0	0	1	x	x	DCCLK/2
0	1	0	x	x	DCCLK/4
0	1	1	x	x	DCCLK/8
1	x	x	0	0	DCCLK/1
1	x	x	0	1	DCCLK/2
1	x	x	1	0	DCCLK/4
1	x	x	1	1	DCCLK/8

7.8.4 DC/DC converter power ON time selection

PONM	PON	PUPT1	PUPT0	V _{DD2} Boost	V _R ON	V _{GL} Boost	V _{GH} /V _{CL} Boost V _S /V _{GM} Boost	
1	x	0	0	16/DCCLK	0.5 x 128/DCCLK	1.5 x 128/DCCLK	2.5 x 128/DCCLK	Internal sequence
1	x	0	1	16/DCCLK	0.5 x 256/DCCLK	1.5 x 256/DCCLK	2.5 x 256/DCCLK	Internal sequence
1	x	1	0	16/DCCLK	0.5 x 512/DCCLK	1.5 x 512/DCCLK	2.5 x 512/DCCLK	Internal sequence
1	x	1	1	16/DCCLK	0.5 x 1024/DCCLK	1.5 x 1024/DCCLK	2.5 x 1024/DCCLK	Internal sequence
0	1	x	x	External input	External input	External input	External input	External sequence
0	0	x	x	–	–	–	–	Normal mode

7.8.5 Division ratio selection of the DC/DC converter at power ON

PONM	PON	DUPF1	DUPF0	Division Ratio of the DC/DC Converter OSC Frequency
1	x	0	0	Internal sequence OSC = DCCLK/1
1	x	0	1	Internal sequence OSC = DCCLK/2
1	x	1	0	Internal sequence OSC = DCCLK/4
1	x	1	1	Internal sequence OSC = DCCLK/8
0	1	0	0	External sequence OSC = DCCLK/1
0	1	0	1	External sequence OSC = DCCLK/2
0	1	1	0	External sequence OSC = DCCLK/4
0	1	1	1	External sequence OSC = DCCLK/8
0	0	x	x	Valid of FS0, FS1, FS3, and FS4 setting

7.8.6 V_{REFR} regulator selection output

RGON	VC2	VC1	VC0	V _{REFR}
0	x	x	x	V _{REFR} regulator OFF (V _{REFR} = Hi-Z)
1	0	0	0	1.50 V
1	0	0	1	1.60 V
1	0	1	0	1.70 V
1	0	1	1	1.80 V
1	1	0	0	1.90 V
1	1	0	1	2.00 V
1	1	1	0	2.05 V
1	1	1	1	2.10 V

<R> 7.8.7 V_{GM} regulator selection output

RGON	VSHI	VSEL2	VSEL1	VSEL0	V _{GM}			
					V _{GM}	V _{REFR} = 1.5 V	V _{REFR} = 2.0 V	V _{REFR} = 2.1 V
0	x	x	x	x	V _{GM} regulator OFF (V _{GM} = V _{SS})			
1	1	x	x	x	V _{GM} regulator OFF (V _{GM} = Hi-Z)			
1	0	0	0	0	V _{REFR} x 2.200	3.30	4.40	4.62
1	0	0	0	1	V _{REFR} x 2.250	3.38	4.50	4.73
1	0	0	1	0	V _{REFR} x 2.300	3.45	4.60	4.83
1	0	0	1	1	V _{REFR} x 2.350	3.53	4.70	4.94
1	0	1	0	0	V _{REFR} x 2.400	3.60	4.80	5.04
1	0	1	0	1	V _{REFR} x 2.450	3.68	4.90	5.15
1	0	1	1	0	V _{REFR} x 2.500	3.75	5.00	5.25
1	0	1	1	1	V _{REFR} x 2.550	3.83	5.10	5.36

7.8.8 V_S regulator selection output

RGON	VSHI	VSSEL2	VSSEL1	VSSEL0	V _S			
					V _S	V _{REFR} = 1.5 V	V _{REFR} = 2.0 V	V _{REFR} = 2.1 V
0	x	x	x	x	V _S regulator OFF (V _S = V _{SS})			
1	1	x	x	x	V _S regulator OFF (V _S = Hi-Z)			
1	0	0	0	0	V _{REFR} x 2.425	3.64	4.85	5.09
1	0	0	0	1	V _{REFR} x 2.450	3.68	4.90	5.15
1	0	0	1	0	V _{REFR} x 2.475	3.71	4.95	5.20
1	0	0	1	1	V _{REFR} x 2.500	3.75	5.00	5.25
1	0	1	0	0	V _{REFR} x 2.525	3.79	5.05	5.30
1	0	1	0	1	V _{REFR} x 2.550	3.83	5.10	5.36
1	0	1	1	0	V _{REFR} x 2.575	3.86	5.15	5.41
1	0	1	1	1	V _{REFR} x 2.600	3.90	5.20	5.46

7.8.9 V_R regulator selection output

RGONR	VRHI	VRSEL2	VRSEL1	VRSEL0	V _R			
					V _R	V _{REFR} = 1.5 V	V _{REFR} = 2.0 V	V _{REFR} = 2.1 V
0	x	x	x	x	V _R regulator OFF (V _R = V _{SS})			
1	1	x	x	x	V _R regulator OFF (V _R = Hi-Z)			
1	0	0	0	0	V _{REFR} x 2.250	3.38	4.50	4.73
1	0	0	0	1	V _{REFR} x 2.400	3.60	4.80	5.04
1	0	0	1	0	V _{REFR} x 2.450	3.68	4.90	5.15
1	0	0	1	1	V _{REFR} x 2.500	3.75	5.00	5.25
1	0	1	0	0	V _{REFR} x 2.525	3.79	5.05	5.30
1	0	1	0	1	V _{REFR} x 2.550	3.83	5.10	5.36
1	0	1	1	0	V _{REFR} x 2.600	3.90	5.20	5.46
1	0	1	1	1	V _{REFR} x 2.700	4.05	5.40	5.67

7.8.10 V_{DCI} regulator selection output

VDCION	VDCIHZ	VDCISEL	VD2ON1	V _{DCI} (Limit value)
1	x	x	0	3.2 V
1	x	x	1	2.1 V
0	1	x	x	Hi-Z
0	0	0	x	V _{DC}
0	0	1	x	V _{SS}

7.8.11 RV_{DD} regulator selection output

VSTBY	SFVSEL	RV _{DD}
V _{SS}	0	2.1 V
V _{SS}	1	2.3 V
V _{DC}	x	Hi-Z

7.8.12 V_S, V_R Amp. current selection

RGON, RGONR	LPM	ACS1	ACS0	LACS1	LACS0	V _S Status	V _R Status	State of Circuit Current
1	0	0	0	x	x	Output	Output	Amp. current = x 1
1	0	0	1	x	x	Output	Output	Amp. current = x 2
1	0	1	0	x	x	Output	Output	Amp. current = x 3
1	0	1	1	x	x	Output	Output	Amp. current = x 6
1	1	x	x	0	0	Output	Output	Amp. current = x 0.25
1	1	x	x	0	1	Output	Output	Amp. current = x 0.5
1	1	x	x	1	0	Output	Output	Amp. current = x 1.0
1	1	x	x	1	1	Output	Output	Amp. current = x 1.5

7.8.13 VCOMM output control

COMONM	COHIM	COHIS	STBY	STBY GOFF	CDA_AMP	VCOMHM/ VCOMLM AMP	VCOMM	Gate
0	x	x	0	0	OFF	OFF	Hi-Z	ON
1	1	x	0	0	ON	OFF	Hi-Z	ON
1	0	x	0	0	ON	ON	ON	ON
1	0	x	1	0	ON	ON	VCOMLM	V _{GH}
1	0	x	1	1	ON	ON	V _{SS}	V _{GL}
x	0	0	1	1	ON	ON	V _{SS}	V _{GL}

7.8.14 VCOMM output capability control

COMONM	COHIM1	COHIM0	COMP1	COMP0	VCOMM
1	1	x	0	0	VCOMM capability = x 1 mode
1	1	x	0	1	VCOMM capability = x 1.5 mode
1	1	x	1	0	VCOMM capability = x 2 mode
1	1	x	1	1	VCOMM capability = x 2.5 mode

7.8.15 VCOM Amp. current selection

COMONM	LPM	COMCS1	COMCS0	LCOMCS1	LCOMCS0	VCOMHM-AMP, VCOMLM-AMP	State of Circuit Current
0	x	x	x	x	x	OFF	Amp., CS power OFF
1	0	0	0	x	x	ON	Amp. current = x 1
1	0	0	1	x	x	ON	Amp. current = x 2
1	0	1	0	x	x	ON	Amp. current = x 3
1	0	1	1	x	x	ON	Amp. current = x 7
1	1	x	x	0	0	ON	Amp. current = x 0.25
1	1	x	x	0	1	ON	Amp. current = x 0.5
1	1	x	x	1	0	ON	Amp. current = x 1.0
1	1	x	x	1	1	ON	Amp. current = x 1.5

7.8.16 VCOMM center adjustment selection

Setting by COMINM (D7 of R32), this register can select the setting method of common drive waveform VCOMM center voltage.

When COMINM = 1 is set, input directly VCOMM center voltage to VCOMINM pin outside IC.

COMINM	VCOMM Center Adjustment
0	Internal D/A valid (R32 valid setting)
1	Valid of VCOMINM input center level voltage

7.8.17 VCOM output amplitude adjustment

This is used to adjust the output amplitude of main/sub VCOMM output. The VCOM output amplitude voltage (V_{COMp-p}) can be adjusted as shown by the expression below using VCOM amplitude control register (R31), which is the output voltage of a D/A converter circuit for which V_{GM} is the reference potential.


$$V_{COMMp-p} = V_{GM} \times \{3/5 + \{3.15/5 \times (DA_{R31}/63)\}\}$$

Remark DA_{R31} : R31 setting values

The values of R31 that can be set are determined by the relationship of booster voltages V_{DD2} and V_{CL} to the potential level of the actual common drive waveform after VCOMM center adjustment.

Set the VCOMM output amplitude voltage, the VCOMM output center potential voltage setting level according to VCOMM center level control register (R32), or the VCOM output center potential input from VCOMINM in the relationships shown in the Figure 7-1.

Figure 7-1. Voltage Ranges that can be Set for Common Drive Waveform



<Conditions on common drive waveform voltage settings>

$3\text{ V} \leq V_{COMMp-p} \leq 5.5\text{ V}$ ($V_{COMMp-p}$ is not dependent on V_{DD2} and V_S)

$V_S \geq V_{COMHM} \geq V_{COMLM} \geq V_{CL}$

Remark $V_{COMHM} = 1/2 V_{COMMp-p} + V_{COMCM}$

$V_{COMLM} = V_{COMCM} - 1/2 V_{COMMp-p}$

V_{COMCM} : R32 setting values [$COMINM$ (R32) = 0] or V_{COMINM} input voltage level [$COMINM$ (R32) = 1]

Table 7–1. VCOM Output Amplitude Voltage (VCOM_{p-p}) Adjustment and D/A Converter Setting Values

DA5	DA4	DA3	DA2	DA1	DA0	DA _{R31}	VCOM _{p-p} (Sample of V _{GM} = 5 V)
0	0	0	0	0	0	0	3.00 V
0	0	0	0	0	1	1	3.05 V
0	0	0	0	1	0	2	3.10 V
:	:	:	:	:	:	:	:
1	1	0	0	1	0	50	5.50 V
1	1	0	0	1	1	51	5.55 V (setting prohibited under here)
:	:	:	:	:	:	:	:
1	1	1	1	0	1	61	6.05 V (setting prohibited)
1	1	1	1	1	0	62	6.10 V (setting prohibited)
1	1	1	1	1	1	63	6.15 V (setting prohibited)

Remark The variable range of VCOMM output amplitude is set to V_{CL} + 0.1 V to V_S – 0.1 V. Also, use VCOM_{p-p} to come a setup between 3.0 V and 5.5 V.

7.8.18 VCOMM output center adjustment

This is used to adjust the center potential level of VCOMM output. By VCOMM center level adjustment register (R32, R33), VCOMM output center potential voltage (VCOMCM) can adjust the output voltage, or the D/A converter circuit which makes V_{GM} reference potential so that it may be below formula.

$$VCOMCM = V_{GM} \times \{1/5 + \{2/5 \times (DA/127)\}\}$$

Remark DA: R32 setting values or R33 setting values

Table 7–2. VCOMM Output Center Potential Voltage (VCOMCM) and D/A Converter Setting Values

MCDA6	MCDA5	MCDA4	MCDA3	MCDA2	MCDA1	MCDA0	D/A	VCOMCM (V _{GM} = 5 V)
0	0	0	0	0	0	0	0	1.000 V
0	0	0	0	0	0	1	1	1.016 V
0	0	0	0	0	1	0	2	1.031 V
:	:	:	:	:	:	:	:	:
1	1	1	1	1	0	1	125	2.968 V
1	1	1	1	1	1	0	126	2.984 V
1	1	1	1	1	1	1	127	3.000 V

Remark The range in which the VCOMM output center can be varied is restricted by the output voltage of V_S and V_{CL}.

7.9 Value of Wiring Resistance to Each Pin

The recommended wiring resistance values are shown below. The wiring resistance values affect the current capacity of the power supply, so be sure to design using values that do not exceed those recommended.

Table 7-3. Recommended Wiring Resistor Values

Pin Name	Wiring Resistor Values (Ω)
V _{SS}	< 10
V _{DC}	< 10
V _{DCI}	< 10
RV _{DD}	< 10
V _S	< 10
V _R	< 10
V _{GM}	< 10
V _{GH}	< 50
V _{DD2}	< 10
V _{GL}	< 10
V _{CL}	< 10
V _{COMHM}	< 10
V _{COMLM}	< 10
V _{COMM}	< 10
C11+	< 10
C11-	< 10
C12+	< 10
C12-	< 10
C21+	< 50
C21-	< 50
C22+	< 50
C22-	< 50
C23+	< 50
C23-	< 50
C31+	< 10
C31-	< 10

7.10 Recommended Capacitance Values of External Capacitor

The recommended capacitance values of the external capacitor are shown below. These values should be finally determined only after performing sufficient evaluation on the module.

Table 7-4. Recommended Values of External Capacitor

Pin Name	Recommended Value of Capacitors (μF)	Withstanding Voltage (V)
V _{DC}	1 to 4.7	6.3 or more
V _{DCI}	1 to 4.7	6.3 or more
RV _{DD}	1 to 4.7	6.3 or more
V _S	1 to 4.7	6.3 or more
V _R	1 to 4.7	10 or more
V _{GM}	1 to 4.7	6.3 or more
V _{GH}	0.47 to 1	25 or more
V _{DD2}	1 to 4.7	10 or more
V _{GL}	0.47 to 1	25 or more
V _{CL}	1 to 4.7	6.3 or more
VCOMHM	1 to 4.7	6.3 or more
VCOMLM	1 to 4.7	6.3 or more
C11+, C11-	1 to 4.7	6.3 or more
C12+, C12-	1 to 4.7	6.3 or more
C21+, C21-	0.47 to 1	10 or more
C22+, C22-	0.47 to 1	10 or more
C23+, C23-	0.47 to 1	10 or more
C31+, C31-	1 to 4.7	6.3 or more

7.11 Shottky Diode Specification

The recommended specification of the external shottky diode are shown below. These values should be finally determined only after performing sufficient evaluation on the module.

Connection Place	Connect by low resistance (10 Ω or less) between V _{GL} -V _{SS} and between V _{DC} -V _{DD2}
V _F	0.5 V (200 mA) or less
V _R	30 V or more
I _R	5 μA or less

8. POWER SUPPLY INJECTION/INTERCEPTION

The example of power ON/OFF sequence in the μPD161704A chip set is indicated.


8.1 Example of the μPD161704A Power ON Sequence

The example of sequence is indicated. It is the case that the simple sequence is used.

Input hard-reset to μPD161704A



μPD161704A register reset




R3

RS	D15	D14	D13	D12	D11	D10	D9	D8
L	0	0	0	0	0	0	0	0
	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	0	0	0	0	1



μPD161704A oscillator start




R58

RS	D15	D14	D13	D12	D11	D10	D9	D8
L	0	0	0	0	0	0	0	0
	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	0	0	0	0	1



MIN. 1 line period (It is for the waiting for oscillation stable time)

μPD161704A γ-setting



R36 to
R39,
R82,
R83,
R97 to
R102


Setting of R36 to R39, R82, R83 and R97 to R102 are in random order.

RS	D15	D14	D13	D12	D11	D10	D9	D8
L	X	X	X	X	X	X	X	X
	D7	D6	D5	D4	D3	D2	D1	D0
	X	X	X	X	X	X	X	X

X: Set in accordance with the usage conditions.



μPD161704A Horizontal period timing setting



R77 to
R79


Setting of R77 to R79 are in random order.

RS	D15	D14	D13	D12	D11	D10	D9	D8
L	X	X	X	X	X	X	X	X
	D7	D6	D5	D4	D3	D2	D1	D0
	X	X	X	X	X	X	X	X

X: Set in accordance with the usage conditions.



LCD display area setting



R41 to
R44


Setting of R41 to R44 are in random order.

RS	D15	D14	D13	D12	D11	D10	D9	D8
L	X	X	X	X	X	X	X	X
	D7	D6	D5	D4	D3	D2	D1	D0
	X	X	X	X	X	X	X	X

X: Set in accordance with the usage conditions.



Window setting




R8 to
R11

Setting of R8 to R11 are in random order.

RS	D15	D14	D13	D12	D11	D10	D9	D8
L	X	X	X	X	X	X	X	X
	D7	D6	D5	D4	D3	D2	D1	D0
	X	X	X	X	X	X	X	X


X: Set in accordance with the usage conditions.



R5

RS	D15	D14	D13	D12	D11	D10	D9	D8
L	0	0	0	0	0	0	0	0
	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	1	0	X	0	0

X: Set in accordance with the usage conditions.




R6,
R7

Setting of R6 and R7 are in random order.

RS	D15	D14	D13	D12	D11	D10	D9	D8
L	X	X	X	X	X	X	X	X
	D7	D6	D5	D4	D3	D2	D1	D0
	X	X	X	X	X	X	X	X

X: Set in accordance with the usage conditions.




RS	D15	D14	D13	D12	D11	D10	D9	D8
H	X	X	X	X	X	X	X	X
	D7	D6	D5	D4	D3	D2	D1	D0
	X	X	X	X	X	X	X	X

X: Set in accordance with the usage conditions.




Power supply setting



R25


	D15	D14	D13	D12	D11	D10	D9	D8
L	0	0	0	0	0	0	0	0
	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	0	1	0	0	0



R26

	D15	D14	D13	D12	D11	D10	D9	D8
L	0	0	0	0	0	0	0	0
	D7	D6	D5	D4	D3	D2	D1	D0
	X	X	X	X	X	X	X	X


X: Set in accordance with the usage conditions.



R27

	D15	D14	D13	D12	D11	D10	D9	D8
L	0	0	0	0	0	0	0	0
	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	1	0	X	X	X	X


X: Set in accordance with the usage conditions.



R28

RS	D15	D14	D13	D12	D11	D10	D9	D8
L	0	0	0	1	X	X	X	X
	D7	D6	D5	D4	D3	D2	D1	D0
	X	X	X	X	X	X	X	X

X: Set in accordance with the usage conditions.




R29

RS	D15	D14	D13	D12	D11	D10	D9	D8
L	0	0	0	0	0	0	0	0
	D7	D6	D5	D4	D3	D2	D1	D0
	X	X	X	X	X	X	X	X

X: Set in accordance with the usage conditions.






R30

RS	D15	D14	D13	D12	D11	D10	D9	D8
L	0	0	0	0	0	0	0	0
	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	X	X	0	0	0	1


X: Set in accordance with the usage conditions.



R31

RS	D15	D14	D13	D12	D11	D10	D9	D8
L	0	0	0	0	0	0	0	0
	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	X	X	X	X	X	X


X: Set in accordance with the usage conditions.



R32

RS	D15	D14	D13	D12	D11	D10	D9	D8
L	0	0	0	0	0	0	0	0
	D7	D6	D5	D4	D3	D2	D1	D0
	X	X	X	X	X	X	X	X

X: Set in accordance with the usage conditions.



R24


RS	D15	D14	D13	D12	D11	D10	D9	D8
L	0	0	0	1	1	1	X	X
	D7	D6	D5	D4	D3	D2	D1	D0
	X	X	X	X	X	X	X	1

X: Set in accordance with the usage conditions.




Power supply ON after the time set by
PUPT0/PUPT1 in R27 is passed.

Display start setting



R59

RS	D15	D14	D13	D12	D11	D10	D9	D8
L	0	0	0	0	0	0	0	0
	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	0	0	0	0	1



R0

RS	D15	D14	D13	D12	D11	D10	D9	D8
L	0	0	0	0	0	0	0	0
	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	X	0	0	0	0	0


X: Set in accordance with the usage conditions.

After DISP0 and DISP1 are released, normal RAM data is display.

8.2 Example of the μPD161704A Power OFF Sequence

The example of sequence is indicated. It is the case that the internal sequence is used.

Set μPD161704A in stand-by mode




R0

RS	D15	D14	D13	D12	D11	D10	D9	D8
L	0	0	0	0	0	0	0	0
	D7	D6	D5	D4	D3	D2	D1	D0
	X	X	X	X	1	0	X	X

X: Set in accordance with the usage conditions.



Panel is discharged. In case that the panel is normally white, the display color is white.




R0

RS	D15	D14	D13	D12	D11	D10	D9	D8
L	0	0	0	0	0	0	0	0
	D7	D6	D5	D4	D3	D2	D1	D0
	X	X	X	X	1	1	X	X

X: Set in accordance with the usage conditions.



Source output = Hi-Z, VCOM output = V_{SS}, GATE output = Low level. The stress to the panel at the time of stand-by can be stopped.




R24

RS	D15	D14	D13	D12	D11	D10	D9	D8
L	0	0	0	X	X	X	X	X
	D7	D6	D5	D4	D3	D2	D1	D0
	X	X	X	X	X	X	X	0

X: Set in accordance with the usage conditions.



Power OFF!



R26

RS	D15	D14	D13	D12	D11	D10	D9	D8
L	0	0	0	0	0	0	0	0
	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	0	0	0	0	0



**Power OFF is completed!!
(Stand-by is completed)**

9. RESET


If the /RESET input becomes L or the reset command is input, the internal timing generator is initialized. The reset command will also initialize each register to its default value. These default values are listed in the table below.

Moreover, /RESET pin input can also be changed into the state of a default setup of each register by setting RESET_SEL pin to "H." However, the registers which will be in the state of a default setup by the register mode set up by REGSEL1 and REGSEL0 pin input differ.

Table 9–1. Relationship Register which Register Mode and Default State by REGSEL1, REGSEL0 pin and RESET_SEL pin

REGSEL1	REGSEL0	Register Mode	RESET_SEL	Register which becomes Default setup with /RESET Pin
L	L	1	L	E2OPC [2:0]
			H	E2OPC [2:0], R24 register
L	H	2	L	E2OPC [2:0]
			H	All register (same as reset command)
H	L	3	L	E2OPC [2:0]
			H	E2OPC [2:0], R257 register
H	H	4	L	E2OPC [2:0]
			H	All register (same as reset command)

Figure 9–1. Caution at the time of Power Injection




In addition, set up as short as possible time (1) until it applies hardware reset from a power supply injection at the time of a power supply injection. The /RESET pin is set to L from before the power supply injection, and if it rises after a power supply injection, it is not necessary to care about the time of (1). In between until it restricts at the time of low temperature and applies hardware reset, since an internal setup of a power supply system is unstable, an over-current may flow.

When using it by setup which does not reset a register in hardware reset (RESET_SEL = L), set up about time (1) until it applies hardware reset from a power supply injection (set up also about time (2) until it applies command reset from hardware reset release) as short (1 μs MIN.) as possible. Since an internal setup of a power supply system is unstable, an over-current may flow, until it restricts at the time of low temperature and command reset is inputted.


<R> 10. POWER SUPPLY INJECTION/INTERCEPTION ORDER

10.1 Recommendation Power Supply Injection Order



Caution After V_{CCIO} power supply injection, if it is in the state of $V_{DC} = 0$ V, the state of I/O pin will become unfixed.

10.2 Recommendation Power Supply Interception Order



Caution If it will be in the state of $V_{DC} = 0$ V during V_{CCIO} power supply injection, the state of I/O pin will become unfixed.

11. COMMAND

11.1 Command List

(it supplements about the view of a table)

Register mode 1, 2

Index		Data																Description
10 HEX.	16 HEX.	[15]	[14]	[13]	[12]	[11]	[10]	[9]	[8]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
000	0000									DISP1	DISP0	ADC	DTY	STBY			GSM	Display setting register 1
										1								Display data all 1 output (0: Normal, 1: All 1 fixed [6h3F])
										0								Display data all 0 output (0: Normal, 1: All 0 fixed [6h00])
											0							RAM write control (X direction, both R and B are switchable) (0: Y1 to Y768, 1: Y768 to Y1)
												0						Partial display (0: Normal display, 1: Partial display)
													0					Display OFF (0: Normal display, 1: Display OFF)
																	0	Partial non-display area gate scan (0: Normal operation, 1: Stop)

Initialization in reset

Register name

Register mode 1, 2

(1/3)

Index		Data																Description
10 HEX.	16 HEX.	[15]	[14]	[13]	[12]	[11]	[10]	[9]	[8]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
000	0000									DISP1	DISP0	ADC	DTY	STBY	DISCLOCK	LPM	GSM	Display setting register 1
										1	0							Display data all 1 output (0: Normal, 1: All 1 fixed [6'h3F]E [®])
											0							Display data all 0 output (0: Normal, 1: All 0 fixed [6'h00]E [®])
												0						RAM write control (X direction, both R and B are switchable) (0: Y1 to Y720, 1: Y720 to Y1)
													0					Partial display (0: Normal display, 1: Partial display)
														0				Display OFF (0: Normal operation, 1: Display OFF)
															0			Stand-by fixed status control (0: As usual, 1: Source = Hi-Z, gate = All OFF, common = VSS)
																0		Low power mode (0: Normal mode, 1: Low power mode)
001	0001									ADX	ADY		BGR			LTS		Gate scan on partial non-display area (0: Normal operation, 1: Stop)
										0								Display setting register 2
											0							RAM X address direction inversion (0: Normal, 1: Inversion)
												0						RAM Y address direction inversion (0: Normal, 1: Inversion)
													0					Test register (0 fixed)
														0				RGB data inversion (both R and B are switchable) (0: Normal, 1: Inversion)
															0			Frame frequency 1/2 (= 1 line time x 2) (0: Normal, 1: 1/2)
002	0002									DCKEG	VSEG	HSEG	VIMD	NWRGR	RGBS	DISPCK		RGB interface register
										0								DOTCLK active direction (0: Rising edge, 1: Falling edge)
											0							VSYNC active direction (0: L active, 1: H active)
												0						HSYNC active direction (0: L active, 1: H active)
													0					VSYNC interface mode (0: OSC or RGB interface display, 1: VSYNC interface display)
														0				RGB interface mode (0: RGB invalid, 1: RGB valid)
															0			RGB interface mode (0: Through mode, 1: Capture mode)
																0		Display clock (0: OSC, 1: DOTCLK)
003	0003																CRES	Soft reset
																	0	Soft reset (reset pulse occurs by writing in "1")
004	0004																GS	Color mode
																	0	GS = 0: 260-k color (64 gray scale), GS = 1: 8 color (2 gray scale)
005	0005												WAS	DINV	INC			RAM control register
												0						Test register (0 fixed)
													0					Window access control (0: Normal access, 1: Window access)
														0				RAM write, read data inversion (0: Normal, 1: Data inversion)
															0			RAM address counter control (0: Count to X direction, 1: Count to Y direction)
																0		Test register (0 fixed)
																	0	Test register (0 fixed)
006	0006									XA[7]	XA[6]	XA[5]	XA[4]	XA[3]	XA[2]	XA[1]	XA[0]	RAM X address
										0	0	0	0	0	0	0	0	
007	0007								YA[8]	YA[7]	YA[6]	YA[5]	YA[4]	YA[3]	YA[2]	YA[1]	YA[0]	RAM Y address
									0	0	0	0	0	0	0	0	0	
008	0008									XMIN[7]	XMIN[6]	XMIN[5]	XMIN[4]	XMIN[3]	XMIN[2]	XMIN[1]	XMIN[0]	Minimum X address in window access mode
										0	0	0	0	0	0	0	0	
009	0009									XMAX[7]	XMAX[6]	XMAX[5]	XMAX[4]	XMAX[3]	XMAX[2]	XMAX[1]	XMAX[0]	Maximum X address in window access mode
										1	1	1	0	1	1	1	1	
010	000A								YMIN[8]	YMIN[7]	YMIN[6]	YMIN[5]	YMIN[4]	YMIN[3]	YMIN[2]	YMIN[1]	YMIN[0]	Minimum Y address in window access mode
									0	0	0	0	0	0	0	0	0	
011	000B								YMAX[8]	YMAX[7]	YMAX[6]	YMAX[5]	YMAX[4]	YMAX[3]	YMAX[2]	YMAX[1]	YMAX[0]	Maximum Y address in window access mode
									1	0	0	1	1	1	1	1	1	
012	000C			0	0	0	0	0	0	0	0	0	0	0	0	0	0	Test register (0 fixed)
013	000D			0	0	0	0	0	0	0	0	0	0	0	0	0	0	Test register (0 fixed)
014	000E																	RAM Write index
015	000F																	
016	0010																PSEL	Partial non-display area display setting
																	0	Partial non-display area display setting (0: Specified color, 1: RAM data 8-color display)
017	0011														PGR	PGG	PGB	Partial non-display area display setting
															0			Partial non-display area [R] specified color setting (0: 6'h00; 1: 6'h3F)
																0		Partial non-display area [G] specified color setting (0: 6'h00; 1: 6'h3F)
																	0	Partial non-display area [B] specified color setting (0: 6'h00; 1: 6'h3F)
018	0012								P1SL[8]	P1SL[7]	P1SL[6]	P1SL[5]	P1SL[4]	P1SL[3]	P1SL[2]	P1SL[1]	P1SL[0]	Partial 1 display area start line
									0	0	0	0	0	0	0	0	0	
019	0013								P2SL[8]	P2SL[7]	P2SL[6]	P2SL[5]	P2SL[4]	P2SL[3]	P2SL[2]	P2SL[1]	P2SL[0]	Partial 2 display area start line
									0	0	0	0	0	0	0	0	0	
020	0014								P1AW[8]	P1AW[7]	P1AW[6]	P1AW[5]	P1AW[4]	P1AW[3]	P1AW[2]	P1AW[1]	P1AW[0]	Partial 1 display area line number
									0	0	0	0	0	0	0	0	0	
021	0015								P2AW[8]	P2AW[7]	P2AW[6]	P2AW[5]	P2AW[4]	P2AW[3]	P2AW[2]	P2AW[1]	P2AW[0]	Partial 2 display area line number
									0	0	0	0	0	0	0	0	0	
022	0016								P1SA[8]	P1SA[7]	P1SA[6]	P1SA[5]	P1SA[4]	P1SA[3]	P1SA[2]	P1SA[1]	P1SA[0]	Partial 1 display area start line display RAM address
									0	0	0	0	0	0	0	0	0	
023	0017								P2SA[8]	P2SA[7]	P2SA[6]	P2SA[5]	P2SA[4]	P2SA[3]	P2SA[2]	P2SA[1]	P2SA[0]	Partial 2 display area start line display RAM address
									0	0	0	0	0	0	0	0	0	
024	0018							VOCON	RGCON	RGON	VOLCON	VOLREF	VOLON[1]	VOLON[0]	VOLREF	VOLON[1]	VOLON[0]	DC/DC operation setting
								0	0	0	0	0	0	0	0	0	0	
025	0019								VOCH[1]	VOCH[0]	VRH[1]	VSH[1]	DCFRM	DC3H2	DC2H2	DC1H2		DC/DC output setting
									0	0	0	0	0	0	0	0	0	
026	001A								LFS[3]	LFS[2]	LFS[1]	LFS[0]	FS[3]	FS[2]	FS[1]	FS[0]		DC/DC frequency setting
									0	1	0	1	0	1	0	1		
027	001B								PONM	PON	DUPP[1]	DUPP[0]	PUPP[1]	PUPP[0]	PUPP[1]	PUPP[0]		DC/DC rising setting
										1	0	0	0	0	1	0		
028	001C							BFVSEL	VSEL[2]	VSEL[1]	VSEL[0]	VSEL[2]	VSEL[1]	VSEL[0]	VC[2]	VC[1]	VC[0]	Regulator voltage setting
								1	0	0	0	1	1	1	0	1		
029	001D							REGCUR	COMCUR	COMCUR	COMCUR	COMCUR	LACR[1]	LACR[0]	ACR[1]	ACR[0]		Regulator current setting
								0	0	0	0	0	0	0	0	1	0	
030	001E									COMF[1]	COMF[0]	COMF[1]	COMF[0]	COMF[1]	COMF[0]			VCOM output setting

(2/3)

[illegible]

[illegible]

Register mode 3, 4

(1/4)

Index		Data																Description	
10 HEX.	16 HEX.	[15]	[14]	[13]	[12]	[11]	[10]	[9]	[8]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
000	0000																OSCON		
001	0001					SCN1	SCN0	R	L	ADY	ADY	ADC					0	Oscillator control (0: Oscillator stop, 1: Oscillator operation)	
					0	0												Panel connection setting on gate signal	
								0										Gate scan direction (0: O1 to O320, 1: O320 to O1)	
										0								RAM X address direction inversion (0: Normal, 1: Inversion)	
											0							RAM Y address direction inversion (0: Normal, 1: Inversion)	
												0						RAM write control (X direction, both R and B are switchable) (0: Y1 to Y720, 1: Y720 to Y1)	
												0						Test register (0 fixed)	
002	0002					SCAN1	SCAN0										NLINE1	Interface display	
						0	0											{GSCAN1,GSCAN0} = 0,0: n line inversion, 0,1: Frame inversion, 1,0: Skip 1D, 1,1: Skip 2B	
																0	0	Line number of line inversion	
																		(NLINE1,NLINE0) = 0,0: 1-line inversion, 0,1: 2-line inversion, 1,0: 4-line inversion, 1,1: 8-line inversion	
003	0003				BGR				WAS			YDIR	XDIR	INC				RGB data inversion (R and B are swichable) (0: Normal, 1: Inversion)	
					0				0									Window access control (0: Normal access, 1: Window access)	
										0								Test register (0 fixed)	
												0						Y address counter control (0: Increment, 1: Decrement)	
													0					X address counter control (0: Increment, 1: Decrement)	
														0				RAM address counter control (0: Count to X direction, 1: Count to Y direction)	
004	0004																		
005	0005																		
006	0006																CRES		
																	0	Soft reset (occur reset pulse when write to "1")	
007	0007										GOE0M	GOE1M	DISP1	DISP0	HW_S04	STBY		Test register (1 fixed)	
					1													Test register (0 fixed)	
						0												Test register (1 fixed)	
							1											Test register (0 fixed)	
								0										Gate "H" fixed function (0: Normal operation, 1: Gate all "H")	
												0						Gate "L" fixed function (0: Gate all "L", 1: Normal operation)	
													1					Display data all 1 output (0: Normal, 1: All 1 fixed [6'h3F])	
														0				Display data all 0 output (0: Normal, 1: All 0 fixed [6'h00])	
															0			Stand-by fixed state control (0: As usual, 1: Source = Hi-Z, gate = all OFF, common = VSS)	
																0		Display OFF (0: Normal operation, 1: Display OFF)	
008	0008																		
009	0009					PSEL		PGR	PGG	PGB	PNF0M		GSM	GSMLN2	GSMLN1	GSMLN0		Partial non-display area display setting (0: Specified color, 1: RAM data 8-color display)	
						0												Partial non-display area [R] specified color setting (0:6'h00, 1:6'h3F)	
								0										Partial non-display area [G] specified color setting (0:6'h00, 1:6'h3F)	
									0									Partial non-display area [B] specified color setting (0:6'h00, 1:6'h3F)	
										0								Polarity inversion on partial non-display area (0: Line inversion, 1: Frame inversion)	
													0					Gate scan on partial non-display area (0: Normal operation, 1: Stop)	
														0	0	0		Gate scan in partial mode	
																		{GSMLN2,1,0} = 0,0,0: Scan stop, 0,0,1: 3-frame cycle, 0,1,0: 5-frame cycle...	
																		... 1,1,0: 13-frame cycle, 1,1,1: 15-frame cycle	
010	000A																		
011	000B																GS	GS = 0: 260-k color (64-gray scale), GS = 1: 8 color (2-gray scale)	
012	000C							NWRGB	RGBS			VIMD	DISPCK					RGB interface mode (0: RGB invalid, 1: RGB valid)	
									0									RGB interface mode (0: Through mode, 1: Capture mode)	
												0						VSYNC interface mode (0: OSC or RGB interface display, 1: VSYNC interface display)	
													0					Display clock (0: OSC, 1: DOTCLK)	
013	000D								LTS	BONT0	BONT1	BONT2	BONT3	BONT4	BONT5	BONT6	BONT7	Frame frequency 1/2 (= 1-line time x 2) (0: Normal, 1: 1/2)	
										0								Basical clock for 1 line (BASECOUNT[7:0]) number specified	
										0	0	0	0	0	0	0	0		
014	000E																	OC	
																		Calibration start/stop (0: Stop, 1: Start)	
015	000F	VBP[3]	VBP[2]	VBP[1]	VBP[0]	HBP[3]	HBP[2]	HBP[1]	HBP[0]	BPSEL		VSEG	HSEG				DCKEG	Vertical back porch period	
		0	0	0	1	0	0	0	1									Horizontal back porch period	
											0							Back porch count method switchable	
												0						Test register (0 fixed)	
													0					VSYNC active direction (0: L active, 1: H active)	
														0				HSYNC active direction (0: L active, 1: H active)	
																	0	DOTCLK active direction (0: Rising edge, 1: Falling edge)	

[illegible][illegible]

112	0070													1	0					Test register
113	0071														0			0	0	Test register (0 fixed)
114	0072																	0	0	Test register (0 fixed)
115	0073																	0	0	Test register (0 fixed)
118	0076												0	0	0	0	0	1	0	Test register
119	0077			0	0	0	0	0	0	0		0	0	0	0	0	0	0	0	Test register (0 fixed)
121	0079			0	0	0	0	0	0		0	0	0	0	0	0	0	0	0	Test register (0 fixed)
123	007B																		0	Test register (0 fixed)
126	007E												0	0	0	0	0	0	0	Test register (0 fixed)
127	007F																	0	0	Test register (0 fixed)
:																				
192	00C0																	0		Test register (0 fixed)

•

•

•

•

[illegible]

[illegible]

11.2 Command Description

• Register mode 1/register mode 2

(1/16)

Register	Bit	Symbol	Function
R0	D7	DISP1	This command performs the same output as when all data is 1, independently of the internal RAM data (white display in the case of normally white). This command is executed, after it has been transferred, when the next line is output. 0: Normal operation 1: Ignores data of RAM and outputs all data as 1. DISP1 takes precedence over DISP0. When DISP1 = 1, DISP0 = 1 is ignored.
	D6	DISP0	This command performs the same output as when all data is 0, independently of the internal RAM data (black display in the case of normally white). This command is executed, after it has been transferred, when the next line is output. 0: Normal operation 1: Ignores data of RAM and outputs all data as 0.
	D5	ADC	The direction of column address The direction of source driver output can be selected.
	D4	DTY	Partial function is selected. In addition, efficiency of this command is carried out after transmission from the timing which outputs the following line data. 0: Normal display mode 1: Partial display mode
	D3	STBY	This bit selects the stand-by function. When the stand-by function is selected, a display OFF operation is executed, the amplifiers, and oscillator at each output circuit are stopped. After executing the stand-by function using this bit, set the regulator for gate power supply IC to OFF and set the DC/DC converter to OFF. For the sequence, refer to the preliminary product information of the power supply IC etc. Note that when releasing stand-by, perform the opposite operation, after setting the DC/DC converter to ON and setting the regulators of the gate IC and power supply IC to ON, execute the normal operation command. 0: Normal operation 1: Stand-by function (Display read OFF from RAM stop, VCOM stop, display OFF = all data output as 1)
	D2	STBY_G OFF	This bit selects the gate level, source level, and VCOM level at the time of stand-by. 0: Gate level (V_{GH}), source level (V_{SS}), VCOM level (COML) 1: Gate level (V_{GL}), source level (Hi-Z), VCOM level (V_{SS})
	D1	LPM	This bit is used in case it sets to the low power mode. 0: Normal mode 1: Low power mode
	D0	GSM	Sets output of the gate scanning signal during partial display. If this bit is set to 1, the gate of the lines set in the partial non-display area is scanned every frame period set by the R52 register. 0: Normal mode 1: The gate scanning cycle of partial non-display area is determined with the setting value to R52 register.

(2/16)

Register	Bit	Symbol	Function																															
R1	D7	ADX	Addressing of X address is inverted. For more details, refer to Figure 5–36 .																															
	D6	ADY	Addressing of Y address is inverted. For more details, refer to Figure 5–36 .																															
	D4	BGR	<p>The order of RGB data is changed at the time of writing (The data of R and B is replaced).</p> <p>0: Normal operation</p> <p><18 bits bus width: 1 pixel = 18 bits></p> <table><tr><td>Date bus</td><td>D17 to D12</td><td>D11 to D6</td><td>D5 to D0</td></tr><tr><td>RAM</td><td>RAM • D17 to RAM • D12</td><td>RAM • D11 to RAM • D6</td><td>RAM • D5 to RAM • D0</td></tr></table> <p><16 bits bus width: 1 pixel = 16 bits></p> <table><tr><td>Data bus</td><td>D15 to D11</td><td>D10 to D5</td><td>D4 to D0</td></tr><tr><td>RAM</td><td>RAM • D17 to RAM • D13 (D12: Supplemental transaction)</td><td>RAM • D11 to RAM • D6</td><td>RAM • D5 to RAM • D1 (D0: Supplemental transaction)</td></tr></table> <p>1: Write in by replacing R and B data.</p> <p><18 bits bus width: 1 pixel = 18 bits></p> <table><tr><td>Data bus</td><td>D17 to D12</td><td>D11 to D6</td><td>D5 to D0</td></tr><tr><td>RAM</td><td>RAM • D5 to RAM • D0</td><td>RAM • D11 to RAM • D6</td><td>RAM • D17 to RAM • D12</td></tr></table> <p><16 bits bus width: 1 pixel = 16 bits></p> <table><tr><td>Data bus</td><td>D15 to D11</td><td>D10 to D5</td><td>D4 to D0</td></tr><tr><td>RAM</td><td>RAM • D5 to RAM • D1 (D0: Supplemental transaction)</td><td>RAM • D11 to RAM • D6</td><td>RAM • D17 to RAM • D13 (D12: Supplemental transaction)</td></tr></table>	Date bus	D17 to D12	D11 to D6	D5 to D0	RAM	RAM • D17 to RAM • D12	RAM • D11 to RAM • D6	RAM • D5 to RAM • D0	Data bus	D15 to D11	D10 to D5	D4 to D0	RAM	RAM • D17 to RAM • D13 (D12: Supplemental transaction)	RAM • D11 to RAM • D6	RAM • D5 to RAM • D1 (D0: Supplemental transaction)	Data bus	D17 to D12	D11 to D6	D5 to D0	RAM	RAM • D5 to RAM • D0	RAM • D11 to RAM • D6	RAM • D17 to RAM • D12	Data bus	D15 to D11	D10 to D5	D4 to D0	RAM	RAM • D5 to RAM • D1 (D0: Supplemental transaction)	RAM • D11 to RAM • D6
Date bus	D17 to D12	D11 to D6	D5 to D0																															
RAM	RAM • D17 to RAM • D12	RAM • D11 to RAM • D6	RAM • D5 to RAM • D0																															
Data bus	D15 to D11	D10 to D5	D4 to D0																															
RAM	RAM • D17 to RAM • D13 (D12: Supplemental transaction)	RAM • D11 to RAM • D6	RAM • D5 to RAM • D1 (D0: Supplemental transaction)																															
Data bus	D17 to D12	D11 to D6	D5 to D0																															
RAM	RAM • D5 to RAM • D0	RAM • D11 to RAM • D6	RAM • D17 to RAM • D12																															
Data bus	D15 to D11	D10 to D5	D4 to D0																															
RAM	RAM • D5 to RAM • D1 (D0: Supplemental transaction)	RAM • D11 to RAM • D6	RAM • D17 to RAM • D13 (D12: Supplemental transaction)																															
D1	LTS	<p>The setting time of calibration is selected.</p> <p>The calibration function adjusts frame frequency by setting up the time of one line. The setting time of one line can be selected from the following setup by this command.</p> <p>0: 1 line time = t_{cal}</p> <p>1: 1 line time = $t_{cal} \times 2$</p> <p>(t_{cal}: calibration setting time = $1 \div \text{frame frequency} \div \text{display line number}$)</p>																																

(3/16)

<R>

Register	Bit	Symbol	Function
R2	D6	DCKEG	The active level of DOTCLK is selected. 0: Data latch by rising edge 1: Data latch by falling edge
	D5	VSEG	The active level of VSYNC is selected. 0: Low active 1: High active
	D4	HSEG	The active level of HSYNC is selected. 0: Low active 1: High active
	D3	VIMD	VSYNC interface mode is selected. If VSYNC is inputted when VSYNC interface mode is selected, scan for one frame will be performed. 0: Normal mode 1: VSYNC interface mode
	D2	NWRGB	The input of RGB interface becomes invalid. 0: The input of RGB interface becomes invalid. 1: The input of RGB interface becomes valid.
	D1	RGBS	The mode of RGB interface is selected. 0: Through mode 1: Capture mode
	D0	DISPCK	The timing clock for display output at the time of RGB interface is selected. 0: Internal oscillation clock 1: HSYNC/VSYNC/DOTCLK
R3	D0	CRES	This bit is command reset function. Be sure to perform after power supply injection. Command reset clears this bit automatically after execution (CRES = 1). Therefore, there is no necessity (normal operation is selected) of setting up 0 more nearly again soft. Moreover, after command reset execution, since this bit of time to change to 1 → 0 is very short, by the time it sets up the following command, it is not necessary to vacate time after command reset setup. 0: Normal operation 1: Command reset

(4/16)

Register	Bit	Symbol	Function
R4	D0	GS	This bit selects color numbers. GS = 0: 262,144-color GS = 1: 8-color
R5	D4	WAS	Window access mode setting When the window access mode is set, the address is increment/decrement only in the range set by the MIN. ·X address setting register (R8), MAX. ·X address setting register (R9), MIN. ·Y address setting register (R10), and MAX. ·Y address setting register (R11). 0: Normal operation 1: Window access mode
	D3	DINV	RAM write data inversion 0: Normal mode 1: Inversion mode
	D2	INC	This bit selects the direction in which the address is to be increment. 0: Increments X address 1: Increments Y address
R6	D7 to D0	XAn	This register sets the X address of the display RAM. Set 00H to EFH.
R7	D8 to D0	YAn	This register sets the Y address of the display RAM. Set 000H to 13FH.
R8	D7 to D0	XMINn	The minimum value of X address at the time of window access mode is set up. After carrying out the increment of the X address to X address maximum set up by the MAX. X address register (R9), they are the next increments and are initialized by the address value set up by this command. Set up 00H to EFH.
R9	D7 to D0	XMNn	The maximum of X address at the time of window access mode is set up. After carrying out the increment of the X address to the address value set up by this command, they are the next increments and are initialized by X address minimum value set up by the MIN. X address register (R8). Set up 00H to EFH.
R10	D8 to D0	YMINn	The minimum value of Y address at the time of window access mode is set up. After carrying out the increment of the Y address to Y address maximum set up by the MAX. Y address register (R11), they are the next increments and are initialized by the address value set up by this command. Set up to 000H to 13FH.
R11	D8 to D0	YMNn	The maximum of Y address at the time of window access mode is set up. After carrying out the increment of the Y address to the address value set up by this command, it is the next increment and is initialized by Y address minimum value set up by the MIN. Y address register (R10). Set up to 000H to 13FH.

(5/16)

Register	Bit	Symbol	Function
R16	D0	PSEL	Partial OFF area color register 1 Selects whether the data specified in R17 register as color data, using MSB of a display data RAM is used as color data. 0: Use the data specified to be R17 register 1: Use MSB of display data RAM, making it into color data.
R17	D2, D1, D0	PGR, PGG, PGB	Partial OFF area color register 2 Sets the color of the screen other than the partial display area during partial display (R0: DTY = 1). One of eight colors can be selected (RGB: 1 bit each) as the OFF color. The relationship between each color data and the bits of this register is as follows. This relationship is not dependent upon the value of ADC. PGR: R OFF = 0, ON = 1 PGG: G OFF = 0, ON = 1 PGB: B OFF = 0, ON = 1
R18	D8 to D0	P1SLn	This is partial 1 display area start line register (000H to 13FH). From the line set up by this command to the line set up by the partial 1 display area end line register (R20) becomes partial 1 display area at the time of partial display (R0: DTY = 1).
R19	D8 to D0	P2SLn	This is partial 2 display area start line register (000H to 13FH). From the line set up by this command to the line set up by the partial 2 display area end line register (R21) becomes partial 2 display area at the time of partial display (R0: DTY = 1).
R20	D8 to D0	P1AWn	This is partial 1 display area line count register (000H to 13FH). An area starting from the line set by the partial 1 display area start register (R18) and ending as set by this command is the partial 1 display area. If this register is 0, the values of the partial 2 display area start line register (R19) and the partial 2 display area line count register (R21) are not valid.
R21	D8 to D0	P2AWn	This is partial 2 display area line count register (000H to 13FH). An area starting from the line set by the partial 2 display area start register (R19) and ending as set by this command is the partial 2 display area. If the partial 1 display area line count register is 0, the values of the partial 2 display area start line register (R19) and partial 2 display area line count register (R21) are not valid.
R22	D8 to D0	P1SAn	This is partial 1 display area start line display RAM address.
R23	D8 to D0	P2SAn	This is partial 2 display area start line display RAM address.

(6/16)

Register	Bit	Symbol	Function
R24	D12	VDCION	ON/OFF of V_{DCI} regulator is controlled. 0: V_{DCI} regulator OFF 1: V_{DCI} regulator ON
	D11	RGONR	ON/OFF of V_R regulator is controlled. 0: V_R regulator OFF 1: V_R regulator ON
	D10	RGON	ON/OFF of V_S regulator is controlled. 0: V_S regulator OFF 1: V_S regulator ON
	D9	VCLON	ON/OFF of V_{CL} boost is controlled. 0: V_{CL} boost OFF 1: V_{CL} boost ON ($V_{DCI} \times -1$)
	D8	VGLREF	V_{GL} boost mode is switched 0: $V_{GL} = V_R \times (-2 \text{ or } -3) + V_{SS}$ 1: $V_{GL} = V_R \times (-2 \text{ or } -3) + V_{CL}$
	D7, D6	VGLON1 VGLON0	ON/OFF of V_{GL} boost is controlled. <VGLON1, VGLON0 = 0, 0> V_{GL} boost OFF <VGLON1, VGLON0 = 0, 1> $V_{GL} = V_R \times -2 + (V_{SS} \text{ or } V_{CL})$ <VGLON1, VGLON0 = 1, X> $V_{GL} = V_R \times -3 + (V_{SS} \text{ or } V_{CL})$
	D5	VGHREF	V_{GH} boost mode is switched. 0: $V_{GH} = V_R \times (2 \text{ or } 3) + V_R$ 1: $V_{GH} = V_R \times (2 \text{ or } 3) + V_{DCI}$
	D4, D3	VGHON1 VGHON0	ON/OFF of V_{GH} boost is controlled. <VGHON1, VGHON0 = 0, 0> V_{GH} boost OFF <VGHON1, VGHON0 = 0, 1> $V_{GH} = V_R \times 2 + (V_R \text{ or } V_{DCI})$ <VGHON1, VGHON0 = 1, X> $V_{GH} = V_R \times 3 + (V_R \text{ or } V_{DCI})$
	D2, D1	VD2ON1 VD2ON0	ON/OFF of V_{DD2} boost is controlled. <VD2ON1, VD2ON0 = 0, 0> V_{DD2} boost OFF (V_{DCI} or Hi-Z) <VD2ON1, VD2ON0 = 0, 1> $V_{DD2} = V_{DCI} \times 2$ boost ON <VD2ON1, VD2ON0 = 1, X> $V_{DD2} = V_{DCI} \times 3$ boost ON
	D0	DCON	ON/OFF of DC/DC converter is controlled. 0: DC/DC converter OFF 1: DC/DC converter ON

(7/16)

<R>

Register	Bit	Symbol	Function
R25	D7	VDCISEL	When V_{DCI} regulator OFF ($VDCION$ [R24] = 0) and V_{DCI} output is not set into Hi-Z ($VDCIHZ$ [R25] = 0), the output state of V_{DCI} regulator is controlled. <VDCISEL = 0> $V_{DCI} = V_{DC}$ <VDCISEL = 1> $V_{DCI} = V_{SS}$
	D6	VDCIHZ	Output state of V_{DCI} pin is defined when V_{DCI} regulator is OFF ($VDCION$ [R24] = 0). <VDCIHZ = 0> $V_{DCI} = V_{DC}$ or V_{SS} (setting by VDCISEL) <VDCIHZ = 1> $V_{DCI} = \text{Hi-Z}$
	D5	VRHI	Output of V_R regulator is selected. <VRHI = 0> V_R regulator = ON <VRHI = 1> V_R regulator = Hi-Z
	D4	VSHI	Output of V_S regulator is selected. <VSHI = 0> V_S regulator = ON <VSHI = 1> V_S regulator = Hi-Z
	D3	DCFRM	This bit selects whether DC/DC operation is synchronized with frame signal. <DCFRM = 0> DC/DC operation = frame asynchronous <DCFRM = 1> DC/DC operation = frame synchronization
	D2	DC3HZ	The output state of V_{CL} at the time of V_{CL} boost OFF is controlled. <DC3HZ = 0> $V_{CL} = V_{SS}$ <DC3HZ = 1> $V_{CL} = \text{Hi-Z}$
	D1	DC2HZ	The output state of V_{GH} and V_{GL} at the time of V_{GH} and V_{GL} boost OFF is controlled. <DC2HZ = 0> $V_{GH} = V_{DD2}$, $V_{GL} = V_{SS}$ <DC2HZ = 1> $V_{GH} = \text{Hi-Z}$, $V_{GL} = \text{Hi-Z}$
	D0	DC1HZ	The output state of V_{DD2} at the time of V_{DD2} boost OFF is controlled. <DC1HZ = 0> $V_{DD2} = V_{DCI}$ <DC1HZ = 1> $V_{DD2} = \text{Hi-Z}$

(8/16)

Register	Bit	Symbol	Function		
R26	D7, D6	LFS3, LFS2	When low power mode (LPM [R0] = 1), V _{GH} , V _{GL} boost frequency are selected.		
			LFS3	LFS2	Boost Frequency
			0	0	f _{DCCLK} /1
			0	1	f _{DCCLK} /2
			1	0	f _{DCCLK} /4
			1	1	f _{DCCLK} /8
	D5, D4	LFS1, LFS0	When low power mode (LPM [R0] = 1), V _{DD2} , V _{CL} boost frequency are selected.		
			LFS1	LFS0	Boost Frequency
			0	0	f _{DCCLK} /1
			0	1	f _{DCCLK} /2
			1	0	f _{DCCLK} /4
			1	1	f _{DCCLK} /8
	D3, D2	FS3, FS2	When normal drive (LPM [R0] = 0), V _{GH} , V _{GL} boost frequency are selected.		
			FS3	FS2	Boost Frequency
			0	0	f _{DCCLK} /1
			0	1	f _{DCCLK} /2
			1	0	f _{DCCLK} /4
			1	1	f _{DCCLK} /8
	D1, D0	FS1, FS0	When normal drive (LPM [R0] = 0), V _{DD2} , V _{CL} boost frequency are selected.		
			FS1	FS0	Boost Frequency
			0	0	f _{DCCLK} /1
			0	1	f _{DCCLK} /2
			1	0	f _{DCCLK} /4
			1	1	f _{DCCLK} /8
R27	D5	PONM	The internal sequence of DC/DC rising operation and an external sequence are selected. 0: External sequence 1: Internal sequence		
	D4	PON	The frequency of operation at the time of the rising of V _{GH} , V _{DD2} , V _{GL} and V _{CL} when DC/DC rising is selected. It becomes valid only at the time of PONM = 0. 0: Normal operation 1: Rising operation		
	D3, D2	DUPF1, DUPF0	The frequency of operation of whole DC/DC converter circuit when DC/DC rising is selected.		
			DUPF1	DUPF0	Boost Frequency
			0	0	f _{DCCLK} /1
			0	1	f _{DCCLK} /2
			1	0	f _{DCCLK} /4
			1	1	f _{DCCLK} /8
	D1, D0	PUPT1, PUPT0	The ON time at the time of the rising of V _{GH} , V _{DD2} , V _{GL} , V _{CL} RGON, RGONR when DC/DC rising is selected. It becomes valid only at the time of PONM = 1.		

(9/16)

Register	Bit	Symbol	Function
R28	D12	SFVSEL	Output voltage of RV _{DD} regulator is selected. <SFVSEL = 0> RV _{DD} = 2.1 V (for test) <SFVSEL = 1> RV _{DD} = 2.3 V
	D11 to D9	VSEL2 to VSEL0	Output voltage of V _{GM} regulator is selected. <VC2 = 1, VC1 = 0, VC0 = 1> At V _{REFR} = 2.0 V <VSEL2 = 0, VSEL1 = 0, VSEL0 = 0> V _{GM} = 4.40 V <VSEL2 = 0, VSEL1 = 0, VSEL0 = 0> V _{GM} = 4.50 V <VSEL2 = 0, VSEL1 = 0, VSEL0 = 0> V _{GM} = 4.60 V <VSEL2 = 0, VSEL1 = 0, VSEL0 = 0> V _{GM} = 4.70 V <VSEL2 = 0, VSEL1 = 0, VSEL0 = 0> V _{GM} = 4.80 V <VSEL2 = 0, VSEL1 = 0, VSEL0 = 0> V _{GM} = 4.90 V <VSEL2 = 0, VSEL1 = 0, VSEL0 = 0> V _{GM} = 5.00 V <VSEL2 = 0, VSEL1 = 0, VSEL0 = 0> V _{GM} = 5.10 V
	D8 to D6	VRSEL2 to VRSEL0	Output voltage of V _R regulator is selected. <VC2 = 1, VC1 = 0, VC0 = 1> At V _{REFR} = 2.0 V <VRSEL2 = 0, VRSEL1 = 0, VRSEL0 = 0> V _R = 4.50 V <VRSEL2 = 0, VRSEL1 = 0, VRSEL0 = 1> V _R = 4.80 V <VRSEL2 = 0, VRSEL1 = 1, VRSEL0 = 0> V _R = 4.90 V <VRSEL2 = 0, VRSEL1 = 1, VRSEL0 = 1> V _R = 5.00 V <VRSEL2 = 1, VRSEL1 = 0, VRSEL0 = 0> V _R = 5.05 V <VRSEL2 = 1, VRSEL1 = 0, VRSEL0 = 1> V _R = 5.10 V <VRSEL2 = 1, VRSEL1 = 1, VRSEL0 = 0> V _R = 5.20 V <VRSEL2 = 1, VRSEL1 = 1, VRSEL0 = 1> V _R = 5.40 V
	D5 to D3	VSSEL2 to VSSEL0	Output voltage of V _S regulator is selected. <VC2 = 1, VC1 = 0, VC0 = 1> At V _{REFR} = 2.0 V <VSSEL2 = 0, VSSEL1 = 0, VSSEL0 = 0> V _S = 4.85 V <VSSEL2 = 0, VSSEL1 = 0, VSSEL0 = 1> V _S = 4.90 V <VSSEL2 = 0, VSSEL1 = 1, VSSEL0 = 0> V _S = 4.95 V <VSSEL2 = 0, VSSEL1 = 1, VSSEL0 = 1> V _S = 5.00 V <VSSEL2 = 1, VSSEL1 = 0, VSSEL0 = 0> V _S = 5.05 V <VSSEL2 = 1, VSSEL1 = 0, VSSEL0 = 1> V _S = 5.10 V <VSSEL2 = 1, VSSEL1 = 1, VSSEL0 = 0> V _S = 5.15 V <VSSEL2 = 1, VSSEL1 = 1, VSSEL0 = 1> V _S = 5.20 V
	D2 to D0	VC2 to VC0	Output voltage of REFR regulator is selected. <VC2 = 0, VC1 = 0, VC0 = 0> V _{REFR} = 1.50 V <VC2 = 0, VC1 = 0, VC0 = 1> V _{REFR} = 1.60 V <VC2 = 0, VC1 = 1, VC0 = 0> V _{REFR} = 1.70 V <VC2 = 0, VC1 = 1, VC0 = 1> V _{REFR} = 1.80 V <VC2 = 1, VC1 = 0, VC0 = 0> V _{REFR} = 1.90 V <VC2 = 1, VC1 = 0, VC0 = 1> V _{REFR} = 2.00 V <VC2 = 1, VC1 = 1, VC0 = 0> V _{REFR} = 2.05 V <VC2 = 1, VC1 = 1, VC0 = 1> V _{REFR} = 2.10 V

(10/16)

Register	Bit	Symbol	Function
R29	D8	REGMONI	Output state of TVREFR is selected. 0: TVREFR = Hi-Z 1: TVREFR = Output setup voltage in VC2 to VC0
	D7, D6	LCOMCS1 LCOMCS0	When low power mode, COMH/COML amplitude current is selected. <LCOMCS1, LCOMCS0 = 0, 0> Amp. current = x 0.25 mode <LCOMCS1, LCOMCS0 = 0, 1> Amp. current = x 0.5 mode <LCOMCS1, LCOMCS0 = 1, 0> Amp. current = x 1.0 mode <LCOMCS1, LCOMCS0 = 1, 1> Amp. current = x 1.5 mode
	D5, D4	COMCS1, COMCS0	COMH/COML amplitude current is selected. <COMCS1, COMCS0 = 0, 0> Amp. current = x 1 mode <COMCS1, COMCS0 = 0, 1> Amp. current = x 2 mode <COMCS1, COMCS0 = 1, 0> Amp. current = x 3 mode <COMCS1, COMCS0 = 1, 1> Amp. current = x 7 mode
	D3, D2	LACS1, LACS0	When low power mode (LPM [R0] = 1), V _R and V _S regulator amplitude current is selected. <LACS1, LACS0 = 0, 0> Amp. current = x 0.25 mode <LACS1, LACS0 = 0, 1> Amp. current = x 0.5 mode <LACS1, LACS0 = 1, 0> Amp. current = x 1.0 mode <LACS1, LACS0 = 1, 1> Amp. current = x 1.5 mode
	D1, D0	ACS1, ACS0	When normal drive (LPM [R0] = 0), V _R and V _S regulator amplitude current is selected. <ACS1, ACS0 = 0, 0> Amp. current = x 1 mode <ACS1, ACS0 = 0, 1> Amp. current = x 2 mode <ACS1, ACS0 = 1, 0> Amp. current = x 3 mode <ACS1, ACS0 = 1, 1> Amp. current = x 6 mode

(11/16)

Register	Bit	Symbol	Function
R30	D5, D4	COMP1, COMP0	VCOMM ability at VCOMM output is selected. <COMP1, COMP0 = 0, 0> x 1 mode <COMP1, COMP0 = 0, 1> x 1.5 mode <COMP1, COMP0 = 1, 0> x 2 mode <COMP1, COMP0 = 1, 1> x 2.5 mode
	D2	COMHIM	Output state of VCOMM is controlled. 0: VCOMHM/VCOMLM 1: Hi-Z
	D0	COMONM	ON/OFF control of the common drive output VCOMM is carried out. 0: OFF (VCOMHM and VCOMLM amplifier-OFF) 1: ON (VCOMHM and VCOMLM amplifier-ON)
R31	D5 to D0	DAn	The amplitude of VCOMM output is controlled by 6-bit D/A.
R32	D7	COMINM	The center voltage input of VCOMM is selected. 0: Internal D/A becomes valid 1: Center level voltage of VCOMINM input becomes valid
	D6 to D0	CDAn	The center level of VCOMM output is controlled by 7-bit D/A.
R36	D6 to D0	GPHn	Sets the positive polarity γ -amplitude adjustment. For more detail, refer to 5.5 γ-Curve Correction Circuit .
R37	D6 to D0	GNHn	Sets the negative polarity γ -amplitude adjustment. For more detail, refer to 5.5 γ-Curve Correction Circuit .
R38	D6 to D0	GPLn	Sets the positive polarity γ -amplitude adjustment. For more detail, refer to 5.5 γ-Curve Correction Circuit .
R39	D6 to D0	GNLn	Sets the negative polarity γ -amplitude adjustment. For more detail, refer to 5.5 γ-Curve Correction Circuit .
R41	D7 to D0	LCDXMINn	The minimum value of X addresses of a liquid crystal display area is set up. When window access mode is not being used, after carrying out the increment of the X addresses to X address maximum set up by the LCDMAX X address register (R43), they are the next increments and are initialized by the address value set up by this command. In addition, the source output pin which is not specified by LCDXMIN (R41) and LCDXMX (R43) does not output. Set up 00H to EFH. Moreover, specify a surely bigger area than the window area in window access mode.
R42	D8 to D0	LCDYMINn	The minimum value of Y address of a liquid crystal display area is set up. When window access mode is not being used, after carrying out the increment of the Y address to Y address maximum set up by the LCDMAX Y address register (R44), it is the next increment and is initialized by the address value set up by this command. Set up 000H to 13FH. Moreover, specify a surely bigger area than the window area in window access mode.
R43	D7 to D0	LCDXMXn	The maximum of X addresses of a liquid crystal display area is set up. When window access mode is not being used, after carrying out the increment of the X addresses to the address value set up by this command, they are the next increments and are initialized by X address minimum value set up by the LCDMIN X address register (R41). In addition, the source output pin which is not specified by LCDXMIN (R41) and LCDXMX (R43) does not output. Set up 00H to EFH. Moreover, specify a surely bigger area than the window area in window access mode.

(12/16)

Register	Bit	Symbol	Function		
R44	D8 to D0	LCDYMXn	The maximum of Y address of a liquid crystal display area is set up. When window access mode is not being used, after carrying out the increment of the Y address to the address value set up by this command, it is the next increment and is initialized by Y address minimum value set up by the LCDMIN Y address register (R42). Set up 000H to 13FH. Moreover, specify a surely bigger area than the window area in window access mode.		
R45	D0	OC	This bit is used for calibration. The time from calibration start command execution until calibration stop command execution becomes the time for 1 line. 0: Calibration stop 1: Calibration start		
R46	D7 to D0	BCNTn	It specifies a part for what clock of a basic clock (an internal oscillation clock or DOTCLK) 1 horizontal period becomes. Moreover, 1 horizontal period determined by the calibration function is able to get to know a part for what clock of a basic clock it is by reading and adding this register.		
R50	D2	R_L	Scan direction of gate driver is selected. 0: Scan to G320 from G0 1: Scan to G0 from G320		
	D1	SCN1	Gate scan mode is selected.		
	D0	SCN0	{SCN1, SCN0} = 0, 0: MODE1 0, 1: MODE2 1, 0: MODE3 1, 1: Setting prohibited		
R51	D1, D0	NLINE1, NLINE0	The number of lines of n line inversion is set up.		
			NLINE1	NLINE0	Number of Lines of n Line Inversion
			0	0	n = 1
			0	1	n = 2
			1	0	n = 4
			1	1	n = 8
R52	D2, D1, D0	GSMLN2, GSMLN1, GSMLN0	Gate scan operation of partial non-displaying area is selected. GSMLN2 to GSMLIN0 = 0, 0, 0: Gate scan stop GSMLN2 to GSMLIN0 = 0, 0, 1: 3 frame cycle GSMLN2 to GSMLIN0 = 0, 1, 0: 5 frame cycle : GSMLN2 to GSMLIN0 = 1, 1, 0: 13 frame cycle GSMLN2 to GSMLIN0 = 1, 1, 1: 15 frame cycle		
R53	D0	PNFRM	Only partial non-displaying area carries out frame inversion operation. This bit becomes valid only when a partial display area is line inversion. 0: Partial non-displaying area is line inversion. 1: Partial non-displaying area is frame inversion.		
R55	D1, D0	GSCAN1, GSCAN0	Skip inversion mode is selected.		
			GSCAN1	GSCAN0	Scan Operation
			0	0	n line inversion
			0	1	Frame inversion
			1	0	Skip inversion 1D
1	1	Skip inversion 2B			
R58	D0	OSCON	Internal oscillator is controlled. 0: Oscillator stop 1: Oscillator operate		

(13/16)

Register	Bit	Symbol	Function
R59	D1	GOE2ON	GOE2 output is controlled. 0: Normal operation 1: GOE2 output Low fixation (All gate ON).
	D0	GOE1ON	Gate scan ON/OFF is selected by GOE1 output. 0: Gate scan OFF (GOE1 = Low fixation) 1: Normal operation
R60	D8 to D0	RGBSTn	These bits set the start line of the display area to be displayed by in RGB interface through mode. (000H ≤ R60 ≤ 13FH) Be sure to observe the relationship "Set value of R60 register < Set value of R61 register".
R61	D8 to D0	RGBEDn	These bits set the end line of the display area to be displayed by in RGB interface through mode. (000H ≤ R61 ≤ 13FH) Be sure to observe the relationship "Set value of R60 register < Set value of R61 register".
<R> R62	D7 to D4	HBPn	These bits set the horizontal back porch period of the RGB interface. 18/16-bit mode: Horizontal back porch period = This register setting value x DOTCLK unit 6-bit mode: Horizontal back porch period = This register setting value x 3 x DOTCLK unit
	D3 to D0	VBPn	These bits set the vertical back porch period of the RGB interface. Vertical back porch period = This register setting value x HSYNC unit.
R63	D7 to D0	CAPXMINn	The minimum value of X addresses of window access at the time of RGB interface capture mode is set up. After carrying out the increment of the X addresses to X address maximum set up by the MAX X address register (R64), they are the next increments and are initialized by the address value set up by this command. Set up 00H to EFH.
R64	D7 to D0	CAPXMXn	The maximum of X addresses of window access at the time of RGB interface capture mode is set up. After carrying out the increment of the X addresses to the address value set up by this command, they are the next increments and are initialized by X address minimum value set up by the MIN X address register (R63). Set up 00H to EFH.
R65	D8 to D0	CAPYMINn	The minimum value of Y address of window access at the time of RGB interface capture mode is set up. After carrying out the increment of the Y address to Y address maximum set up by the MAX Y address register (R66), it is the next increment and is initialized by the address value set up by this command. Set up 000H to 13FH.
R66	D8 to D0	CAPYMXn	The maximum of Y address of window access at the time of RGB interface capture mode is set up. After carrying out the increment of the Y address to the address value set up by this command, it is the next increment and is initialized by Y address minimum value set up by the MIN Y address register (R65). Set up 000H to 13FH.
R68	D2, D1, D0	E2OPC2 E2OPC1 E2OPC0	E ² PROM interface is controlled.
			E2OPC2 E2OPC1 E2OPC0 E ² PROM Control
			0 0 0 Setting prohibited
			0 0 1 EPSAVE: Writing execution to E ² PROM
			0 1 0 MASKON: Writing/elimination permission to E ² PROM
			0 1 1 MASKOF: Writing/elimination prohibit to E ² PROM
			1 0 0 EPCLR: All area elimination of E ² PROM
			1 0 1 EPWALL: It is the writing of FFFFH to all the area of E ² PROM
			1 1 0 EPREAD: Reading execution of E ² PROM
			1 1 1 Setting prohibited



(14/16)

Register	Bit	Symbol	Function				
R69	D7 to D0	E2ENn	This is writing permission to E ² PROM enable register.				
R70	D7 to D0	E2An	The writing address to E ² PROM is specified.				
R71	D15 to D0	E2Irn	The index of a register which writes in to E ² PROM is specified. The index and data of the register specified to be this register are written in the address of E ² PROM specified by R70.				
R72	D7 to D0	E2Idn	The product information register for E ² PROM [23:16]		The setting of this register is not the register that affects driver operation but the temporary register which saves data.		
R73	D7 to D0	E2Idn	The product information register for E ² PROM [15:8]				
R74	D7 to D0	E2Idn	The product information register for E ² PROM [7:0]				
R75	D7 to D0	E2SAn	The reading start address of E ² PROM is specified.				
<R>	R77	D15 to D8	GOEDn	GOE1 falling position is setup. For more detail, refer to 5.4.1 Horizontal period.			
		D7 to D0	GOSTn	GOE1 rising position is setup. For more detail, refer to 5.4.1 Horizontal period.			
<R>	R78	D7 to D0	VMCHGn	Polarity changing position of COM is setup. For more detail, refer to 5.4.1 Horizontal period. Also, set up over 1.			
<R>	R79	D15 to D8	SWEDn	The drive end timing in horizontal period is set up. For more detail, refer to 5.4.1 Horizontal period.			
		D7 to D0	SWSTn	The drive start timing in horizontal period is set up.			
<R>	R82	D7 to D5	GIn	The bias current of γ -amplifier is adjusted.			
				GI2	GI1	GI0	Current Value (Magnification)
				0	0	0	0.5
				0	0	1	1.0 (default)
				0	1	0	1.5
				0	1	1	2
				1	0	0	2.5
				1	0	1	3
				1	1	0	3.5
				1	1	1	4
	D2	GRES	The γ -resistance is switched. For more detail, refer to 5.5 γ-Curve Correction Circuit.				
	D0	G3SW	γ -center Amp. is controlled. 0: γ -center Amp. OFF 1: γ -center Amp. ON				

(15/16)

Register	Bit	Symbol	Function			
R83	D6 to D4	GAPn	The bias current of positive polarity side γ -gray scale amplifier is adjusted.			
			GAP2	GAP1	GAP0	Current Value (Magnification)
			0	0	0	0.5
			0	0	1	1.0 (default)
			0	1	0	1.5
			0	1	1	2
			1	0	0	3
			1	0	1	4
			1	1	0	6
			1	1	1	7.5
	D2 to D0	GANn	The bias current of negative polarity side γ -gray scale amplifier is adjusted.			
			GAN2	GAN1	GAN0	Current Value (Magnification)
			0	0	0	0.5
			0	0	1	1.0 (default)
			0	1	0	1.5
			0	1	1	2
			1	0	0	3
			1	0	1	4
			1	1	0	6
			1	1	1	7.5
R97	D5 to D0	GM1Pn	Positive polarity side γ -adjustment register			
R98	D5 to D0	GM3Nn	Negative polarity side γ -adjustment register			
R99	D5 to D0	GM2Pn	Positive polarity side γ -adjustment register			
R100	D5 to D0	GM2Nn	Negative polarity side γ -adjustment register			
R101	D5 to D0	GM3Pn	Positive polarity side γ -adjustment register			
R102	D5 to D0	GM1Nn	Negative polarity side γ -adjustment register			
R103	D5, D4	SOUT_MODE1, SOUT_MODE0	Source output in dummy period is selected.			
			SOUT_MODE1	SOUT_MODE0	Source Output in Dummy Period	
			0	0	Reverse phase for COM and V _s or V _{ss}	
			0	1	Hi-Z	
			1	0	(Reverse phase for COM and V _s or V _{ss}) and Hi-Z	
			1	1	Hi-Z	

(16/16)

Register	Bit	Symbol	Function
R112	D0	BPSEL	<p>Count method of back porch is selected.</p> <p>20H: It becomes as it is shown in the following figures (VSYNC is recognized in the rising edge of HSYNC).</p>  <p>Vertical back porch = 1 Vertical back porch = 2</p> <p>21H: It becomes as it is shown in the following figures (VSYNC is recognized in the falling edge of HSYNC).</p>  <p>Vertical back porch = 1 Vertical back porch = 2</p>

• Register mode 3/register mode 4

(1/13)

Register	Bit	Symbol	Function		
R0 (R0H)	D0	OSCON	Internal oscillator is controlled. 0: Oscillator stop 1: Oscillator operate		
R1 (R1H)	D11, D10	SCN1, SCN0	Gate scan mode is selected.		
			SCN1	SCN0	Gate Scan Mode
			0	0	MODE1
			0	1	MODE2
			1	0	MODE3
			1	1	Setting prohibited
	D9	R_L	Scan direction of gate driver is selected. 0: Scan to G320 from G0 1: Scan to G0 from G320		
	D8	ADX	Addressing of X address is inverted. For more details, refer to Figure 5-36 .		
	D7	ADY	Addressing of Y address is inverted. For more details, refer to Figure 5-36 .		
	D6	ADC	Column address direction Source driver output direction is selected.		
R2 (R2H)	D10, D9	GSCAN1, GSCAN0	Skip inversion mode is selected.		
			GSCAN1	GSCAN0	Scan Operation
			0	0	n line inversion
			0	1	Frame inversion
			1	0	Skip inversion 1D
			1	1	Skip inversion 2B
	D1, D0	NLINE1, NLINE0	Line number of n line inversion is selected.		
			NLINE1	NLINE0	Line Number of n Line Inversion
			0	0	n = 1
			0	1	n = 2
			1	0	n = 4
			1	1	n = 8

(2/13)

Register	Bit	Symbol	Function
R3 (35H)	D12	BGR	In case it writes in display data RAM, this bit changes into BGR the data written in as RGB. 0: RGB 1: BGR
	D8	WAS	Window access mode setting When the window access mode is set, the address is increment/decrement only in the range set by the MIN. ·X address setting register (R528), MAX. ·X address setting register (R529), MIN. ·Y address setting register (R530), and MAX. ·Y address setting register (R531). 0: Normal operation 1: Window access mode
	D5	YDIR	Y address counter control 0: Y address increment 1: Y address decrement
	D4	XDIR	X address counter control 0: X address increment 1: X address decrement
	D3	INC	Address increment direction is selected. 0: X address increment 1: Y address increment
R6 (R6H)	D0	CRES	This bit is command reset function. Be sure to perform after power supply injection. Command reset clears this bit automatically after execution (CRES = 1). Therefore, there is no necessity (normal operation is selected) of setting up 0 more nearly again soft. Moreover, after command reset execution, since this bit of time to change to 1 → 0 is very short, by the time it sets up the following command, it is not necessary to vacate time after command reset setup. 0: Normal operation 1: Command reset
R7 (R7H)	D5	GOE2ON	GOE2 output is controlled. 0: Normal operation 1: GOE2 output Low fixed (gate all ON)
	D4	GOE1ON	ON/OFF of gate scan is selected by GOE1 output. 0: OFF (GOE1 = L fixed) 1: Normal operation
	D3	DISP1	This command performs the same output as when all data is 1, independently of the internal RAM data (white display in the case of normally white). This command is executed, after it has been transferred, when the next line is output. 0: Normal operation 1: Ignores data of RAM and outputs all data as 1. DISP1 takes precedence over DISP0. When DISP1 = 1, DISP0 = 1 is ignored.
	D2	DISP0	This command performs the same output as when all data is 0, independently of the internal RAM data (black display in the case of normally white). This command is executed, after it has been transferred, when the next line is output. 0: Normal operation 1: Ignores data of RAM and outputs all data as 0.

(3/13)

Register	Bit	Symbol	Function
R7 (R7H)	D1	STBY_GOFF	This bit selects the gate level, source level, and VCOM level at the time of stand-by. 0: Gate level (V _{GH}), source level (V _{SS}), VCOM level (COML) 1: Gate level (V _{GL}), source level (Hi-Z), VCOM level (V _{SS})
	D0	STBY	This bit selects the stand-by function. When the stand-by function is selected, a display OFF operation is executed, the amplifiers at each output circuit are stopped. After executing the stand-by function using this bit, set the regulator for gate power supply IC to OFF and set the DC/DC converter to OFF. For the sequence, refer to the preliminary product information of the power supply IC etc. Note that when releasing stand-by, perform the opposite operation, after setting the DC/DC converter to ON and setting the regulators of the gate IC and power supply IC to ON, execute the normal operation command. 0: Normal operation 1: Stand-by function (Display read OFF from RAM stop, VCOM stop, display OFF = all data output as 1)
R9 (R9H)	D12	PSEL	Partial OFF area color register 1 Selects whether the data specified in PGR/PGB/PGG registers as color data, using MSB of a display data RAM is used as color data. 0: Use the data specified to be PGR/PGB/PGG register 1: Use MSB of display data RAM, making it into color data.
	D10, D9, D8	PGR, PGB, PGG	Partial OFF area color register 2 Sets the color of the screen other than the partial display area during partial display (R1024: DTY = 1). One of eight colors can be selected (RGB: 1 bit each) as the OFF color. The relationship between each color data and the bits of this register is as follows. This relationship is not dependent upon the value of ADC. PGR: R OFF = 0, ON = 1 PGG: G OFF = 0, ON = 1 PGB: B OFF = 0, ON = 1
	D7	PNFRM	Only partial non-displaying area carries out frame inversion operation. This bit becomes valid only when a partial display area is line inversion. 0: Partial non-displaying area is line inversion. 1: Partial non-displaying area is frame inversion.
	D4	GSM	
	D2 to D0	GSMLN2 to GSMLN0	Gate scan operation of partial non-displaying area is selected. GSMLN2 to GSMLN0 = 0, 0, 0: Gate scan stop GSMLN2 to GSMLN0 = 0, 0, 1: 3 frame cycle GSMLN2 to GSMLN0 = 0, 1, 0: 5 frame cycle : GSMLN2 to GSMLN0 = 1, 1, 0: 13 frame cycle GSMLN2 to GSMLN0 = 1, 1, 1: 15 frame cycle
R11 (RBH)	D0	GS	Color number is selected. GS = 0: 262,144-color GS = 1: 8-color
R12 (RCH)	D9	NWRGB	The input of RGB interface becomes invalid. 0: The input of RGB interface becomes invalid. 1: The input of RGB interface becomes valid.
	D8	RGBS	RGB interface mode is selected. 0: Through mode 1: Capture mode

(4/13)

Register	Bit	Symbol	Function
R12 (RCH)	D5	VIMD	VSYNC interface mode is selected. If VSYNC is inputted when VSYNC interface mode is selected, scan for one frame will be performed. 0: Normal mode 1: VSYNC interface mode
	D4	DISPCK	The timing clock for display output at the time of RGB interface is selected. 0: Internal oscillation clock 1: HSYNC/VSYNC/DOTCLK
R13 (RDH)	D8	LTS	The setting time of calibration is selected. The calibration function adjusts frame frequency by setting up the time of one line. The setting time of one line can be selected from the following setup by this command. 0: 1 line time = t_{cal} 1: 1 line time = $t_{cal} \times 2$ (t_{cal} : calibration setting time = $1 \div \text{frame frequency} \div \text{display line number}$)
	D7 to D0	BCNTn	It specifies a part for what clock of a basic clock (an internal oscillation clock or DOTCLK) 1 horizontal period becomes. Moreover, 1 horizontal period determined by the calibration function is able to get to know a part for what clock of a basic clock it is by reading and adding this register.
R14 (REH)	D0	OC	This bit is used for calibration. The time from calibration start command execution until calibration stop command execution becomes the time for 1 line. 0: Calibration stop 1: Calibration start
<R> R15 (RFH)	D15 to D12	VBPn	These bits set the vertical back porch period of the RGB interface. Vertical back porch period = This setting value x HSYNC unit.
	D11 to D8	HBPn	These bits set the horizontal back porch period of the RGB interface. 18/16-bit mode: Horizontal back porch period = This setting value x DOTCLK unit 6-bit mode: Horizontal back porch period = This setting value x 3 x DOTCLK unit
	D7	BPSEL	Count method of back porch is selected.
	D4	VSEG	The active level of VSYNC is selected. 0: Low active 1: High active
	D3	HSEG	The active level of HSYNC is selected. 0: Low active 1: High active
	D0	DCKEG	The active level of DOTCLK is selected. 0: Data latch by rising edge 1: Data latch by falling edge
R16 (R10H)	D8 to D0	RGBSTn	These bits set the start line of the display area to be displayed by in RGB interface through mode. (000H ≤ R16 ≤ 13FH) Be sure to observe the relationship "Set value of R16 register < Set value of R17 register".
R17 (R11H)	D8 to D0	RGBETn	These bits set the end line of the display area to be displayed by in RGB interface through mode. (000H ≤ R17 ≤ 13FH) Be sure to observe the relationship "Set value of R16 register < Set value of R17 register".
R18 (R12H)	D7 to D0	CAPXMINn	The minimum value of X addresses of window access at the time of RGB interface capture mode is set up. After carrying out the increment of the X addresses to X address maximum set up by the MAX X address register (R19), they are the next increments and are initialized by the address value set up by this command. Set up 00H to EFH.
R19 (R13H)	D7 to D0	CAPXMAXn	The maximum of X addresses of window access at the time of RGB interface capture mode is set up. After carrying out the increment of the X addresses to the address value set up by this command, they are the next increments and are initialized by X address minimum value set up by the MIN X address register (R18). Set up 00H to EFH.

(5/13)

	Register	Bit	Symbol	Function			
	R20 (R14H)	D8 to D0	CAPYMINn	The minimum value of Y address of window access at the time of RGB interface capture mode is set up. After carrying out the increment of the Y address to Y address maximum set up by the MAX Y address register (R21), it is the next increment and is initialized by the address value set up by this command. Set up 000H to 13FH.			
	R21 (R15H)	D8 to D0	CAPYMAXn	The maximum of Y address of window access at the time of RGB interface capture mode is set up. After carrying out the increment of the Y address to the address value set up by this command, it is the next increment and is initialized by Y address minimum value set up by the MIN Y address register (R20). Set up 000H to 13FH.			
<R>	R24 (R18H)	D15 to D8	GOEDn	GOE1 falling position is setup. For more detail, refer to 5.4.1 Horizontal period.			
		D7 to D0	GOSTn	GOE1 rising position is setup. For more detail, refer to 5.4.1 Horizontal period.			
	R25 (R19H)	D7 to D0	VMCHGn	The COM polarity change position is set up. For more detail, refer to 5.4.1 Horizontal period. Also, set up over 1.			
	R26 (R1AH)	D15 to D8	SWEDn	The drive end timing in horizontal period is set up. For more detail, refer to 5.4.1 Horizontal period.			
		D7 to D0	SWSTn	The drive start timing in horizontal period is set up. For more detail, refer to 5.4.1 Horizontal period.			
	R30 (R1EH)	D1, D0	SOUT_MODE1, SOUT_MODE0	Source output in dummy period is selected.			
				SOUT_MODE1	SOUT_MODE0	Source Output in Dummy Period	
				0	0	Reverse phase for COM and V _S or V _{SS}	
				0	1	Hi-Z	
				1	0	(Reverse phase for COM and V _S or V _{SS}) and Hi-Z	
				1	1	Hi-Z	
	R68 (R44H)	D2 to D0	E2OPC2 to E2OPC0	E ² PROM interface is controlled.			
				E2OPC2	E2OPC1	E2OPC0	E ² PROM Control
				0	0	0	Setting prohibited
				0	0	1	EPSAVE: Writing execution to E ² PROM
				0	1	0	MASKON: Writing/elimination permission to E ² PROM
				0	1	1	MASKOF: Writing/elimination prohibit to E ² PROM
				1	0	0	EPCLR: All area elimination of E ² PROM
				1	0	1	EPWALL: It is the writing of FFFFH to all the area of E ² PROM
				1	1	0	EPREAD: Reading execution of E ² PROM
				1	1	1	Setting prohibited
	R69 (R45H)	D7 to D0	E2ENn	This is writing permission to E ² PROM enable register.			
	R70 (R46h)	D7 to D0	E2An	The writing address to E ² PROM is specified.			
	R71 (R47H)	D15 to D0	E2IRn	The index of a register which writes in to E ² PROM is specified.			
	R72 (R48H)	D7 to D0	E2IDn	Products information register [23:16]			The setting of this register is not the register that affects driver operation but the temporary register which saves data.
	R73 (R49H)	D7 to D0	E2IDn	Products information register [15:8]			
	R74 (R4AH)	D7 to D0	E2IDn	Products information register [7:0]			
	R75 (R4BH)	D7 to D0	E2SAn	The reading start address of E ² PROM is specified.			
	R256 (R100H)	D3	LPM	This bit is used in case it sets to the low power mode. 0: Normal mode 1: Low power mode			

(6/13)

Register	Bit	Symbol	Function
R257 (R101H)	D12	VDCION	ON/OFF of V_{DCI} regulator is controlled. 0: V_{DCI} regulator OFF 1: V_{DCI} regulator ON
	D11	RGONR	ON/OFF of V_R regulator is controlled. 0: V_R regulator OFF 1: V_R regulator ON
	D10	RGON	ON/OFF of V_S regulator is controlled. 0: V_S regulator OFF 1: V_S regulator ON
	D9	VCLON	ON/OFF of V_{CL} boost is controlled. 0: V_{CL} boost OFF 1: V_{CL} boost ON ($V_{DCI} \times -1$)
	D8	VGLREF	V_{GL} boost mode is switched 0: $V_{GL} = V_R \times (-2 \text{ or } -3) + V_{SS}$ 1: $V_{GL} = V_R \times (-2 \text{ or } -3) + V_{CL}$
	D7, D6	VGLON1, VGLON0	ON/OFF of V_{GL} boost is controlled. <VGLON1, VGLON0 = 0, 0> V_{GL} boost OFF <VGLON1, VGLON0 = 0, 1> $V_{GL} = V_R \times -2 + (V_{SS} \text{ or } V_{CL})$ <VGLON1, VGLON0 = 1, X> $V_{GL} = V_R \times -3 + (V_{SS} \text{ or } V_{CL})$
	D5	VGHREF	V_{GH} boost mode is switched. 0: $V_{GH} = V_R \times (2 \text{ or } 3) + V_R$ 1: $V_{GH} = V_R \times (2 \text{ or } 3) + V_{DCI}$
	D4, D3	VGHON1, VGHON0	ON/OFF of V_{GH} boost is controlled. <VGHON1, VGHON0 = 0, 0> V_{GH} boost OFF <VGHON1, VGHON0 = 0, 1> $V_{GH} = V_R \times 2 + (V_R \text{ or } V_{DCI})$ <VGHON1, VGHON0 = 1, X> $V_{GH} = V_R \times 3 + (V_R \text{ or } V_{DCI})$
	D2, D1	VD2ON1, VD2ON0	ON/OFF of V_{DD2} boost is controlled. <VD2ON1, VD2ON0 = 0, 0> V_{DD2} boost OFF (V_{DCI} or Hi-Z) <VD2ON1, VD2ON0 = 0, 1> $V_{DD2} = V_{DCI} \times 2$ boost ON <VD2ON1, VD2ON0 = 1, X> $V_{DD2} = V_{DCI} \times 3$ boost ON
	D0	DCON	ON/OFF of DC/DC converter is controlled. 0: DC/DC converter OFF 1: DC/DC converter ON

(7/13)

Register	Bit	Symbol	Function
<R> R258 (R102H)	D7	VDCISEL	When V_{DCI} regulator OFF ($VDCION$ [R257] = 0) and V_{DCI} output is not set into Hi-Z ($VDCIHZ$ [R25] = 0), the output state of V_{DCI} regulator is controlled. <VDCISEL = 0> $V_{DCI} = V_{DC}$ <VDCISEL = 1> $V_{DCI} = V_{SS}$
	D6	VDCIHZ	Output state of V_{DCI} pin is defined when V_{DCI} regulator is OFF ($VDCION$ [R257] = 0). <VDCIHZ = 0> $V_{DCI} = V_{DC}$ or V_{SS} (setting by VDCISEL) <VDCIHZ = 1> $V_{DCI} = \text{Hi-Z}$
	D5	VRHI	Output of V_R regulator is selected. <VRHI = 0> V_R regulator = ON <VRHI = 1> V_R regulator = Hi-Z
	D4	VSHI	Output of V_S regulator is selected. <VSHI = 0> V_S regulator = ON <VSHI = 1> V_S regulator = Hi-Z
	D3	DCFRM	This bit selects whether DC/DC operation is synchronized with frame signal. <DCFRM = 0> DC/DC operation = frame asynchronous <DCFRM = 1> DC/DC operation = frame synchronization
	D2	DC3HZ	The output state of V_{CL} at the time of V_{CL} boost OFF is controlled. <DC3HZ = 0> $V_{CL} = V_{SS}$ <DC3HZ = 1> $V_{CL} = \text{Hi-Z}$
	D1	DC2HZ	The output state of V_{GH} and V_{GL} at the time of V_{GH} and V_{GL} boost OFF is controlled. <DC2HZ = 0> $V_{GH} = V_{DD2}$, $V_{GL} = V_{SS}$ <DC2HZ = 1> $V_{GH} = \text{Hi-Z}$, $V_{GL} = \text{Hi-Z}$
	D0	DC1HZ	The output state of V_{DD2} at the time of V_{DD2} boost OFF is controlled. <DC1HZ = 0> $V_{DD2} = V_{DCI}$ <DC1HZ = 1> $V_{DD2} = \text{Hi-Z}$

(8/13)

Register	Bit	Symbol	Function
R259 (R103H)	D7, D6	LFS3, LFS2	When low power mode (LPM [R256] = 1), V _{GH} , V _{GL} boost frequency are selected.
			LFS3 LFS2 Boost Frequency
			0 0 f _{DCCLK} /1
			0 1 f _{DCCLK} /2
			1 0 f _{DCCLK} /4
			1 1 f _{DCCLK} /8
	D5, D4	LFS1, LFS0	When low power mode (LPM [R256] = 1), V _{DD2} , V _{CL} boost frequency are selected.
			LFS1 LFS0 Boost Frequency
			0 0 f _{DCCLK} /1
			0 1 f _{DCCLK} /2
			1 0 f _{DCCLK} /4
			1 1 f _{DCCLK} /8
	D3, D2	FS3, FS2	When normal drive (LPM [R256] = 0), V _{GH} , V _{GL} boost frequency are selected.
			FS3 FS2 Boost Frequency
			0 0 f _{DCCLK} /1
			0 1 f _{DCCLK} /2
			1 0 f _{DCCLK} /4
			1 1 f _{DCCLK} /8
	D1, D0	FS1, FS0	When normal drive (LPM [R256] = 0), V _{DD2} , V _{CL} boost frequency are selected.
			FS1 FS0 Boost Frequency
			0 0 f _{DCCLK} /1
			0 1 f _{DCCLK} /2
			1 0 f _{DCCLK} /4
			1 1 f _{DCCLK} /8
R260 (R104H)	D5	PONM	The internal sequence of DC/DC rising operation and an external sequence are selected. 0: External sequence 1: Internal sequence
	D4	PON	The frequency of operation at the time of the rising of V _{GH} , V _{DD2} , V _{GL} and V _{CL} when DC/DC rising is selected. It becomes valid only at the time of PONM = 0. 0: Normal operation 1: Rising operation
	D3, D2	DUPF1, DUPF0	The frequency of operation of whole DC/DC converter circuit when DC/DC rising is selected.
			DUPF1 DUPF0 Boost Frequency
			0 0 f _{DCCLK} /1
			0 1 f _{DCCLK} /2
			1 0 f _{DCCLK} /4
			1 1 f _{DCCLK} /8
	D1, D0	PUPT1, PUPT0	The ON time at the time of the rising of V _{GH} , V _{DD2} , V _{GL} , V _{CL} RGON, RGONR when DC/DC rising is selected. It becomes valid only at the time of PONM = 1.

(9/13)

Register	Bit	Symbol	Function
R261 (R105H)	D12	SFVSEL	Output voltage of RV _{DD} regulator is selected. <SFVSEL = 0> RV _{DD} = 2.1 V (for test) <SFVSEL = 1> RV _{DD} = 2.3 V
	D11 to D9	VSEL2 to VSEL0	Output voltage of V _{GM} regulator is selected. <VC2 = 1, VC1 = 0, VC0 = 1> At V _{REFR} = 2.0 V <VSEL2 = 0, VSEL1 = 0, VSEL0 = 0> V _{GM} = 4.40 V <VSEL2 = 0, VSEL1 = 0, VSEL0 = 0> V _{GM} = 4.50 V <VSEL2 = 0, VSEL1 = 0, VSEL0 = 0> V _{GM} = 4.60 V <VSEL2 = 0, VSEL1 = 0, VSEL0 = 0> V _{GM} = 4.70 V <VSEL2 = 0, VSEL1 = 0, VSEL0 = 0> V _{GM} = 4.80 V <VSEL2 = 0, VSEL1 = 0, VSEL0 = 0> V _{GM} = 4.90 V <VSEL2 = 0, VSEL1 = 0, VSEL0 = 0> V _{GM} = 5.00 V <VSEL2 = 0, VSEL1 = 0, VSEL0 = 0> V _{GM} = 5.10 V
	D8 to D6	VRSEL2 to VRSEL0	Output voltage of V _R regulator is selected. <VC2 = 1, VC1 = 0, VC0 = 1> At V _{REFR} = 2.0 V <VRSEL2 = 0, VRSEL1 = 0, VRSEL0 = 0> V _R = 4.50 V <VRSEL2 = 0, VRSEL1 = 0, VRSEL0 = 1> V _R = 4.80 V <VRSEL2 = 0, VRSEL1 = 1, VRSEL0 = 0> V _R = 4.90 V <VRSEL2 = 0, VRSEL1 = 1, VRSEL0 = 1> V _R = 5.00 V <VRSEL2 = 1, VRSEL1 = 0, VRSEL0 = 0> V _R = 5.05 V <VRSEL2 = 1, VRSEL1 = 0, VRSEL0 = 1> V _R = 5.10 V <VRSEL2 = 1, VRSEL1 = 1, VRSEL0 = 0> V _R = 5.20 V <VRSEL2 = 1, VRSEL1 = 1, VRSEL0 = 1> V _R = 5.40 V
	D5 to D3	VSSEL2 to VSSEL0	Output voltage of V _S regulator is selected. <VC2 = 1, VC1 = 0, VC0 = 1> At V _{REFR} = 2.0 V <VSSEL2 = 0, VSSEL1 = 0, VSSEL0 = 0> V _S = 4.85 V <VSSEL2 = 0, VSSEL1 = 0, VSSEL0 = 1> V _S = 4.90 V <VSSEL2 = 0, VSSEL1 = 1, VSSEL0 = 0> V _S = 4.95 V <VSSEL2 = 0, VSSEL1 = 1, VSSEL0 = 1> V _S = 5.00 V <VSSEL2 = 1, VSSEL1 = 0, VSSEL0 = 0> V _S = 5.05 V <VSSEL2 = 1, VSSEL1 = 0, VSSEL0 = 1> V _S = 5.10 V <VSSEL2 = 1, VSSEL1 = 1, VSSEL0 = 0> V _S = 5.15 V <VSSEL2 = 1, VSSEL1 = 1, VSSEL0 = 1> V _S = 5.20 V
	D2 to D0	VC2 to VC0	Output voltage of REFR regulator is selected. <VC2 = 0, VC1 = 0, VC0 = 0> V _{REFR} = 1.50 V <VC2 = 0, VC1 = 0, VC0 = 1> V _{REFR} = 1.60 V <VC2 = 0, VC1 = 1, VC0 = 0> V _{REFR} = 1.70 V <VC2 = 0, VC1 = 1, VC0 = 1> V _{REFR} = 1.80 V <VC2 = 1, VC1 = 0, VC0 = 0> V _{REFR} = 1.90 V <VC2 = 1, VC1 = 0, VC0 = 1> V _{REFR} = 2.00 V <VC2 = 1, VC1 = 1, VC0 = 0> V _{REFR} = 2.05 V <VC2 = 1, VC1 = 1, VC0 = 1> V _{REFR} = 2.10 V

(10/13)

Register	Bit	Symbol	Function
R262 (R106H)	D8	REGMONI	Output state of TVREFR is selected. 0: TVREFR = Hi-Z 1: TVREFR = Output setup voltage in VC2 to VC0
	D7, D6	LCOMCS1, LCOMCS0	When low power mode, COMH/COML amplitude current is selected. <LCOMCS1, LCOMCS0 = 0, 0> Amp. current = x 0.25 mode <LCOMCS1, LCOMCS0 = 0, 1> Amp. current = x 0.5 mode <LCOMCS1, LCOMCS0 = 1, 0> Amp. current = x 1.0 mode <LCOMCS1, LCOMCS0 = 1, 1> Amp. current = x 1.5 mode
	D5, D4	COMCS1 COMCS0	COMH/COML amplitude current is selected. <COMCS1, COMCS0 = 0, 0> Amp. current = x 1 mode <COMCS1, COMCS0 = 0, 1> Amp. current = x 2 mode <COMCS1, COMCS0 = 1, 0> Amp. current = x 3 mode <COMCS1, COMCS0 = 1, 1> Amp. current = x 7 mode
	D3, D2	LACS1. LACS0	When low power mode (LPM [R256] = 1), V _R and V _S regulator amplitude current is selected. Although drive capability is improved so that there is much current passed in amplifier, power consumption increases. This value recommends what it opts for after evaluating enough by the real panel. <LACS1, LACS0 = 0, 0> Amp. current = x 0.25 mode <LACS1, LACS0 = 0, 1> Amp. current = x 0.5 mode <LACS1, LACS0 = 1, 0> Amp. current = x 1.0 mode <LACS1, LACS0 = 1, 1> Amp. current = x 1.5 mode
	D1, D0	ACS1, ACS0	When normal drive (LPM [R256] = 0), V _R and V _S regulator amplitude current is selected. <ACS1, ACS0 = 0, 0> Amp. current = x 1 mode <ACS1, ACS0 = 0, 1> Amp. current = x 2 mode <ACS1, ACS0 = 1, 0> Amp. current = x 3 mode <ACS1, ACS0 = 1, 1> Amp. current = x 6 mode
R263 (R107H)	D5, D4	COMP1 COMP0	VCOMM ability at VCOMM output is selected. <COMP1, COMP0 = 0, 0> x 1 mode <COMP1, COMP0 = 0, 1> x 1.5 mode <COMP1, COMP0 = 1, 0> x 2 mode <COMP1, COMP0 = 1, 1> x 2.5 mode
	D2	COHIM	Output state of VCOMM is controlled. 0: VCOMHM/VCOMLM 1: Hi-Z
	D0	COMONM	ON/OFF control of the common drive output VCOMM is carried out. 0: OFF (VCOMHM and VCOMLM amplifier-OFF) 1: ON (VCOMHM and VCOMLM amplifier-ON)
R264 (R108H)	D5 to D0	DAn	The amplitude of VCOMM/VCOMS output is controlled by 6-bit D/A.
R265 (R109H)	D7	COMINM	The center voltage input of VCOMM is selected. 0: Internal D/A becomes valid 1: Center level voltage of VCOMINM input becomes valid
	D6 to D0	MCDA	The center level of VCOMM output is controlled by 7-bit D/A.

(11/13)

Register	Bit	Symbol	Function
R512 (R200H)	D7 to D0	XAn	This register sets the X address of the display RAM. Set 00H to EFH.
R513 (R201H)	D8 to D0	YAn	This register sets the Y address of the display RAM. Set 000H to 13FH.
R515 (R203h)	D13 to D8	WMn	Display data write mask setup (D [11:6] support)
	D5 to D0	WMn	Display data write mask setup (D [5:0] support)
R516 (R204H)	D5 to D0	WMn	Display data write mask setup (D [17:12] support)
R528 (R210H)	D7 to D0	XMNn	The minimum value of X address at the time of window access mode is set up. After carrying out the increment of the X address to X address maximum set up by the MAX. X address register (R529), they are the next increments and are initialized by the address value set up by this command. Set up 00H to EFH.
R529 (R211H)	D7 to D0	XMNn	The maximum of X address at the time of window access mode is set up. After carrying out the increment of the X address to the address value set up by this command, they are the next increments and are initialized by X address minimum value set up by the MIN. X address register (R528). Set up 00H to EFH.
R530 (R212H)	D8 to D0	YMNn	The minimum value of Y address at the time of window access mode is set up. After carrying out the increment of the Y address to Y address maximum set up by the MAX. Y address register (R531), they are the next increments and are initialized by the address value set up by this command. Set up to 000H to 13FH.
R531 (R213H)	D8 to D0	YMNn	The maximum of Y address at the time of window access mode is set up. After carrying out the increment of the Y address to the address value set up by this command, it is the next increment and is initialized by Y address minimum value set up by the MIN. Y address register (R530). Set up to 000H to 13FH.
R536 (R218H)	D7 to D0	LCDXMNn	The minimum value of X addresses of a liquid crystal display area is set up. When window access mode is not being used, after carrying out the increment of the X addresses to X address maximum set up by the LCDMAX X address register (R537), they are the next increments and are initialized by the address value set up by this command. In addition, the source output pin which is not specified by LCDXMIN (R536) and LCDXMX (R537) does not output. Set up 00H to EFH. Moreover, specify a surely bigger area than the window area in window access mode.
R537 (R219H)	D7 to D0	LCDXMNn	The maximum of X addresses of a liquid crystal display area is set up. When window access mode is not being used, after carrying out the increment of the X addresses to the address value set up by this command, they are the next increments and are initialized by X address minimum value set up by the LCDMIN X address register (R536). In addition, the source output pin which is not specified by LCDXMIN (R536) and LCDXMX (R537) does not output. Set up 00H to EFH. Moreover, specify a surely bigger area than the window area in window access mode.
R538 (R21AH)	D8 to D0	LCDYMNn	The minimum value of Y address of a liquid crystal display area is set up. When window access mode is not being used, after carrying out the increment of the Y address to Y address maximum set up by the LCDMAX Y address register (R539), it is the next increment and is initialized by the address value set up by this command. Set up 000H to 13FH. Moreover, specify a surely bigger area than the window area in window access mode.

(12/13)

Register	Bit	Symbol	Function
R539 (R21BH)	D8 to D0	LCDYMXn	The maximum of Y address of a liquid crystal display area is set up. When window access mode is not being used, after carrying out the increment of the Y address to the address value set up by this command, it is the next increment and is initialized by Y address minimum value set up by the LCDMIN Y address register (R538). Set up 000H to 13FH. Moreover, specify a surely bigger area than the window area in window access mode.
R768 (R300H)	D13 to D8	GM3Pn	Positive polarity side γ -adjustment register
	D5 to D0	GM1Pn	Positive polarity side γ -adjustment register
R771 (R303H)	D5 to D0	GM2Pn	Positive polarity side γ -adjustment register
R772 (R304H)	D14 to D8	GPLn	Sets the positive polarity γ -amplitude adjustment. For more detail, refer to 5.5 γ-Curve Correction Circuit .
	D6 to D0	GPHn	Sets the positive polarity γ -amplitude adjustment. For more detail, refer to 5.5 γ-Curve Correction Circuit .
R773 (R305H)	D13 to D8	GM3n	Negative polarity side γ -adjustment register
	D5 to D0	GM1n	Negative polarity side γ -adjustment register
R776 (R308H)	D5 to D0	GM2n	Negative polarity side γ -adjustment register
R777 (R309H)	D14 to D8	GNLn	Sets the negative polarity γ -amplitude adjustment. For more detail, refer to 5.5 γ-Curve Correction Circuit .
	D6 to D0	GNHn	Sets the negative polarity γ -amplitude adjustment. For more detail, refer to 5.5 γ-Curve Correction Circuit .
R780 (R30CH)	D10 to D8	Gln	The bias current of γ -amplifier is adjusted.
			GI2 GI1 GI0 Current value (magnification)
			0 0 0 0.5
			0 0 1 1.0 (default)
			0 1 0 1.5
			0 1 1 2
			1 0 0 2.5
			1 0 1 3
			1 1 0 3.5
			1 1 1 4
	D6 to D4	GAPn	The bias current of positive polarity side γ -gray scale amplifier is adjusted.
			GAP2 GAP1 GAP0 Current value (magnification)
			0 0 0 0.5
			0 0 1 1.0 (default)
			0 1 0 1.5
			0 1 1 2
			1 0 0 3
			1 0 1 4
			1 1 0 6
			1 1 1 7.5

(13/13)

Register	Bit	Symbol	Function
R780 (R30CH)	D2 to D0	GANn	The bias current of negative polarity side γ -gray scale amplifier is adjusted.
			GAN2 GAN1 GAN0 Current value (magnification)
			0 0 0 0.5
			0 0 1 1.0 (default)
			0 1 0 1.5
			0 1 1 2
			1 0 0 3
			1 0 1 4
			1 1 0 6
			1 1 1 7.5
R781 (R30DH)	D4	GRES	The γ -resistance is switched. For more detail, refer to 5.5 γ-Curve Correction Circuit .
	D1	G3SW	γ -center Amp. is controlled. 0: γ -center Amp. OFF 1: γ -center Amp. ON
R1024 (R400H)	D0	DTY	Partial function is selected. In addition, efficiency of this command is carried out after transmission from the timing which outputs the following line data. 0: Normal display mode 1: Partial display mode
R1025 (R401H)	D0	DINV	RAM write data is inverted. (0: Normal mode 1: Inversion mode)
R1026 (R402H)	D8 to D0	P1SLn	This is partial 1 display area start line register (000H to 13FH). From the line set up by this command to the line set up by the partial 1 display area end line register (R1027) becomes partial 1 display area at the time of partial display (R1024: DTY = 1).
R1027 (R403H)	D8 to D0	P1AWn	This is partial 1 display area line count register (000H to 13FH). An area starting from the line set by the partial 1 display area start register (R1026) and ending as set by this command is the partial 1 display area. If this register is 0, the values of the partial 2 display area start line register (R1029) and the partial 2 display area line count register (R1030) are not valid.
R1028 (R404H)	D8 to D0	P1SAn	This is partial 1 display area start line display RAM address.
R1029 (R405H)	D8 to D0	P2SLn	This is partial 2 display area start line register (000H to 13FH). From the line set up by this command to the line set up by the partial 2 display area end line register (R1030) becomes partial 2 display area at the time of partial display (R1024: DTY = 1).
R1030 (R406H)	D8 to D0	P2AWn	This is partial 2 display area line count register (000H to 13FH). An area starting from the line set by the partial 2 display area start register (R1029) and ending as set by this command is the partial 2 display area. If the partial 1 display area line count register is 0, the values of the partial 2 display area start line register (R1029) and partial 2 display area line count register (R1030) are not valid.
R1031 (R407H)	D8 to D0	P2SAn	This is partial 2 display area start line display RAM address.

12. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (T_A = 25°C, V_{SS} = 0 V)

Parameter	Symbol	Ratings	Unit
Power supply voltage	V _{DD}	−0.3 to +3.0	V
Power supply voltage	V _{CCIO}	−0.3 to +6.0	V
Power supply voltage	V _{DC}	−0.3 to +4.2	V
Power supply voltage	V _{GM} , V _S	−0.3 to +6.0	V
Power supply voltage	V _R	−0.3 to +7.0	V
Power supply voltage	V _{DD2}	−0.3 to +7.0	V
Power supply voltage	V _{CL}	−4.2 to +0.3	V
Power supply voltage	V _{GH} −V _{GL}	−0.3 to +40.0	V
Power supply voltage	V _{DCI} −V _{CL}	−0.3 to +7.0	V
Input voltage	V _I Note 1	−0.3 to V _{CCIO} + 0.3	V
Input voltage	V _I Note 2	−0.3 to V _{DC} + 0.3	V
Input current	I _I	±10	mA
Output current	I _{O1} Note 3	±10	mA
Output current	I _{O2} Note 4	±100	mA
Output current	I _{O3} Note 5	0 to 50	mA
Operating ambient temperature	T _A	−40 to +85	°C
Storage temperature	T _{stg}	−55 to +125	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

- Notes**
1. Power supply system of V_{CCIO} pin
 2. Power supply system of V_{DC} pin
 3. D0 to D17, CSTB, ECS, ESK, EDO, Y₁ to Y₇₂₀, G₁ to G₂₄₀
 4. V_{COMM}
 5. RV_{DD}

Recommended Operating Conditions (T_A = −40 to +85°C, V_{SS} = 0 V)

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Power supply voltage	V _{DD}	2.1	2.3	2.5	V
Power supply voltage	V _{CCIO}	1.65	2.8	3.3	V
Power supply voltage	V _{DC}	2.5	2.8	3.3	V
Power supply voltage	V _{GM}	3.0	5.0	5.5	V
Power supply voltage	V _S	3.4	5.0	5.5	V
Power supply voltage	V _R	3.0	5.0	6.5	V
Power supply voltage	V _{DD2}	4.6	5.6	6.5	V
Power supply voltage	V _{CL}	−3.3	−2.8	−1.9	V
Power supply voltage	V _{GH} −V _{GL}	8.3	25.0	35.0	V
Input voltage	V _{I1} Note1	0		V _{CCIO}	V
Input voltage	V _{I2} Note2	0		V _{DC}	V

- Notes**
1. Power supply system of V_{CCIO} pin
 2. Power supply system of V_{DC} pin

Power supply series (Unless Otherwise Specified, $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 2.1$ to 2.5 V, $V_{CCIO} = 1.65$ to 3.3 V, $V_{DC} = 2.5$ to 3.3 V, $V_{SS} = 0$ V)

(1/2)

Parameter	Symbol	Conditions	MIN.	TYP. ^{Note1}	MAX.	Unit
V_S output voltage	V_S	$VC[2:0] = 101$, $VSSEL[2:0] = 011$, $I_S = 1$ mA, $V_{DD2} = 5.5$ to 6.5 V	4.6	5.0	5.4	V
V_S output resistance	RV_S	$I_S = 0 \rightarrow 1$ mA variable, V_S measurement conditions		10	30	Ω
V_R output voltage	V_R	$VC[2:0] = 101$, $VRSEL[2:0] = 011$, $I_R = 1$ mA, $V_{DD2} = 5.5$ to 6.5 V	4.6	5.0	5.4	V
V_R output resistance	RV_R	$I_R = 0 \rightarrow 1$ mA variable, V_R measurement conditions		10	30	Ω
V_{GM} output voltage	V_{GM}	$VC[2:0] = 101$, $VSEL[2:0] = 000$, $I_{GM} = 100$ μA , $VSSEL[2:0] = 011$	4.05	4.4	4.75	V
V_{GM} output resistance	RV_{GM}	$I_{GM} = 0 \rightarrow 100$ μA variable, V_{GM} measurement conditions		30	60	Ω
V_{DD2} boost voltage efficient 1	V_{DD21}	$V_{DCI} \times 2$ boost, $I_{DD2} = 4$ mA ^{Note2}	92		100	%
V_{DD2} boost voltage efficient 2	V_{DD22}	$V_{DCI} \times 3$ boost, $I_{DD2} = 4$ mA ^{Note2}	75		100	%
V_{CL} boost voltage efficient	V_{CL}	$V_{DCI} \times -1$ boost, $I_{CL} = -2$ mA ^{Note2}	79		100	%
V_{GH} boost voltage efficient 1	V_{GH1}	$V_R \times 2 + V_R$ boost, $I_{GH} = 300$ μA ^{Note2}	85		100	%
V_{GH} boost voltage efficient 2	V_{GH2}	$V_R \times 3 + V_R$ boost, $I_{GH} = 300$ μA ^{Note2}	85		100	%
V_{GH} boost voltage efficient 3	V_{GH3}	$V_R \times 2 + V_{DCI}$ boost, $I_{GH} = 300$ μA ^{Note2}	82		100	%
V_{GH} boost voltage efficient 4	V_{GH4}	$V_R \times 3 + V_{DCI}$ boost, $I_{GH} = 300$ μA ^{Note2}	82		100	%
V_{GL} boost voltage efficient 1	V_{GL1}	$V_R \times -2 + V_{SS}$ boost, $I_{GL} = -300$ μA ^{Note2}	82		100	%
V_{GL} boost voltage efficient 2	V_{GL2}	$V_R \times -3 + V_{SS}$ boost, $I_{GL} = -300$ μA ^{Note2}	82		100	%
V_{GL} boost voltage efficient 3	V_{GL3}	$V_R \times -2 + V_{CL}$ boost, $I_{GL} = -300$ μA ^{Note2}	85		100	%
V_{GL} boost voltage efficient 4	V_{GL4}	$V_R \times -3 + V_{CL}$ boost, $I_{GL} = -300$ μA ^{Note2}	85		100	%
V_{DD2} output resistance 1	RV_{DD21}	$V_{DC} \times 2$ boost, $I_{DD2} = 0 \rightarrow 4$ mA variable ^{Note2}		65	100	Ω
V_{DD2} output resistance 2	RV_{DD22}	$V_{DC} \times 3$ boost, $I_{DD2} = 0 \rightarrow 4$ mA variable ^{Note2}		210	330	Ω
V_{CL} output resistance	RV_{CL}	$V_{DCI} \times -1$ boost, $I_{CL} = 0 \rightarrow -2$ mA variable ^{Note2}		200	300	Ω
V_{GH} output resistance 1	RV_{GH1}	$V_R \times 2 + V_R$ boost, $I_{GH} = 0 \rightarrow 300$ μA variable ^{Note2}		4.2	7.0	k Ω
V_{GH} output resistance 2	RV_{GH2}	$V_R \times 3 + V_R$ boost, $I_{GH} = 0 \rightarrow 300$ μA variable ^{Note2}		5.2	9.0	k Ω
V_{GH} output resistance 3	RV_{GH3}	$V_R \times 2 + V_{DCI}$ boost, $I_{GH} = 0 \rightarrow 300$ μA variable ^{Note2}		4.2	7.0	k Ω
V_{GH} output resistance 4	RV_{GH4}	$V_R \times 3 + V_{DCI}$ boost, $I_{GH} = 0 \rightarrow 300$ μA variable ^{Note2}		5.5	10.0	k Ω

Notes 1. TYP. values are reference values when $V_{DD} = 2.3$ V, $V_{CCIO} = 2.8$ V, $V_{DC} = 2.8$ V, $T_A = 25^\circ\text{C}$.

<R> **2.** External capacitance: V_{GH} , V_{GL} , $C21$ to $C23 = 0.47$ μF , V_{DD2} , V_{CL} , $C11$, $C12$, $C31 = 1$ μF , DC/DC boost frequency setup: $FS<3:0> = 0101$

Power supply series (Unless Otherwise Specified, $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 2.1$ to 2.5 V, $V_{CCIO} = 1.65$ to 3.3 V,
 $V_{DC} = 2.5$ to 3.3 V, $V_{SS} = 0$ V)

(2/2)

Parameter	Symbol	Conditions	MIN.	TYP. ^{Note1}	MAX.	Unit
V _{GL} output resistance 1	RV _{GL1}	$V_R \times -2 + V_{SS}$ boost, $I_{GL} = 0 \rightarrow -300 \mu\text{A}$ variable ^{Note2}		3.3	5.5	kΩ
V _{GL} output resistance 2	RV _{GL2}	$V_R \times -3 + V_{SS}$ boost, $I_{GL} = 0 \rightarrow -300 \mu\text{A}$ variable ^{Note2}		4.2	7.5	kΩ
V _{GL} output resistance 3	RV _{GL3}	$V_R \times -2 + V_{CL}$ boost, $I_{GL} = 0 \rightarrow -300 \mu\text{A}$ variable ^{Note2}		3.5	6.0	kΩ
V _{GL} output resistance 4	RV _{GL4}	$V_R \times -3 + V_{CL}$ boost, $I_{GL} = 0 \rightarrow -300 \mu\text{A}$ variable ^{Note2}		4.4	8.0	kΩ
RV _{DD} output voltage	VRV _{DD}	SFVSEL = 1, IRVDD = 10 mA	2.1	2.3	2.5	V
RV _{DD} output resistance	RRV _{DD}	SFVSEL = 1, IRVDD = 0→10 mA variable		1	5	Ω
V _{DCI} output voltage 1	V _{DCI1}	VD2ON1 = 1, IVDCI = 10 mA, V _{DC} = 3.3 V	2.9	3.2	3.3	V
V _{DCI} output voltage 2	V _{DCI2}	VD2ON1 = 0, IVDCI = 10 mA	1.9	2.1	2.3	V
V _{DCI} output resistance 1	RV _{DCI1}	VD2ON1 = 0, IVDCI = 0→10 mA variable, V _{DC} = 3.3 V		7	14	Ω
V _{DCI} output resistance 2	RV _{DCI2}	VD2ON1 = 0, IVDCI = 0→10 mA variable		1	14	Ω
Consumption current	I _{CCIO}	V _{CCIO} pin (CPU non-access) ^{Note3}		0.1	10	μA
	I _{DC}	V _{DC} pin (CPU non-access) ^{Note3}		2.7	4.5	mA
	I _{STBY1}	V _{CCIO} pin (stand-by mode) ^{Note4}		0.1	3	μA
	I _{STBY2}	V _{DC} pin (stand-by mode) ^{Note4}		1.6	10	

Notes 1. TYP. values are reference values when $V_{DD} = 2.3$ V, $V_{CCIO} = 2.8$ V, $V_{DC} = 2.8$ V, $T_A = 25^\circ\text{C}$.

- <R> 2. External capacitance: V_{GH}, V_{GL}, C21, C22, C23 = 0.47 μF, V_{DD2}, V_{CL}, C11, C12, C31 = 1 μF, DC/DC boost frequency setup: FS<3:0> = 0101
3. V_{CCIO} = 2.8 V, V_{DC} = 2.8 V, V_{DD}: RV_{DD} connection (VSTBY = L), at SFVSEL = 1, white display, line inversion, frame frequency: 60 Hz, V_{DD2} = V_{DC} x 2 boost, 262,144-color mode, γ-middle AMP_ON, V_S = 5 V, COMCS<1:0> = 11, ACS<1:0> = 11, no load
4. V_{CCIO} = 3.3 V, V_{DC} = 3.3 V, V_{DD}: RV_{DD} connection (VSTBY = L), at SFVSEL = 1

Logic series (Unless Otherwise Specified, $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 2.1$ to 2.5 V , $V_{CCIO} = 1.65$ to 3.3 V ,

$V_{DC} = 2.3$ to 3.3 V , $V_{SS} = 0\text{ V}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
High level input voltage	V_{IH}	V_{CCIO} series	$0.8 V_{CCIO}$			V
Low level input voltage	V_{IL}	V_{CCIO} series			$0.2 V_{CCIO}$	V
High level output voltage 1	V_{OH1}	V_{CCIO} series, $I_{OUT} = -100\text{ }\mu\text{A}$	$0.8 V_{CCIO}$			V
Low level output voltage 1	V_{OL1}	V_{CCIO} series, $I_{OUT} = 100\text{ }\mu\text{A}$			$0.2V_{CCIO}$	V
High level output voltage 2	V_{OH2}	V_{DC} series, $I_{OUT} = -100\text{ }\mu\text{A}$	$0.8 V_{DC}$			V
Low level output voltage 2	V_{OL2}	V_{DC} series, $I_{OUT} = 100\text{ }\mu\text{A}$			$0.2V_{DC}$	V
High level input current	I_{IH1}	V_{CCIO} series			1	μA
	I_{IH2}	V_{DC} series			1	μA
Low level input current	I_{IL1}	V_{CCIO} series	-1			μA
	I_{IL2}	V_{DC} series	-1			μA

Driver series (Unless otherwise specified, $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 2.1$ to 2.5 V, $V_{CCIO} = 1.65$ to 3.3 V,
 $V_{DC} = 2.5$ to 3.3 V, $V_S = 3.4$ to 5.5 V, $V_{SS} = 0$ V, $V_{GH} = 15$ V, $V_{GL} = -15$ V)

Parameter	Symbol	Condition	MIN.	TYP. ^{Note1}	MAX.	Unit
Source driver output voltage range	V_{P-P}		$V_{SS} + 0.1$		$V_S - 0.1$	V
Source driver output deviation	ΔV_O		-10		+10	mV
Source driver output delay time	t_{PHLS1}	$R_L = 40$ k Ω , ^{Note2}	1-output select	2.5	5	μs
	t_{PHLS2}	$C_L = 20$ pF	720-output simultaneous selection	5.0	10	μs
	t_{PLHS1}	$R_L = 40$ k Ω , ^{Note2}	1-output select	2.5	5	μs
	t_{PLHS2}	$C_L = 20$ pF	720-output simultaneous selection	5.0	10	μs
Gate driver output through rate time	t_{THLG1}	$C_L = 35$ pF ^{Note2}	1-output order driving	0.50	1.0	μs
	t_{THLG2}		320-output simultaneous driving	0.50	1.0	μs
	t_{TLHG1}	$C_L = 35$ pF ^{Note2}	1-output order driving	0.75	1.5	μs
	t_{TLHG2}		320-output simultaneous driving	0.75	1.5	μs
VCOMM output voltage range			$V_{CL} + 0.1$		$V_S - 0.1$	V
VCOMHM output voltage	V_{COMHM}	$I_{COMHM} = 1$ mA ^{Note3}	2.25	2.50	2.75	V
VCOMLM output voltage	V_{COMLM}	$I_{COMLM} = 1$ mA ^{Note3}	-0.70	-0.50	-0.30	V
VCOMHM output resistance	R_{VCOMHM}	$I_{COMHM} = 0 \rightarrow 1$ mA variable ^{Note3}		15	30	Ω
VCOMLM output resistance	R_{VCOMLM}	$I_{COMLM} = 0 \rightarrow 1$ mA variable ^{Note3}		20	40	Ω
VCOMM high level output voltage	V_{COMMH}	$I_{VCOMM} = 1$ mA, COMP<1:0> = 00 ^{Note3}	2.20	2.50	2.75	V
VCOMM low level output voltage	V_{COMML}	$I_{VCOMM} = 1$ mA, COMP<1:0> = 00 ^{Note3}	-0.70	-0.50	-0.25	V
VCOMM high level output resistance	R_{VCOMMH}	$I_{VCOMM} = 0 \rightarrow 1$ mA variable, V_{COMMH} condition ^{Note3}		50	100	Ω
VCOMM low level output resistance	R_{VCOMML}	$I_{VCOMM} = 0 \rightarrow 1$ mA variable, V_{COMML} condition ^{Note3}		50	100	Ω


Notes 1. The TYP. Values are reference values at $V_S = 5.0$ V, $V_{GH} = 15$ V, $V_{GL} = -15$ V, $T_A = 25^\circ\text{C}$.

2. Load is thing per one output.

3. VCOMM amplitude setup: DA<5:0> = 00H, VCOMM center setup: MCDA<6:0> = 00H, VC<2:0> = 101, VSEL<2:0> = 110 ($V_{GM} = 5$ V output setup)

AC specification (Unless Otherwise Specified, $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 2.1$ to 2.5 V , $V_{CCIO} = 1.65$ to 3.3 V)

<R> (a) 16-bit /18-bit RGB interface



	Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
<R>	Dot clock cycle time	tCLK		120			ns
	Dot clock high level pulse width	tCLKH		60			ns
	Dot clock low level pulse width	tCLKL		60			ns
	Data set-up time	tDS		50			ns
<R>	Data hold time	tDH		50			ns
<R>	HSYNC pulse width	tHSW		1			DOTCLK
<R>	HSYNC set-up time	tHSS		50			ns
<R>	HSYNC hold time	tHSH		50			ns
	Horizontal period back porch time	tHBP		1			DOTCLK
	VSYNC pulse width	tVSW		1			H
<R>	VSYNC set-up time	tVSS	BPSEL = 0	tHSW			DOTCLK
<R>	VSYNC hold time	tVSH	BPSEL = 1	tHSW			DOTCLK
	Vertical period back porch time	tVBP		1			H

Remarks 1. The rise and fall times (t_r , t_f) of an input signal are 15 ns or less.

2. All timing data is specified at 20 to 80% of V_{CCIO} .

3. The DOTCLK number which should be inputted also at the lowest in 1 level period is as follows.


1 horizontal period DOTCLK number \geq [DOTCLK number of HSYNC "L" in mode] + [Horizontal back porch period] + [Pixel display time 240 times] = 242

4. The HSYNC number which should be inputted also at the lowest in 1 level period is as follows.

1 frame period HSYNC number \geq [HSYNC number of VSYNC "L" period mode] + [Vertical back porch period] + [Pixel display time 320 line] = 322

5. When use it by IF_SHARE = H in parallel I/F (PSX = L), use /CS, /RD (E) and /WR (R,/W) in non-active state.

<R> (b) 6-bit RGB interface



Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Dot clock cycle time	t_{CLK}		47			ns
Dot clock high level pulse width	t_{CLKH}		24			ns
Dot clock low level pulse width	t_{CLKL}		24			ns
Data set-up time	t_{DS}		30			ns
Data hold time	t_{DH}		10			ns
HSYNC pulse width	t_{HSW}		3			DOTCLK
HSYNC set-up time	t_{HSS}		20			ns
HSYNC hold time	t_{HSH}		20			ns
Horizontal period back porch time	t_{HBP}		3			DOTCLK
VSYNC pulse width	t_{vsw}		1			H
<R> VSYNC set-up time	t_{vss}	BPSEL = 0	t_{HSW}			DOTCLK
<R> VSYNC hold time	t_{vsh}	BPSEL = 1	t_{HSW}			DOTCLK
Vertical period back porch time	t_{vBP}		1			H

Remarks 1. The rise and fall times (t_r , t_f) of an input signal are 15 ns or less.

2. All timing data is specified at 20 to 80% of V_{CCIO} .

3. The DOTCLK number which should be inputted also at the lowest in 1 level period is as follows.

1 horizontal period DOTCLK number \geq [DOTCLK number of HSYNC "L" in mode] ^{Note1} + [DOTCLK number of horizontal back porch period] ^{Note2} + [Pixel display time 240 times x 3] + 3 = 726

Notes 1. [DOTCLK number of HSYNC "L" in mode] = 3 multiple (3, 6, 9...)


2. [DOTCLK number of horizontal back porch period] = 3 multiple (3, 6, 9...)

4. The HSYNC number which should be inputted also at the lowest in 1 level period is as follows.

1 frame period HSYNC number \geq [HSYNC number of VSYNC "L" period mode] + [Vertical back porch period] + [Pixel display time 320 line] = 322

5. When use it by IF_SHARE = H in parallel I/F (PSX = L), use /CS, /RD (E) and /WR (R,/W) in non-active state.

(c) i80 CPU interface




V_{DD} = 2.1 to 2.5 V (SFVSEL = 1), V_{CCIO} = 1.65 to 3.3 V

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Address hold time	t _{AH8}	RS	20			ns
Address set-up time	t _{AS8}	RS	0			ns
System cycle time	t _{CYC8}	Read	400			ns
		Write	60			ns
		Horizontal writing (INC = 0)				
		Write Vertical writing (INC = 1)	100			ns
Control low level pulse width (/WR)	t _{CCLW}	/WR	25			ns
Control low level pulse width (/RD)	t _{CCLR}	/RD	200			ns
Control high level pulse width (/WR)	t _{CCHW}	/WR	25			ns
Control high level pulse width (/RD)	t _{CCHR}	/RD	80			ns
Data set-up time	t _{DS8}	D0 to D17	40			ns
Data hold time	t _{DH8}	D0 to D17	0			ns
CS set-up time	t _{CSS8}	CS	V _{CCIO} ≥ 2.55 V	35		ns
			V _{CCIO} < 2.55 V	75		ns
CS hold time	t _{CSH8}	CS	0			ns
/RD access time	t _{ACC8}	D0 to D17, C _L = 100 pF			200	ns
Output disable time	t _{OH8}	D0 to D17			100	ns

- <R> **Remarks 1.** The rise and fall times (t_r, t_f) of an input signal are 15 ns or less. It is prescribed by
 (t_r + t_f) < (t_{CYC8} - t_{CCLR} - t_{CCHR}) or (t_r + t_f) < (t_{CYC8} - t_{CCLW} - t_{CCHW}) the case where system cycle time is used at high speed.
- 2.** All timing data is specified at 20 to 80% of V_{CCIO}.

(d) M68 CPU interface




V_{DD} = 2.1 to 2.5 V (SFVSEL = 1), V_{CCIO} = 1.65 to 3.3 V (Normal write mode)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Address hold time	t _{AH6}	RS	20			ns
Address set-up time	t _{AS6}	RS	0			ns
System cycle time	t _{CYC6}	Read	400			ns
		Write (V _{DD} > 2.0 V)	60			ns
		Horizontal writing (INC = 0)				
		Write (V _{DD} > 2.0 V) Vertical writing (INC = 1)	100			ns
Data set-up time	t _{DS6}	D0 to D17	40			ns
Data hold time	t _{DH6}	D0 to D17	0			ns
CS set-up time	t _{CSS6}	CS	V _{DDIO} ≥ 2.55 V	40		ns
			V _{DDIO} < 2.55 V	75		ns
CS hold time	t _{CSH6}	CS	0			ns
Access time	t _{ACC6}	D0 to D17, C _L = 100 pF			200	ns
Output disable time	t _{OH6}	D0 to D17			100	ns
Enable high level pulse width	Read	t _{EWHR}	E	200		ns
	Write	t _{EWHW}	E	25		ns
Enable low level pulse width	Read	t _{EWLR}	E	80		ns
	Write	t _{EWLW}	E	25		ns

- Remarks 1.** The rise and fall times (t_r, t_f) of an input signal are 15 ns or less. It is prescribed by
 (t_r + t_f) < (t_{CYC6} - t_{EWLR} - t_{EWHR}) or (t_r + t_f) < (t_{CYC6} - t_{EWLW} - t_{EWHW}) the case where system cycle time is used at high speed.
- 2.** All timing data is specified at 20 to 80% of V_{CCIO}.

(e) Serial interface (between CPU and μPD161704A)



$V_{DD} = 2.1$ to 2.5 V, $V_{CCIO} = 1.65$ to 3.3 V

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Serial clock cycle	t_{SCYC}	SCL	66			ns
SCL high level pulse width	t_{SHW}	SCL	20			ns
SCL low level pulse width	t_{SLW}	SCL	20			ns
Address hold time	t_{SAH}	RS	20			ns
Address set-up time	t_{SAS}	RS	10			ns
Data set-up time	t_{SDS}	SI	10			ns
Data hold time	t_{SDH}	SI	20			ns
CS – SCL time	t_{ACCS}	/CS	20			ns
	t_{OHS}	/CS	20			ns

Remarks 1. The rise and fall times (t_r , t_f) of an input signal are 15 ns or less.

2. All timing data is specified at 20 to 80% of V_{CCIO} .

(f) Common

Parameter	Symbol	Condition	MIN.	TYP. ^{Note1}	MAX.	Unit
Calibration setting time (frame frequency)	t _{CAL1} (f _{FRAME0})	Note2 , f _{FRAME} = 60 Hz		51.60 (60)		μs (Hz)
Frame frequency	f _{FRAME1}	Before calibrate, OSCSEL = L (use of internal oscillation)	35	60	96	Hz
		Before calibrate, OSCSEL = H (use of external oscillation), R = 24 kΩ	47	60	67	Hz
	f _{FRAME2}	Calibrated ^{Note3} T _A = -40 to +85°C, OSCSEL = L	40	60	80	Hz
		Calibrated ^{Note3} T _A = -40 to +85°C OSCSEL = H, R = 24 kΩ	51	60	67	Hz
	f _{FRAME3}	Calibrated ^{Note4} T _A = 25 ± 5°C, OSCSEL = L	55	60	65	Hz
		Calibrated ^{Note4} T _A = 25 ± 5°C OSCSEL = H, R = 24 kΩ	57	60	63	Hz
Oscillation frequency	f _{OSC1}	OSCSEL = L	0.69	1.16	1.86	MHz
	f _{OSC2}	OSCSEL = H, R = 24 kΩ ^{Note5}	0.92	1.16	1.28	MHz
Reset pulse width	t _{RW}		10			μs
Reset un-reacted pulse width	t _{ET}				2	μs

Notes 1. TYP. values are reference values when V_{DD} = 2.3 V, V_{CCIO} = 2.8 V, V_{DC} = 2.8 V, T_A = 25°C.

2. The relationship between the frame frequency (f_{FRAME}) and the calibration setting time is as follows.


$$t_{cal} = 1 / (f_{FRAME} \times (320 + 3))$$

3. Measured at T_A = -40 to +85°C, after calibration at frame frequency = 60 Hz, T_A = 25°C exactly.

4. Measured at ±5°C, after calibration at frame frequency = 60 Hz exactly.

5. Frequency changes by the parasitism capacity to which it is connected with OSCIN pin at the time of external resistance mode. (R = 24 kΩ) is obtained as a reference value, in case use it, sufficient evaluation is carried out, and please determine the resistance to be used. The recommendation resistance value which uses general module is 36 kΩ.

Figure 12-1. /RESET Specification




Note Secure recovery time more than 10 μs after reset release.

13. EXAMPLE OF μ PD161704A AND CPU CONNECTION


Examples of μ PD161704A and CPU connection are shown below.

In the example below, RS pin control in parallel interface mode is described for the case when the least significant bit of the address bus is being used.

(1) i80 series format



(2) M68 series format



14. REVISION HISTORY

Edition/ Date	Page		Description	
	Previous edition	This edition	Type of revision	Location
1.0 edition/ May, '05			New	From the μPD161704 preliminary product information 2.7 version change product name.
1.1 edition/ June, '05	p.45	p.45	Added	The figure about a back porch is added.
	p.157, 158	p.157, 158	Added	Spec. item addition
1.2 edition/ June, '05	p.107	p.107	Corrected	V _{GH} : 0.47 to 1 F are corrected to 0.47 to 1.
	p.133	p.133	Corrected	D7 to D0 of R44 is corrected to D8 to D0.
	p.136	p.136	Corrected	"5.8 γ-curve Correction Circuit" is corrected to 5.5.
	p.150	p.150	Corrected	"5.8 γ-curve Correction Circuit" is corrected to 5.5.
PPI → DS 1.0 edition/ September, '05	p.24	p.24	Added	Notes 2 is added.
	p.118	p.118	Corrected	Explanation of R103 is corrected.
	p.120	p.120	Corrected	Explanation of R30 is corrected.
	p.137	p.137	Corrected	Explanation of R103 is corrected.
	p.142	p.142	Corrected	Explanation of R30 is corrected.
	p.154	p.154	Corrected	The MIN. value of the VCOMM output voltage range is corrected.
	p.155, 156	p.155, 156	Added	Remarks 3 is added.
	p.157	p.157	Corrected	t _{CYC8} (write, inc = 0) and t _{CCLR} are corrected.
	p.158	p.158	Corrected	t _{CYC6} (write, inc = 0) and t _{EWHR} are corrected.
	p.159	p.159	Corrected	t _{SAH} and t _{SDH} are corrected to 10 ns → 20 ns.
1.1 edition/ October, '05	p.160	p.160	Added	Notes 5 is added.
	p.65	p.65	Corrected	Description is corrected
	p.66	p.66	Corrected, added	Add and correct figure of γ-curve correction circuit
	p.82	p.83	Corrected	N line inversion in figure is corrected.
	p.105	p.106	Corrected	Formula on VCOMLM and example of VCOM _{p-p}
	p.115 to 121	p.116 to 124	Corrected	Test register, DINV to register mode 1, 2, and other modifications
	p.125	p.128	Added	DINV bit
2.0 edition/ March, '06	All	All	Corrected	Misspelling and so
	p.18, 92	p.18, 92	Corrected	ESK in description
	p.20	p.20	Corrected	3.4 Test or Other Pins
	p.26	p.26	Corrected	Table 5-3
	p.44	p.44	Added	Figure 5-24
	p.50	p.50	Added	VSYNC interface mode
	p.93	p.93	Corrected	Register number in 6.2 Each Operation
	–	p.106	Added	7.8.7 VGM Regulator selection output
	–	p.120	Added	10. POWER SUPPLY INJECTION/INTERCEPTION ORDER
	p.122 to 128	p.122 to 128	Corrected	11.1 Command List (Register mode 1 to 4)
	p.134, 141, 148	p.135, 142, 149	Corrected	Command description
	p.140, 147	p.141, 148	Added	HBPn, VBPn setting method
	p.162	p.163	Corrected	(a) 16-bit/18-bit RGB interface table and figure
	p.163	p.164	Corrected	(b) 6-bit RGB interface
	p.167	p.168	Corrected	Part of notes 5 is corrected

NOTES FOR CMOS DEVICES

① VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (MAX) and V_{IH} (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (MAX) and V_{IH} (MIN).

② HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

③ PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

④ STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

⑤ POWER ON/OFF SEQUENCE

In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current.

The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

⑥ INPUT OF SIGNAL DURING POWER OFF STATE

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

- **The information in this document is current as of March 2006. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.**
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".
 The "Specific" quality grade applies only to NEC Electronics products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.
 "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
 "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
 "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).