

Number System

MSB

Weighted binary
Codes

- Binary \leftrightarrow Octal

Octal No. (421 BCD) Binary

0	000	0	0000
1	001	1	0001
2	010	2	0010
3	011	3	0011
4	100	4	0100
5	101	5	0101
6	110	6	0110
7	111	7	0111
		8	1000
		9	1001
		A	1010
		B	1011
		C	1100
		D	1101
		E	1110
		F	1111

- Binary \leftrightarrow Hexadecimal

Hexadecimal No. (8421 BCD) Binary

No-weighted
binary Codes \rightarrow
Excess-3

Excess-3 (Code)

Add +3 to each digit of Decimal Number. Ex \rightarrow 43.13 in decimal \Rightarrow 43.13 + 33.33 \Rightarrow 76.46

Decimal Digit	8421 BCD Code	Excess 3 Code
0	0000	0011
1	0001	0100
2	0010	0101
3	0011	0110
4	0100	0111
5	0101	1000
6	0110	1001

7	0111	1010
8	1000	1011
9	1001	1100

- Gray Code (4 bit)

Only 1 bit changes at once. Useful in error checking. If more than 1 bit has changed at some step, then data must be flawed.

Decimal	8421 BCD Code	Gray Code
0	0000	0000
1	0001	0001
2	0010	0011
3	0011	0010
4	0100	0110
5	0101	0111
6	0110	0101
7	0111	0100
8	1000	1100
9	1001	1101
10	1010	1111
11	1011	1110
12	1100	1010
13	1101	1011
14	1110	1001
15	1111	1000

- Gray Code (3 bit)

- Decimal

424 BCD CodeGray Code

0

0 0 0

0 0 0

1

0 0 1

0 0 1

2

0 1 0

0 1 1

3

0 1 1

0 1 0

4

1 0 0

1 1 0

5

1 0 1

1 1 1

6

1 1 0


1 0 1

7

1 1 1

1 0 0


- SR latch implemented with NOR Gates & NAND Gates




Characteristic Table

S	R	Q_{n+1}	
0	0	Q_n	No change
0	1	0	Clear to 0
1	0	1	Set to 1
1	1	-	Indeterminate

- SR Flip Flop





Truth Table



S	R	Q_{n+1}	
0	0	Q_n	No change
0	1	0	(Clear to 0)
1	0	1	Set to 1
1	1	-	Indeterminate



- JK Flip Flop






J	K	Q_{n+1}
0	0	Q_n No change
0	1	0 Clear to 0
1	0	1 Set to 1
1	1	\bar{Q}_n Complement

- D Flip Flop





D	Q_{n+1}
0	0 Clear to 0
1	1 Set to 1

- Half Adder



x	y	s	c
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

- Full Adder




Truth Table

Inputs			Output	
x	y	z	S	C
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Multiplexers


2^n input lines, n selection lines, 1 output line



For 8×1 MUX:	S_2	S_1	S_0	F
	0	0	0	D_0
	0	0	1	D_1
	0	1	0	D_2
	0	1	1	D_3
	1	0	0	D_4
	1	0	1	D_5
	1	1	0	D_6
	1	1	1	D_7

• De-Multiplexer

1 input line, n selector lines, 2^n output lines.



1 to 4 line de-multiplexer

Using SOP form, find values of D_0, D_1, D_2, D_3



$$D_0 = S_1 S_0$$

$$D_1 = S_1 \bar{S}_0$$


$$D_2 = \bar{S}_1 S_0$$

$$D_3 = \bar{S}_1 \bar{S}_0$$

- T Flip Flop (Toggle) \rightarrow Used in counters




• Edge & Level Trigger



0 \rightarrow 1 (Positive edge)

1 \rightarrow 0 (Negative edge)

Edge triggers



1 - high level

0 - low level

$$T_w = T/2$$


$$T = 2 \times T_w$$

Level Triggers

Using SOP form

- Encoder $2^n : m$

2^n input lines, m output lines




E_7	E_6	E_5	E_4	E_3	E_2	E_1	E_0	X	Y	Z
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	0	0	1	0	0	1
0	0	0	0	0	1	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	1	0	0	0	0	1	0	1
0	0	1	0	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1

- Decoder $m : 2^n$

m input lines, 2^n output lines

For 3×8 decoder:


Using SOP form



$$\begin{aligned}D_0 &= \overline{x}\overline{y}\overline{z} \\D_1 &= \overline{x}\overline{y}z \\D_2 &= \overline{x}yz \\D_3 &= xy\overline{z} \\D_4 &= xy\overline{z} \\D_5 &= xy\overline{z} \\D_6 &= x\overline{y}\overline{z} \\D_7 &= x\overline{y}\overline{z}\end{aligned}$$

X	Y	Z	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	1	0	0	0	0	0	0	1	0	0
0	1	1	0	0	0	0	1	0	0	0
1	0	0	0	0	0	1	0	0	0	0
1	0	1	0	0	1	0	0	0	0	0
1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0

Decoder Implementation using logic gates



Decoder with 3 inputs and $2^3 = 8$ Outputs

- Registers

Based on Application : Shift Register, Storage Register

Shift Registers : i) Series In Series Out (SISO)


ii) Parallel In Parallel Out (PIPO)

iii) Parallel In Serial Out (PISO)


iv) Series In Parallel Out (SIPO)

Mode	Clocks needed for n bit shift register		
	Loading	Reading	Total
SISO	n	n-1	2n-1
SIPO	n	0	n
PISO	1	n-1	n
PIPO	1	0	1


- SISO Register




- SIPO Register




- PISO Register



- PIPO Register





- Counters: Synchronous & Asynchronous




Up Counter $\Rightarrow 0 - 1 - 2 - 3 - 4$

Down Counter $\Rightarrow 4 - 3 - 2 - 1 - 0$


- Representation for Asynchronous / Ripple Counter



- Representation for Synchronous Counter




• 3 bit Asynchronous Down Counter using JK



State	Q_C	Q_B	Q_A	
0	1	1	1	7
1	1	1	0	6
2	1	0	1	5
3	1	0	0	4
4	0	1	1	3
5	0	1	0	2
6	0	0	1	1
7	0	0	0	0

down

When Q_A is +ve, toggle Q_B



• Shift Microoperations on Registers

$R \leftarrow \text{shl } R$ Shift left register R

$R \leftarrow \text{ashl } R$ Arithmetic shift left R

$R \leftarrow \text{shr } R$ Shift right register R


$R \leftarrow \text{ashr } R$ Arithmetic shift right R

$R \leftarrow \text{cll } R$ Circular shift left register R

$R \leftarrow \text{clr } R$ Circular shift right register R

- 3 bit Asynchronous Counter using JK


HIGH



State	\overline{Q}_c	\overline{Q}_b	\overline{Q}_a	
0	0	0	0	0
1	0	0	1	1
2	0	1	0	2
3	0	1	1	3
4	1	0	0	4
5	1	0	1	5
6	1	1	0	6
7	1	1	1	7

Up

↓



- Register Transfer Language (RTL) and Microoperations

① Register : Store information

RI : Processor register

MAR : Memory Address register

MDR : Memory data

IR : Instruction Register

PC : Program Counter

SR : Status Register

- 2) Microoperations: operation performed on information stored in registers.
 Ex: shift, load, clear, count.

$$R_2 \leftarrow R_1$$


↳ transfer content of R_1 into R_2 . All previous content on R_2 will be erased. Contents of R_1 remain unchanged.

- Basic Symbols for Register Transfer


Symbol Letters & Numbers	Description	Examples
Parathesis ()	Denotes a part of register	MAR, R_2
Arrow ←	Denotes transfer of information	$R_2(0 \rightarrow 7)$, $R_2(L)$
Comma,	Separates two microoperations	$R_2 \leftarrow R_1$,
Colon :	Denotes conditional operations	$R_2 \leftarrow R_1, R_3 \leftarrow R_2$
Colon = Name operator	Denotes another name for an already existing register/alias	$P : R_2 \leftarrow R_1 \text{ if } P=1$ $R_a := R_1$

Registers + Microoperations + Control Functions = Digital Computer

- Von Neumann Architecture



• Types of Buses



System bus is a communication channel which is used to provide communication between major components of computer.

• Types of Instructions

- (i) Data Transfer Instructions (DTI)
- (ii) Data Manipulation Instructions (DMI)
- (iii) Program Control Instructions (PCI)

DTI: mov, load, store, Exchange, input, output, push, pop

DMI: Add, sub, div, mult, INC, DEC, Add with Carry, Sub with Borrow, Negate.


Logic instructions: complement, logical AND, OR, clear, XOR, clear carry, set carry, complement carry, enable interrupt, disable interrupt.

• Excitation Table for All 4 Edge Edges

Q(t)	D(t+1)	S R	Q(t)	D(t+1)	D
0	0	0 X	0	0	0
0	1	1 0	0	1	1
1	0	0 1	1	0	0 -
1	1	X 0	1	1	1

Q(t)	J K	Q(t)	D(t+1)	T
0	0 X	0	0	0
0	1 X	0	1	1
1	0 X	1	0	1
1	1 X	1	1	0

- Computer Arithmetic : Booth's Algorithm for $+$, $-$, \div , \times
- Add and Subtract




• Hardware Implementation

- Require two registers for storing value of A and B.
- Two flip flop hold corresponding signs.
- One more register for holding the result.
- Parallel adder to perform $A + B$.

In A comparator circuit is required $A > B$, $A < B$, $A = B$.


- Two parallel subtractor circuit are needed to perform $A - B$ and $B - A$.

• Multiply




- Divide

Divide Operation



- Multiply for signed -2's complement numbers




- Addressing Modes

- 1) Implied Mode

Operand is specified implicitly in the definition of instruction. Used for zero address and one-address instructions. Ex: INC A → increment accumulator, CRC → clear carry flag, CLA → complement accumulator.

- 2) Immediate Mode


Operand is directly provided as constant. No computation required to calculate effective address.



Limitation → The range of constant number supported depends on size of address field.

- 3) Register Mode

Operand is present in the register. Register no. is written in the instruction.




Effective address = (R_i) where i is register no.

Advantage → Instruction size will be small since we're working with registers. Registers are also faster than main memory. Speed is higher.

4) Register Indirect Mode

Register contains address of operand rather than operand itself.



LD (R_i)

$$AC \leftarrow M[R_i]$$

Add R₁, (R₂)


$$R_1 \leftarrow R_1 + M[R_2]$$

$$\text{Effective address} = M[R_i]$$

Advantage → Registers are smaller and faster as compared to main memory. Faster computation. Instruction size will be small. Takes up less space.

5) Auto Increment or Auto Decrement Addressing Mode


Special case of register indirect addressing mode



Register is auto-incremented or decremented, without having to update the content of the register again and again. Useful if operands are stored in a continuous array in the main memory. Register keeps incrementing and updates to the next memory address of main memory.

6) Direct Addressing Mode (Absolute addressing mode)


Actual address is given in instruction. Used to access variables.



No computation needed.

$$\begin{aligned} LD & 400 \\ AC & \leftarrow M[400] \end{aligned}$$

Limitation: Address cannot be larger than the size of instruction.




$$\therefore \text{Only } 2^{12} - 1 = 4096 - 1 = 4095 \text{ addresses}$$

can be accessed
using this mode
(if instruction format is in
16 bits)

7) Indirect Addressing Mode



- i) Used to implement pointers and passing parameters.
- ii) 2 memory access required.



More computation required as compared to direct addressing.

8) Relative addressing mode

$$\text{Effective address} = PC + \text{Offset}$$




PC gets incremented to 501 after execution

9) Base register addressing mode

Used in program relocation


$$EA = \text{Base reg. value} + \text{Disp}$$

$$\Rightarrow 400 + 60 = 460$$



10) Indexed Addressing Mode

- (i) Used to access or implement array efficiently.
- (ii) Multiple registers required to implement.
- (iii) Any element can be accessed without changing instruction.




$$EA = \text{Base address} + \text{IR} = 100 + 4 = 104$$

Advantage → Instruction remains constant. No need to update it. Only IR values gets changed




• 2-level memory organisation



Independent Organisation



Hierarchical



• 3-level:



• Cache Mapping & Its Types


Direct Mapping

Fully associative

K-way set associative

• ~~Paging & Virtual Address~~


i) Direct Cache Mapping



$K \bmod \gamma \rightarrow \begin{cases} 1 \bmod 4 = 1 \rightarrow \text{Goes to } L_1 \\ 2 \bmod 4 = 2 \rightarrow \text{Goes to } L_2 \end{cases}$

Block no. No. of lines

Physical Address (PA) (\rightarrow)



3 bits	2 bits	2 bits	
Tag	Line No.	Block offset	
Ex - 1	010	00	W_{32}
	010	00	W_{33}
	010	00	W_{34}
	010	00	W_{35}
	001	01	$W_{20} \rightarrow 20$
<u>Ex - 2</u>	001	01	$W_{21} \rightarrow 21$
	001	01	$W_{22} \rightarrow 22$
	001	01	$W_{23} \rightarrow 23$

If the word CPU is searching for is found in cache, then it is called cache hit. If not found, it is called cache miss.

Advantage: Simple method. Searching is easy

~~Disadvantage~~: Conflict miss

- ~~Pipeline~~ Pipelining

- (i) Pipelining is the process of arrangement of hardware elements of CPU such that its overall performance is increased.
- (ii) Simultaneous execution of more than one instruction takes place in a pipelined processor.
- (iii) In pipelining, multiple instructions are overlapped in execution.

- Interrupt

Hardware, Software, Internal, External

- CISC vs RISC

CISC

- 1) Complex Instruction Set Computer
- 2) Large no. of instructions.
- 3) Variable length instruction format.
- 4) Large no. of addressing modes
- 5) Cost is high
- 6) More powerful.
- 7) Several Cycle instructions.
- 8) Manipulation directly in memory.
- 9) Microprogrammed control unit.
- 10) Mainframe, Motorola 6800, Intel 8080.

MULT 2:2, 3:3

RISC

- 1) Reduced Instruction Set Computer
- 2) Less No. of instructions
- 3) Fixed length instruction format.
- 4) Few no. of ALU
- 5) Less Cost
- 6) Less powerful
- 7) Single Cycle instructions
- 8) Only in registers
- 9) Hardwired Control Unit
- 10) MIPS, ARM, SPARC, Fujitsu

LOAD A, 2:2

LOAD B, 3:3


PROD A, B

STORE 2:2, A

- Direct Memory Access (DMA)

→ DMA enables data transfer between I/O and memory without CPU intervention.

→ Need a hardware: DMAC (DMA Controller)



Starting address: Memory address, starting from where data transfer should be performed.

Data Count: No. of bytes or words to be transferred.

	Initially	After 1 Byte	After 2 byte	After 3 byte
SA	1000	1001	1002	1003
DC	500	499	498	497

When, DC (data count) reaches zero, transfer is stopped.

→ During DMA transfer CPU can perform only those operations which do not require system bus, which means CPU will be blocked mostly.

→ Control to DMAC is not given for a long period of time.

Modes of DMA transfer:

- 1) Burst Mode
- 2) Cycle Stealing
- 3) Interleaving DMA

1) Burst Mode

- Burst of data is transferred before CPU takes the control of the buses back.
- Burst of data could be → Entire data
→ Burst of blocks

2) Cycle Stealing

- Slow I/O devices takes some time to prepare the word
- During this time, the CPU keeps control of the buses.
- Once word is ~~not~~ ready, CPU gives the control of the buses to DMAC for 1 cycle in which prepared word is transferred to memory.

3) Interleaving DMA

- Whenever CPU does not require system bus (doing internal work), then only control of the buses will be given to DMAC.
- CPU will not be blocked due to DMA.
- Maximum time required for data transfer as compared to burst & cycle stealing mode.
- Time required for data transfer: Interleaving > Cycle Stealing > Burst Mode
- Speed of data transfer: Burst Mode > Cycle Stealing > Interleaving
- DMAC is a special purpose processor, which controls data transfer between memory and I/O (because it generates add. & control signals for memory).
- DMA could work even when instruction is executing.