

## Homework Assignment-2

Roll no- MAITBTECH11004

Name - Hitesh Kumar Schrawast

Ans 1- left most bit  $\Rightarrow$  signed bit  $\rightarrow 0$

$$\text{Exponent} = 0111101$$

$$= 125$$

$$\Rightarrow \text{actual exponent} = 125 - 127 = -2$$

$$\text{fraction} = 2^{-2} + 2^{-4} + 2^{-6} + \dots + 2^{-22}$$

$$\text{significand} = 1 + \text{fraction}$$

$$= 1 + 2^{-2} + 2^{-4} + \dots + 2^{-22}$$

$$= \frac{1 - 2^{-22}}{1 - 1} = \frac{1 - 2^{-22}}{3}$$

$$\text{So, number} = (-1)^0 \left( \frac{1 - 2^{-22}}{3} \right) \times 2^{-2}$$

in decimal:

$$= 0.33333331347$$

Ans 2-

Number in FP = 5.6677

Single Precision = 0 10000001 011010101110111001100

Actually stored = 5.66769981....

difference will be =  $\overset{\text{sign}}{0.0003} \overset{\text{exp}}{0.0000002}$

double Precision = 0 1000000001 ~~011010101110111001100~~

mantissa  $\rightarrow$  011010101110111001100110001111100010100000100100

Actually stored = 5.66769999....

difference = 0.0000000000000001

Ans 3- we have to load values at 0x1000 & next 3 values in v1

assuming the ~~values~~ <sup>addresses</sup> of r<sub>1</sub> be 0x1000  
or by using command



mov r0, 0x1000  
vld vr1, [r1]

Semantics  
 $vr1 \leftarrow ([0x1000], [0x1004], [0x1008], [0x100C])$

Ans 4 - If policy is open row  $\rightarrow$

Misses  $\rightarrow (4, 15)$

Hits  $\rightarrow (7, 150), (4, 9), (6, 10), (11, 10)$

Conflicts  $\rightarrow (4, 6), (6, 150), (3, 9), (4, 12), (4, 150), (5, 10)$

No. of Misses = 1

If policy is closed row  $\rightarrow$

All will be misses = 11

No. of misses = 11

Ans 5 - Yes, reordering can improve hit rate.

Ordering will be

$(4, 15), (4, 6), (6, 150), (7, 150), (4, 150), (3, 9), (4, 9), (4, 12), (5, 10), (6, 10), (11, 10)$

Ans 6 - The size of row-buffer should be high or large.

As due to spatial locality, we need to store next continuous memory location values.

Ans 7 - Not always a yes or No.

Branch prediction can reduce energy consumption if most of the prediction made are correct.  
 And energy consumption will be more if most of predictions are wrong.

Ans 8 - Prediction will be  $10 + 4 + 19 - 2 + 2$   
 $= 33 > 0$



so, it will predict  $\rightarrow$  branch taken

now, branch taken

updated weights  $\Rightarrow [11, -5, 20, -1, 3]$

The next prediction

$$= 11 + 5 + 20 - 1 + 3$$

$$= 38 > 0$$

predict  $\rightarrow$  taken.

Ans 9- Voltage scaling will increase soft-error vulnerability because change (critical charge) for flipping bit will be reduced.

Ans 10- Example  $\rightarrow$

ld  $r_1, 4[r_2]$

st  $r_1, 12[r_3]$

where  $r_1, r_2$  &  $r_3$  are registers.

Ans 11- sequence  $\rightarrow$

sub  $r_2, r_1, r_3$

add  $r_1, r_7, r_8$

This results in WDR hazard

Ans 12- example sequence

beq  $.b1$

mov  $r_7, 7$

add  $r_8, r_8, r_5$


...

.b1:

add  $r_8, r_2, r_1$

Ans 13- No, there forwarding path ~~can~~ can lead to load-use hazard, thus, we need to add a pipeline bubble to avoid it & ~~go~~ to make system work properly.

Ans 14) Pipeline.



Here (\*) is a bubble & ①, ② & ③ are the instructions assigned respectively.

Ans 15)

Request	Time Arrived	Open Row	closed - Row
X <sub>0</sub>	0	40 ns	40 ns <del>60 ns</del>
Y <sub>0</sub>	10	100 ns	100 ns <del>180 ns</del>
X <sub>1</sub>	100	160 ns	160 ns <del>180 ns</del>
X <sub>2</sub>	200	220 ns	220 ns <del>240 ns</del>
Y <sub>0</sub>	250	310 ns	290 ns <del>310 ns</del>
X <sub>3</sub>	300	370 ns	380 ns <del>360 ns</del>

Ans 16- loosely coupled → If multiple unrelated programs are running in parallel.

Used uses message passing technique typically for thread communication.

Strongly coupled → Set of programs running in parallel those share data, code, file & network connections. Shared memory can be used by threads.



Ans 17- No. of chips =  $4 \times 8 = 32$  (each is 1 megabit)  
(since each has size 1 megabit)

time for only 1 cell =  $10^{-7}$  s  
(single)

time of 1 chip =  $10^{-1}$  s  
4 chips can do, so after 8 rounds of refreshing, thus 0.8 s

Ans 18 i) Pipeline

Simple  $\rightarrow$  Cycle  $\rightarrow$   

fetch	Decode	add			
	fetch	decode	mul		
		fetch	decode	add	
			fetch	decode	sub
				fetch	decode load

Instructions are given in order

2) For Superscalar  
cycles  $\rightarrow$

~~2 cycles~~

1)	fetch	decode	add	
2)		fetch	decode	mul
3)		fetch	decode	add
4)		fetch	decode	sub
5)			fetch	decode load

3)  $\rightarrow$  Instructions in order  
Out of order  $\rightarrow$  cycles

fetch	decode	add	$\rightarrow$ (add r10, r10, 5)
fetch	decode	add	$\rightarrow$ (r8, r8, 12)
fetch	decode	sub	
fetch	decode		mul
fetch	decode		load

$\rightarrow$  As given in order respectively



Ans 19) Coarse Grained Multithreading should be used

Ans 20) V. cmp vr1, 50  
V.gt. mul vr1, vr1, 50  
vr1 → vector register

Ans 21) Since, chips provide parallel mechanism for search & every chip got 8-bit wide data, to provide 64-bit wide data.

Thus, 8 chips correspond to 1 rank  
⇒ 32 chips in 4 ranks

$$\begin{aligned} \text{Total Capacity of DRAM} &= 32 \times 16 \text{ G bit} \\ &= 2^5 \times 2^4 \times 2^{30} \\ &= 2^{39} \text{ bits} = 64 \text{ G Bytes DRAM.} \end{aligned}$$

Ans 22- AC Z V R L Z V CH  
The reuse distance of C is 4.  
(distinct elements).

Ans 23- Cache tiling/blocking

```
for ( r=0; r < R; r++)
  for ( col=0; col < C; col++)
    for ( to=0; to < M; to++)
      for ( ti=0; ti < N; ti++)
        for ( i=0; i < K; i++)
          for ( j=0; j < k; j++)
            chips for ( int row = r; row < min(r+B, R); row++)
```

$$\begin{aligned} \text{Output-fmaps}[to][row][col] + &= \text{weights}[to][ti][i][j] * \\ \text{Input-fmaps}[ti][*row+i][*col+j] \end{aligned}$$

Ans 24- For B1 to be a biased branch, the value of  $N$  could be certainly very large (for  $N > 10$ , it will be taken more than 90% of time & the % will increase as  $N$  increases).  
There will be no condition on array  $[i]$  element.

for B2 to be unbiased,  $N$  can be conditioned or can't be conditioned - as ~~B2 branch will depend on~~ to be large for executing the branch B2, many times. However, the array values should be divisible by 20, around half the time that is. roughly 50% of values should be divisible by 20.

Ans 25- for spatial multi-bit errors we can use <sup>as</sup> bit-interleaving so, single errors on different streams (arrays) can be corrected.

To address temporal multi bit errors, we do scrubbing. Therefore, they should be corrected before they ~~get~~ exceed ECC correction capacity.