


Chapter 3

COMPUTER MEMORY Part 3 Internal memory





Basic Principles of Computers

- Virtually all modern computer designs are based on the von Neumann architecture principles:
- Data and instructions are stored in a single read/write memory.
- The contents of this memory are addressable by location, without regard to what are stored there.
- Instructions are executed sequentially (from one instruction to the next) unless the order is explicitly modified











Byte-Oriented Memory Organization

- Conceptually, memory is a single, large array of bytes, each with a unique *address* (index)
 - The value of each byte in memory can be read and written
- Programs refer to bytes in memory by their *addresses*
 - Domain of possible addresses = address space
- But not all values fit in a single byte... (e.g. 410)
 - Many operations actually use multi-byte values
- We can store addresses as data to "remember" where other data is in memory





Word-Oriented Memory Organization

61-hit

- Addresses still specify locations of *bytes* in memory
 - Addresses of successive words differ by word size (in bytes):
 e.g. 4 (32-bit) or 8 (64-bit)
 - Address of word 0, 1, ... 10?
- Address of word
 - = address of *first* byte in word
 - The address of any chunk of memory is given by the address of the first byte
 - Alignment

64-DIT	32-DIT	Dytoc	Addi.
Words	Words	Bytes	(hex)
			0x00
	Addr =		0x01
	0000		0x02
Addr –			0x03
0000			0x04
	Addr –		0x05
	0004		0x06
			0x07
Addr			80x0
	Addr =		0x09
	0008		0x0A
=			0x0B
8000			0x0C
	Addr =		0x0D
	0012		0x0E

22-hit

Addr.




Byte Ordering

- How should bytes within a word be ordered *in memory?*
 - Example: store the 4-byte (32-bit) int: 0x a1 b2 c3 d4
- By convention, ordering of bytes called *endianness*
 - The two options are big-endian and little-endian
 - Based on Gulliver's Travels: tribes cut eggs on different sides (big, little)



- Big-endian (SPARC, z/Architecture)
 - Least significant byte has highest address
- Little-endian (x86, x86-64)
 - Least significant byte has lowest address
- Bi-endian (ARM, PowerPC)
 - Endianness can be specified as big or little
- **Example:** 4-byte data 0xa1b2c3d4 at address 0x100


_		0x100	0x101	0x102	0x103	
Big-Endian		a1	b2	c3	d4	
				-	-	
_		0x100	0x101	0x102	0x103	
Little-Endian		d4	c3	b2	a1	
-						








Traditional Bus Structure Connecting CPU and Memory


- A bus is a collection of parallel wires that carry address, data, and control signals.
- Buses are typically shared by multiple devices.

















Memory Write Transaction (3)

• Main memory reads data word y from the bus and stores it at address A.





Physical types

- Semiconductor
 - RAM
- Magnetic
 - Disk & Tape
- Optical
 - CD & DVD
- Others
 - Bubble
 - Hologram



Storing data in main memory

- Possible types of memories:
- ROM: read-only
 - Classical ROM: the content is stored during the manufacturing process
 - PROM: one-time programmable
 - EPROM: can be erased using ultraviolet light
 - Etc.
- SRAM: Static Random Access Memory
 - Can be read and modified any time
 - It preserves data while power supply is present
- DRAM: Dynamic Random Access Memory
 - Can be read and modified any time
 - It forgets its content! Needs to be refreshed periodically



Nonvolatile Memories

- DRAM and SRAM are volatile memories
 - Lose information if powered off.
- Nonvolatile memories retain value even if powered off
 - Read-only memory (ROM): programmed during production
 - Programmable ROM (PROM): can be programmed once
 - Eraseable PROM (EPROM): can be bulk erased (UV, X-Ray)
 - Electrically eraseable PROM (EEPROM): electronic erase capability
 - Flash memory: EEPROMs. with partial (block-level) erase capability
 - Wears out after about 100,000 erasings
- Uses for Nonvolatile Memories
 - Firmware programs stored in a ROM (BIOS, controllers for disks, network cards, graphics accelerators, security subsystems,...)
 - Solid state disks (replace rotating disks in thumb drives, smart phones, mp3 players, tablets, laptops,...)
 - Disk caches



Random-Access Memory (RAM)


- Key features
 - RAM is traditionally packaged as a chip
 - Basic storage unit is normally a cell (one bit per cell)
 - Multiple RAM chips form a memory
- Static RAM (SRAM)
 - Each cell stores a bit with a four- or six-transistor circuit
 - Retains value indefinitely, as long as it is kept powered
 - Relatively insensitive to electrical noise (EMI), radiation, etc.
 - Faster and more expensive than DRAM
- Dynamic RAM (DRAM)
 - Each cell stores bit with a capacitor; transistor is used for access
 - Value must be refreshed every 10-100 ms
 - More sensitive to disturbances (EMI, radiation,...) than SRAM
 - Lower and cheaper than SRAM



SRAM vs DRAM Summary

- EDC = error detection and correction
 - To cope with noise, etc.

	Trans. per bit	Access time	Needs refresh?	Needs EDC?	Cost	Applications
SRAM	4 or 6	1X	No	Maybe	100x	Cache memories
DRAM	1	10X	Yes	Yes	1X	Main memories, frame buffers





- Bits stored as charge in capacitors
- Charges leak
- Need refreshing even when powered
- Simpler construction
- Smaller per bit
- Less expensive
- Need refresh circuits
- Slower
- Main memory
- Essentially analogue
 - Level of charge determines value



Static RAM

- Bits stored as on/off switches
- No charges to leak
- No refreshing needed when powered
- More complex construction
- Larger per bit
- More expensive
- Does not need refresh circuits
- Faster
- Cache
- Digital
 - Uses flip-flops



SRAM v DRAM

- Both volatile
 - Power needed to preserve data
- Dynamic cell
 - Simpler to build, smaller
 - More dense
 - Less expensive
 - Needs refresh
 - Larger memory units
- Static
 - Faster
 - Cache



Summary: DRAM vs. SRAM


- DRAM (Dynamic RAM)
- Used mostly in main mem.
- Capacitor + 1 transistor/bit
- Need refresh every 4-8 ms
 - 5% of total time
- Read is destructive (need for write-back)
- Access time < cycle time (because of writing back)
- Density (25-50):1 to SRAM
- Address lines multiplexed
 - pins are scarce!

- SRAM (Static RAM)
- Used mostly in caches (I, D, TLB, BTB)
- 1 flip-flop (4-6 transistors) per bit
- Read is not destructive
- Access time = cycle time
- Speed (8-16):1 to DRAM
- Address lines not multiplexed
 - high speed of decoding imp.





Chip Organization


- Chip capacity (= number of data bits)
 - tends to quadruple
 - 1K, 4K, 16K, 64K, 256K, 1M, 4M, ...
- In early designs, each data bit belonged to a different address (x1 organization)
- Starting with 1Mbit chips, wider chips (4, 8, 16, 32 bits wide) began to appear
 - Advantage: Higher bandwidth
 - Disadvantage: More pins, hence more expensive packaging



- The **row decoder** selects (activates) a row
- The sense amplifiers detect and store the bits of the row
- The **column multiplexer** selects the desired column from the row
- Two-phase operations:
 - To reduce the width of the address bus
 - Address bus: row address → wait → address bus: column address → data bus: the desired data










Reading DRAM Supercell (2,1)


- Step 1(a): row access strobe (RAS) selects row 2
- Step 1(b): row 2 copied from DRAM array to row buffer






Reading DRAM Supercell (2,1)

- Step 2(a): column access strobe (CAS) selects column 1
- Step 2(b): supercell (2,1) copied from buffer to data lines, and eventually back to the CPU







• Combine some of chip to create memory module



Enhanced DRAMs

- Basic DRAM cell has not changed since its invention in 1966
 - Commercialized by Intel in 1970
- DRAMs with better interface logic and faster I/O:
 - Synchronous DRAM (SDRAM)
 - Uses a conventional clock signal instead of asynchronous control
 - Allows reuse of the row addresses (e.g., RAS, CAS, CAS, CAS)
 - Double data-rate synchronous DRAM (DDR SDRAM)
 - DDR1 : twice as fast
 - DDR2 : four times as fast
 - DDR3 : eight times as fast









Organisation in detail

- A 16Mbit chip can be organised as 1M of 16 bit words
- A bit per chip system has 16 lots of 1Mbit chip with bit 1 of each word in chip 1 and so on
- A 16Mbit chip can be organised as a 2048 x 2048
 x 4bit array
 - Reduces number of address pins
 - Multiplex row address and column address
 - 11 pins to address (2¹¹=2048)
 - Adding one more pin doubles range of values so x4 capacity








DRAM MEMORY MODULE

- A memory module consists of DRAM chips
- Command lines, bank selection lines, address lines:
 shared
- Data lines: concatenated





Each chip receives all commands

- Effect:
 - Throughput increases 8x
 - Delay: the same



- Goal: Try to take advantage of bandwidth of multiple DRAMs in memory system
- Memory address A is converted into (b,w) pair, where
 - b = bank index
 - w =word index within bank
- Logically a wide memory
 - Accesses to B banks staged over time to share internal resources such as memory bus
- Interleaving can be on
 - Low-order bits of address (cyclic)
 - $b = A \mod B, w = A \operatorname{div} B$
 - High-order bits of address (block)
 - Combination of the two (block-cyclic)





- LSB gives (parity of) module within bank
- $\bullet 6 = 000110_2 = (00, 011, 0) = (0, 3, 0)$
- $41 = 101001_2 = (10, 100, 1) = (2, 4, 1)$