


# Computer Organization – HW2

Email: iustCompOrg+4022@gamil.com

1. Write the control signals of the single-bus processor below for the following instructions (be careful with the addressing modes).

- $(mem1) + (mem2) = R1$
- $(mem1) - (R1) = mem2$
- $(mem1) - R1 = (mem2)$
- Conditional Jump relative  
(PC + offset in N and END in N)




2. Answer the following questions:

- Describe “BUS multiplexing”.
- Describe “Daisy Chain” interrupt handling system.

3. Following circuit is considered for a microprocessor which the microinstructions stored in instruction memory (also known as control memory) have a width of 32 bits. These microinstructions are broken down to three fields:

- Micro-Operation field (16 bits)
- Next address field (X)
- Status bits of MUX (8 bits)

Calculate number of bit in X and Y.  
What is the size of the memory?



- Write RISC-V assembly code to calculate  $n!$  ( $n! = 1 \times 2 \times \dots \times n$ )
- What is ISA? What are the main differences between instruction sets such as Intel x86, ARM, RISC-V and MIPS?
- In the following assembly code, how many times instruction memory, data memory and register bank have been accessed? Fill the table and write a full description about every line of code.

Assembly Code:

```
LOAD R0, M40      (Loads the content of M40 in R1)
LOAD R1, M41      (Loads the content of M41 in R2)
ADDI R2, R0, R1   (Add the contents of R1 and R0 -> R2)
STORE M42, R2     (Stores the contents of R2 in M42)
HALT
```

Code lines	Register Bank	Instruction Memory	Data Memory
Line 1			
Line 2			
Line 3			
Line 4			
Line 5			

7. In a computer, the length of instructions is 16 bits, and the address fields are 4 bits each. If this processor has 15 different “two-operand instructions” and 23 “one-operand” instructions, what is the number of zero-operand instructions?

instruction [15:12]	instruction [11:8]	instruction [7:4]	instruction [3:0]
---------------------	--------------------	-------------------	-------------------

**Please submit your homework, simulations and projects in the following format:**

Name\_StudentNumber\_HW2 (BillGates\_12345678\_HW2)

Good Luck!



## Reference Data

## RV64I BASE INTEGER INSTRUCTIONS, in alphabetical order

MNEMONIC	FMT	NAME	DESCRIPTION (in Verilog)	NOTE
add, addw	R	ADD (Word)	$R[rd] = R[rs1] + R[rs2]$	1)
addi, addiw	I	ADD Immediate (Word)	$R[rd] = R[rs1] + \text{imm}$	1)
and	R	AND	$R[rd] = R[rs1] \& R[rs2]$	
andi	I	AND Immediate	$R[rd] = R[rs1] \& \text{imm}$	
auipc	U	Add Upper Immediate to PC	$R[rd] = PC + \{\text{imm}, 12'b0\}$	
beq	SB	Branch Equal	$\text{if}(R[rs1] == R[rs2])$ $PC = PC + \{\text{imm}, 1b'0\}$	
bge	SB	Branch Greater than or Equal	$\text{if}(R[rs1] \geq R[rs2])$ $PC = PC + \{\text{imm}, 1b'0\}$	
bgeu	SB	Branch $\geq$ Unsigned	$\text{if}(R[rs1] \geq R[rs2])$ $PC = PC + \{\text{imm}, 1b'0\}$	2)
blt	SB	Branch Less Than	$\text{if}(R[rs1] < R[rs2])$ $PC = PC + \{\text{imm}, 1b'0\}$	
bltu	SB	Branch Less Than Unsigned	$\text{if}(R[rs1] < R[rs2])$ $PC = PC + \{\text{imm}, 1b'0\}$	2)
bne	SB	Branch Not Equal	$\text{if}(R[rs1] \neq R[rs2])$ $PC = PC + \{\text{imm}, 1b'0\}$	
csrrc	I	Cont./Stat.RegRead&Clear	$R[rd] = CSR; CSR = CSR \& \sim R[rs1]$	
csrrci	I	Cont./Stat.RegRead&Clear Imm	$R[rd] = CSR; CSR = CSR \& \sim \text{imm}$	
csrrs	I	Cont./Stat.RegRead&Set	$R[rd] = CSR; CSR = CSR   R[rs1]$	
csrrsi	I	Cont./Stat.RegRead&Set Imm	$R[rd] = CSR; CSR = CSR   \text{imm}$	
csrrw	I	Cont./Stat.RegRead&Write	$R[rd] = CSR; CSR = R[rs1]$	
csrrwi	I	Cont./Stat.Reg Read&Write Imm	$R[rd] = CSR; CSR = \text{imm}$	
ebreak	I	Environment BREAK	Transfer control to debugger	
ecall	I	Environment CALL	Transfer control to operating system	
fence	I	Synch thread	Synchronizes threads	
fence.i	I	Synch Instr & Data	Synchronizes writes to instruction stream	
jal	UJ	Jump & Link	$R[rd] = PC + 4; PC = PC + \{\text{imm}, 1b'0\}$	
jalr	I	Jump & Link Register	$R[rd] = PC + 4; PC = R[rs1] + \text{imm}$	3)
lb	I	Load Byte	$R[rd] = \{56'bM[(7), M[R[rs1] + \text{imm}](7:0)]\}$	4)
lbu	I	Load Byte Unsigned	$R[rd] = \{56'b0, M[R[rs1] + \text{imm}](7:0)\}$	
ld	I	Load Doubleword	$R[rd] = M[R[rs1] + \text{imm}](63:0)$	
lh	I	Load Halfword	$R[rd] = \{48'bM[(15), M[R[rs1] + \text{imm}](15:0)]\}$	4)
lhu	I	Load Halfword Unsigned	$R[rd] = \{48'b0, M[R[rs1] + \text{imm}](15:0)\}$	
lui	U	Load Upper Immediate	$R[rd] = \{32'b\text{imm} < 31, \text{imm}, 12'b0\}$	
lw	I	Load Word	$R[rd] = \{32'bM[(31), M[R[rs1] + \text{imm}](31:0)]\}$	4)
lwu	I	Load Word Unsigned	$R[rd] = \{32'b0, M[R[rs1] + \text{imm}](31:0)\}$	
or	R	OR	$R[rd] = R[rs1]   R[rs2]$	
ori	I	OR Immediate	$R[rd] = R[rs1]   \text{imm}$	
sb	S	Store Byte	$M[R[rs1] + \text{imm}](7:0) = R[rs2](7:0)$	
sd	S	Store Doubleword	$M[R[rs1] + \text{imm}](63:0) = R[rs2](63:0)$	
sh	S	Store Halfword	$M[R[rs1] + \text{imm}](15:0) = R[rs2](15:0)$	
sll, sllw	R	Shift Left (Word)	$R[rd] = R[rs1] \ll R[rs2]$	1)
slli, slliw	I	Shift Left Immediate (Word)	$R[rd] = R[rs1] \ll \text{imm}$	1)
slt	R	Set Less Than	$R[rd] = (R[rs1] < R[rs2]) ? 1 : 0$	
slti	I	Set Less Than Immediate	$R[rd] = (R[rs1] < \text{imm}) ? 1 : 0$	
sltiu	I	Set < Immediate Unsigned	$R[rd] = (R[rs1] < \text{imm}) ? 1 : 0$	2)
sltu	R	Set Less Than Unsigned	$R[rd] = (R[rs1] < R[rs2]) ? 1 : 0$	2)
sra, sraw	R	Shift Right Arithmetic (Word)	$R[rd] = R[rs1] \gg R[rs2]$	1,5)
srai, sraiw	I	Shift Right Arith Imm (Word)	$R[rd] = R[rs1] \gg \text{imm}$	1,5)
srl, srlw	R	Shift Right (Word)	$R[rd] = R[rs1] \gg R[rs2]$	1)
srli, srliw	I	Shift Right Immediate (Word)	$R[rd] = R[rs1] \gg \text{imm}$	1)
sub, subw	R	SUBtract (Word)	$R[rd] = R[rs1] - R[rs2]$	1)
sw	S	Store Word	$M[R[rs1] + \text{imm}](31:0) = R[rs2](31:0)$	
xor	R	XOR	$R[rd] = R[rs1] \wedge R[rs2]$	
xori	I	XOR Immediate	$R[rd] = R[rs1] \wedge \text{imm}$	

Notes: 1) The Word version only operates on the rightmost 32 bits of a 64-bit registers

2) Operation assumes unsigned integers (instead of 2's complement)

3) The least significant bit of the branch address in jalr is set to 0

4) (signed) Load instructions extend the sign bit of data to fill the 64-bit register

5) Replicates the sign bit to fill in the leftmost bits of the result during right shift

6) Multiply with one operand signed and one unsigned

7) The Single version does a single-precision operation using the rightmost 32 bits of a 64-bit F register

8) Classify writes a 10-bit mask to show which properties are true (e.g., -inf, -0, +0, +inf, denorm, ...)

9) Atomic memory operation; nothing else can interpose itself between the read and the write of the memory location

The immediate field is sign-extended in RISC-V

## ARITHMETIC CORE INSTRUCTION SET

## RV64M Multiply Extension

MNEMONIC	FMT NAME	DESCRIPTION (in Verilog)	NOTE
mul, mulw	R MULtiple (Word)	$R[rd] = (R[rs1] * R[rs2]) \gg 63:0$	1)
mulh	R MULtiple High	$R[rd] = (R[rs1] * R[rs2]) \gg 127:64$	
mulhu	R MULtiple High Unsigned	$R[rd] = (R[rs1] * R[rs2]) \gg 127:64$	2)
mulhsu	R MULtiple upper Half Sign Uns	$R[rd] = (R[rs1] * R[rs2]) \gg 127:64$	6)
div, divw	R DIVide (Word)	$R[rd] = (R[rs1] / R[rs2])$	1)
divu	R DIVide Unsigned	$R[rd] = (R[rs1] / R[rs2])$	2)
rem, remw	R REMainder (Word)	$R[rd] = (R[rs1] \% R[rs2])$	1)
remu, remuw	R REMainder Unsigned (Word)	$R[rd] = (R[rs1] \% R[rs2])$	1,2)

## RV64F and RV64D Floating-Point Extensions

fld, flw	I	Load (Word)	$F[rd] = M[R[rs1] + \text{imm}]$	1)
fsd, fsw	S	Store (Word)	$M[R[rs1] + \text{imm}] = F[rd]$	1)
fadd.s, fadd.d	R	ADD	$F[rd] = F[rs1] + F[rs2]$	7)
fsub.s, fsub.d	R	SUBtract	$F[rd] = F[rs1] - F[rs2]$	7)
fmul.s, fmul.d	R	MULtiple	$F[rd] = F[rs1] * F[rs2]$	7)
fdi.v.s, fdi.v.d	R	DIVide	$F[rd] = F[rs1] / F[rs2]$	7)
fsqrt.s, fsqrt.d	R	SQuare RooT	$F[rd] = \text{sqrt}(F[rs1])$	7)
fmadd.s, fmadd.d	R	Multiply-ADD	$F[rd] = F[rs1] * F[rs2] + F[rs3]$	7)
fmsub.s, fmsub.d	R	Multiply-SUBtract	$F[rd] = F[rs1] * F[rs2] - F[rs3]$	7)
fnmadd.s, fnmadd.d	R	Negative Multiply-ADD	$F[rd] = -(F[rs1] * F[rs2] + F[rs3])$	7)
fnsmsub.s, fnsmsub.d	R	Negative Multiply-SUBtract	$F[rd] = -(F[rs1] * F[rs2] - F[rs3])$	7)
fsagn.s, fsagn.d	R	SIGN source	$F[rd] = \{F[rs2] < 63, F[rs1] < 62, 0\}$	7)
fsagnjn.s, fsagnjn.d	R	Negative SIGN source	$F[rd] = \{-(F[rs2] < 63), F[rs1] < 62, 0\}$	7)
fsagnjx.s, fsagnjx.d	R	Xor SIGN source	$F[rd] = \{F[rs2] < 63 \wedge F[rs1] < 63, F[rs1] < 62, 0\}$	7)
fmin.s, fmin.d	R	MINimum	$F[rd] = (F[rs1] < F[rs2]) ? F[rs1] : F[rs2]$	7)
fmax.s, fmax.d	R	MAXimum	$F[rd] = (F[rs1] > F[rs2]) ? F[rs1] : F[rs2]$	7)
feq.s, feq.d	R	Compare Float Equal	$R[rd] = (F[rs1] == F[rs2]) ? 1 : 0$	7)
flt.s, flt.d	R	Compare Float Less Than	$R[rd] = (F[rs1] < F[rs2]) ? 1 : 0$	7)
fle.s, fle.d	R	Compare Float Less than or Equal	$R[rd] = (F[rs1] <= F[rs2]) ? 1 : 0$	7)
fclass.s, fclass.d	R	Classify Type	$R[rd] = \text{class}(F[rs1])$	7,8)
fmv.s.x, fmv.d.x	R	Move from Integer	$F[rd] = R[rs1]$	7)
fmv.x.s, fmv.x.d	R	Move to Integer	$R[rd] = F[rs1]$	7)
fcvt.s.d	R	Convert to SP from DP	$F[rd] = \text{single}(F[rs1])$	
fcvt.d.s	R	Convert to DP from SP	$F[rd] = \text{double}(F[rs1])$	
fcvt.s.w, fcvt.d.w	R	Convert from 32b Integer	$F[rd] = \text{float}(R[rs1] \gg 31:0)$	7)
fcvt.s.l, fcvt.d.l	R	Convert from 64b Integer	$F[rd] = \text{float}(R[rs1] \gg 63:0)$	7)
fcvt.s.wu, fcvt.d.wu	R	Convert from 32b Int Unsigned	$F[rd] = \text{float}(R[rs1] \gg 31:0)$	2,7)
fcvt.s.lu, fcvt.d.lu	R	Convert from 64b Int Unsigned	$F[rd] = \text{float}(R[rs1] \gg 63:0)$	2,7)
fcvt.w.s, fcvt.w.d	R	Convert to 32b Integer	$R[rd](31:0) = \text{integer}(F[rs1])$	7)
fcvt.l.s, fcvt.l.d	R	Convert to 64b Integer	$R[rd](63:0) = \text{integer}(F[rs1])$	7)
fcvt.wu.s, fcvt.wu.d	R	Convert to 32b Int Unsigned	$R[rd](31:0) = \text{integer}(F[rs1])$	2,7)
fcvt.lu.s, fcvt.lu.d	R	Convert to 64b Int Unsigned	$R[rd](63:0) = \text{integer}(F[rs1])$	2,7)

## RV64A Atomic Extension

amoadd.w, amoadd.d	R	ADD	$R[rd] = M[R[rs1]] + R[rs2]$	9)
amoand.w, amoand.d	R	AND	$M[R[rs1]] = M[R[rs1]] \& R[rs2]$	9)
amomax.w, amomax.d	R	MAXimum	$M[R[rs1]] = M[R[rs1]] \vee R[rs2]$	9)
amomaxu.w, amomaxu.d	R	MAXimum Unsigned	$R[rd] = M[R[rs1]]$ $\text{if}(R[rs2] > M[R[rs1]])$ $M[R[rs1]] = R[rs2]$	2,9)
amomin.w, amomin.d	R	MINimum	$R[rd] = M[R[rs1]]$ $\text{if}(R[rs2] < M[R[rs1]])$ $M[R[rs1]] = R[rs2]$	9)
amominu.w, amominu.d	R	MINimum Unsigned	$R[rd] = M[R[rs1]]$ $\text{if}(R[rs2] < M[R[rs1]])$ $M[R[rs1]] = R[rs2]$	2,9)
amoor.w, amoor.d	R	OR	$R[rd] = M[R[rs1]]$ $M[R[rs1]] = M[R[rs1]] \vee R[rs2]$	9)
amoswap.w, amoswap.d	R	SWAP	$R[rd] = M[R[rs1]]$ $M[R[rs1]] = M[R[rs1]] \wedge R[rs2]$	9)
amoxor.w, amoxor.d	R	XOR	$R[rd] = M[R[rs1]]$ $M[R[rs1]] = M[R[rs1]] \wedge R[rs2]$	9)
lr.w, lr.d	R	Load Reserved	$R[rd] = M[R[rs1]]$ reservation on $M[R[rs1]]$ $\text{if reserved, } M[R[rs1]] = R[rs2]$ $R[rd] = 0$ ; else $R[rd] = 1$	
sc.w, sc.d	R	Store Conditional		

## CORE INSTRUCTION FORMATS

	31	27	26	25	24	20	19	15	14	12	11	7	6	0							
R	funct7				rs2				rs1				funct3		rd	Opcode					
I	imm[11:0]								rs1				funct3		rd	Opcode					
S	imm[11:5]				rs2				rs1				funct3		imm[4:0]	opcode					
SB	imm[12:0:5]				rs2				rs1				funct3		imm[4:1][1]	opcode					
U	imm[31:12]										rd				opcode						
UJ	imm[20:10][11:19:12]										rd				opcode						