# Design a 4-bit ALU

Group: 4 CSE460 Lab Section 9

### ATHAR NOOR MOHAMMAD RAFEE

DEPT: CSE ID: 20101396 Section: 9L

noor.mohammad.rafee@g.bracu.ac.bd

MD. SAKIB

DEPT: CSE

ID: 20301180

Section: 9L

md.sakib1@g.bracu.ac.bd

## A.S.M MAHABUB SIDDIQUI

DEPT: CSE ID: 20301040 Section: 9L

asm.mahabub.siddiqui@g.bracu.ac.bd

Ayon Das DEPT: CSE) ID: 20301099 Section: 9L ayon.das@g.bracu.ac.bd

## MOHAMMED INZAM UL AZAM

*DEPT: CSE ID:20101144*Section: 09L

mohammed.inzam.ul.azam@g.bracu.ac.bd

Abstract—This project presents the design and implementation of a 4-bit Arithmetic Logic Unit (ALU). The ALU performs arithmetic and logical operations on two 4-bit inputs and produces a 4-bit output. The design is implemented using Verilog hardware description language and simulated using timing function. The ALU supports basic arithmetic operations such as addition and subtraction, as well as logical operations such as ADD, NAND, and XNOR as per requirements of the project. Overall, this project demonstrates the design and implementation of a simple but functional sequential ALU using Verilog HDL.

Index Terms—ALU, Verilog, arithmetic, logic, simulation

## I. INTRODUCTION

This report presents the design and implementation of a 4-bit ALU using Verilog HDL and Quartus II software. The ALU was designed to perform various arithmetic and logical operations such as addition, subtraction, bitwise AND, bitwise OR, and bitwise XOR. The design consists of various modules such as the Adder, Subtractor, and logic gates which were generated based on the verilog code. In this report, we provide a detailed description of the design and implementation process, including the Verilog code for each module and the timing diagram for verification. We also discuss the challenges encountered during the design process and how they were overcome. Finally, we present the results of the hardware testing, demonstrating that the ALU is capable of performing the desired operations accurately and efficiently. The design of a 4-bit ALU is an essential component in digital circuit design, and it is a fundamental building block in many larger circuits and VLSI design.

# II. FINITE STATE MACHINE DESIGN AND IMPLEMENTATION

Finite State Machine (FSM) is a model for designing sequential logic circuits, where the circuit's behavior is determined by a finite number of states, inputs and outputs. In this case, the FSM is designed to implement four different

operations, namely RESET, XNOR, SUB, and ADD on two 4-bit inputs A and B. The way we coded the Verilog code represents the implementation of the FSM, which is designed to perform the above-mentioned arithmetic and logical operations on the given input values. The FSM has four states, which are encoded as 2-bit values, as follows:

- State 0 (2'b00): In this state, the circuit performs the selected operation on the first bit of the input values and transitions to the next state.
- State 1 (2'b01): In this state, the circuit performs the selected operation on the second bit of the input values and transitions to the next state.
- State 2 (2'b10): In this state, the circuit performs the selected operation on the third bit of the input values and transitions to the next state.
- State 3 (2'b11): In this state, the circuit performs the selected operation on the fourth and most significant bit of the input values and transitions back to the initial state.

Before transition, it also sets the values of zero flag, sign flag and carry flag.




Fig. 1. FSM Diagram

Things are checked and done slightly different based on the *opcode*. It can be observed from the above Fig 1 clearly. The four different operations are implemented using a case statement with opcode as the selector. Each operation case statement contains the logic required to perform the operation on the given input values, and update the output values of the circuit accordingly. For example, for the ADD operation, the code first calculates the sum of the LSBs of the input values, adds the carry value to it (initially 0), and assigns the sum and the carry value to the output register C. Then, it updates the zero flag, which is set to 1 if the output is 0, and transitions to the next state which we can see from Fig 1. The outputs of the circuit include C, which stores the result of the operation, carr, which is the carry bit generated during addition or subtraction, sign, which is the sign bit of the output value, and zero, which is set to 1 if the output is zero. Overall, the FSM implementation allows the circuit to perform different arithmetic and logical operations on the given input values, and update the output values based on the operation performed.

### III. VERIFICATION

After implementing the verilog code. We used the timing function to verify the working of the code. Below, we are attaching the screenshots from the timing diagram

| Master 1         | er Time Bar: 13.375 ns |       | Pointer:          | 51.76 ns Interval: | 38.39 ns | Start   | End                   |                       |  |  |
|------------------|------------------------|-------|-------------------|--------------------|----------|---------|-----------------------|-----------------------|--|--|
|                  | Name Valu              |       | Ops 20.0 ns       | 40.0 ns            | 60.0 ns  | 80.0 ns | 100 <sub>,</sub> 0 ns | 120 <sub>,</sub> 0 ns |  |  |
|                  |                        | 13.35 | 13.37518          |                    |          |         |                       |                       |  |  |
| <u>⊪</u> 1       | -A[3]                  | A     |                   |                    |          |         |                       |                       |  |  |
| <b>⊞</b> •2      | -A[2]                  | A     |                   |                    |          |         |                       |                       |  |  |
| <b>□</b> ▶3      | -A[1]                  | A     |                   |                    |          |         |                       |                       |  |  |
| <u>m</u> 4       | -A[0]                  | A     |                   |                    |          |         |                       |                       |  |  |
| <u>₽</u> 5       | ⊞ 8                    | A[1   | $\longrightarrow$ |                    | [15]     |         |                       |                       |  |  |
| ii≱6<br>ii≱7     | 8(3)<br>8(2)           | A     | $\overline{}$     |                    |          |         |                       |                       |  |  |
| ±8 €             | B[2]<br>B[1]           | Â     |                   |                    |          | _       |                       |                       |  |  |
| <u>m</u> ≥9      | 8(0)                   | Â     | $\overline{}$     | -                  |          |         | _                     |                       |  |  |
| <b>⊚</b> 10      | ⊞ C                    | AP    | N Y 22 Y          | ISI X              |          | [14]    |                       |                       |  |  |
| @11              | -ci3i                  | A     |                   |                    |          |         |                       |                       |  |  |
| €2 12            | -c[2]                  | A     |                   |                    |          |         |                       |                       |  |  |
| ⊕ 13             | -C[1]                  | A     |                   |                    |          |         |                       |                       |  |  |
| €9 14            | -c(0)                  | A     |                   |                    |          |         |                       |                       |  |  |
| ⊕ 15             | carr                   | A     |                   |                    |          |         |                       |                       |  |  |
| <u>⊪</u> 16      | ok                     | A     |                   |                    |          |         |                       |                       |  |  |
| £ 17             | ⊞ opcode               | AF    |                   |                    | [4]      |         |                       |                       |  |  |
| iii>18<br>iii>19 | e[2]<br>e[1]           | A     |                   |                    |          |         |                       |                       |  |  |

Fig. 2. Timing Daigram for ADD Operation

| Master T       | Time Bar: 13.375 ns |          | Pointer: 51.76 ns |                | 6 ns    | Interval: 38.39 ns |      |        | Sta  | Start |      | End |        |               |     |
|----------------|---------------------|----------|-------------------|----------------|---------|--------------------|------|--------|------|-------|------|-----|--------|---------------|-----|
|                | Name Value<br>13.35 |          | Ops               | 21<br>3.375 ns | ).0 ns  | 40                 | 0 ns | 60     | 0 ns | 80    | l0ns | 10  | 0,0 ns | 120,0         | ins |
|                | regine              | 13.38    | l '               | 3.375 ns       |         |                    |      |        |      |       |      |     |        |               |     |
| <u>⊪</u> 1     | -A[3]               | A        | -                 |                |         |                    |      |        |      |       |      |     |        |               |     |
| <b>⊞</b> •2    | -A[2]               | A        |                   |                |         |                    |      |        |      |       |      |     |        |               |     |
| <u>m</u> ≥3    | -A[1]               | A        |                   |                |         |                    |      |        |      |       |      |     |        |               |     |
| <u>∌4</u>      | -A(0)               | A        |                   |                |         |                    |      |        |      |       |      |     |        |               |     |
| ∰25<br>□26     | ⊞ 8                 | A[1<br>A | =                 | -              | _       |                    | -    |        | [15] |       |      | _   | _      | $\overline{}$ |     |
| ii≱6<br>ii≱7   | 8(3)<br>8(2)        | A        | ⊢                 | _              |         | _                  | -    |        |      |       | _    | -   | _      | $\perp$       |     |
| B-8            | B[2]<br>B[1]        | Â        | ⊢                 | -              | -       | _                  | _    |        |      |       | -    | -   | -      | -             |     |
| EP-9           | 8(0)                | Â        | ⊢                 | -              | _       | _                  | _    |        | _    |       | -    | -   | -      | _             |     |
| <b>₽</b> 10    | ⊞ C                 | AP       | 10                | -              | 21 X IE | -                  | _    |        |      |       | [14] | -   | -      | _             |     |
| @11            | H-qra               | A        | -                 | Τ~             |         | ~~                 | -    |        |      | _     | 1    | _   | _      |               |     |
| <b>∰</b> 12    | -c[2]               | A        |                   |                |         | _                  |      |        |      |       | _    | _   | _      |               |     |
| @13            | -011                | A        |                   |                | _       | _                  |      |        |      |       |      | _   | _      |               |     |
| @14            | L-c[0]              | A        |                   |                |         |                    |      |        |      |       |      |     |        |               |     |
| <b>@</b> 15    | CBIT                | A        | $\Box$            |                |         |                    |      |        |      |       |      |     |        |               |     |
| <u>⊪</u> 16    | dk                  | A        | $\vdash$          | ШΠ             |         | ட                  | ᇄ    | $\neg$ | ᇄ    |       | ╙    | ╙   | ╙      | ᅜ             | ╌   |
| <b>€</b> 17    | m opcode            | AF       | $\subseteq$       |                |         |                    |      |        | [4]  |       |      |     |        |               |     |
| <u>⊪</u> 18    | e[2]                | A        |                   |                |         |                    |      |        |      |       |      |     |        |               |     |
| ii>19<br>ii>20 | e[1]                | A        | ⊢                 | -              | _       |                    | -    |        |      |       | -    | -   | -      |               |     |

Fig. 3. Sub Operation does not work properly

**NAND** and **XNOR** operation are pretty much straight forward. All we had to do is put the equation in the verilog and then the operation performed as expected. Below timing diagram, those operations are attached.




Fig. 4. Timing Daigram for NAND Operation




Fig. 5. Timing Daigram for XNOR Operation

### IV. CONCLUSION

In conclusion, we have successfully designed and implemented a 4-bit ALU using finite state machines and *Verilog HDL*. We started by defining the project requirements and selecting the appropriate operations to be implemented. Then, we designed the FSM with four states and carefully defined the transitions and outputs for each state. We also implemented the FSM using Verilog HDL and simulated the design using timing diagram to verify its functionality. The simulation results show that our design works correctly for all the selected operations and input combinations. Finally, this project not only provided hands-on experience with Verilog HDL programming and digital circuit design, but also reinforced the importance of a systematic approach to problem-solving and the importance of utilizing efficient design strategies.

### APPENDIX

## A. Verilog HDL Code

```
5 reg [1:0] state = 0;
                                                       55
6 always @ (posedge clk) begin
                                                       56
      case (state)
                                                                       endcase
          2'b00: begin
                                                                       state <= 2'b10;
                                                       58
9
               case (opcode)
                                                       59
                                                                  end
                    3'b000: begin
                                                                  2'b10: begin
10
                                                       60
                        C <= 4'b0000; //RESET</pre>
                                                                       case (opcode)
                                                       61
                            operation
                                                                           3'b001: begin //XNOR
                        carr <= 1'b0;
                                                                               operation on next bit
                        sign <= 1'b0;
                                                                                C[2] \leftarrow (A[2] \cap B[2]);
                                                       63
                                                                                zero <= zero & (C[2] ==
                        zero <= 1'b1;
14
                                                       64
                                                                                    1'b0);
15
                    3'b001: begin //XNOR
                                                                           end
                                                       65
                                                                           3'b010: begin //SUB
                        operation on LSBs
                                                       66
                        C[0] \leftarrow (A[0] \cap B[0]);
                                                                               operation on next bit
                        zero <= C[0] == 1'b0;
                                                                                \{carr, C[2]\} \le B[2] - A
18
                    end
                                                                                    [2] - carr;
                                                                                zero <= zero & (C[2] ==
                    3'b010: begin //SUB
                        operation on LSBs
                                                                                    1'b0);
                        \{carr, C[0]\} \le B[0] - A
                                                                           end
                            [0];
                                                                           3'b011: begin //NAND
                        zero <= C[0] == 1'b0;
                                                                               operation on next bit
                                                                                C[2] \leftarrow (A[2] \& B[2]);
                   end
                    3'b011: begin //NAND
                                                                                zero <= zero & (C[2] ==
24
                        operation on LSBs
                                                                                    1'b0);
                        C[0] \leftarrow (A[0] \& B[0]);
                                                                           end
                        zero <= C[0] == 1'b0;
                                                                           3'b100: begin //ADD
                                                       74
                    end
                                                                               operation on next bit
                                                                                \{carr, C[2]\} \le A[2] + B
                    3'b100: begin //ADD
28
                        operation on LSBs
                                                                                    [2] + carr;
                        \{carr, C[0]\} \le A[0] + B
                                                                                zero <= zero & (C[2] ==
29
                            [0];
                                                                                    1'b0);
                        zero <= C[0] == 1'b0;
                                                                           end
                                                       77
30
31
                    end
                                                       78
                                                       79
                                                                       endcase
                                                                       state <= 2'b11;
                                                       80
               endcase
                                                                  end
34
                                                       81
               state <= 2'b01;
                                                                  2'b11: begin
                                                       82
35
                                                                       case (opcode)
           end
           2'b01: begin
                                                       84
                                                                           3'b001: begin //XNOR
37
                                                                               operation on MSBs
               case (opcode)
38
                                                                                C[3] \leftarrow (A[3] \cap B[3]);
                    3'b001: begin //XNOR
39
                                                       85
                        operation on next bit
                                                                                sign <= C[3];
                                                       86
                        C[1] \leftarrow (A[1] \cap B[1]);
                                                                                zero <= C == 4'b0000;
                                                       87
                        zero <= zero & (C[1] ==
                                                                           end
41
                                                       88
                            1'b0);
                                                                           3'b010: begin //SUB
                                                       89
42
                    end
                    3'b010: begin //SUB
                                                                             \{carr, C[3]\} \leftarrow B[3] - A[3]
                        operation on next bit
                                                                                 - carr;
                        \{carr, C[1]\} \le B[1] - A
                                                                            sign \ll C[3];
44
                                                       91
                            [1] - carr;
                                                                            zero <= C == 4'b0000;
                                                       92
                        zero <= zero & (C[1] ==
                                                                               if (B[3] < A[3]) begin //
                            1'b0);
                                                                                   if result is negative,
                                                                                    take two's complement
                    end
46
                    3'b011: begin //NAND
                                                                                    of result
47
                                                                                   C \le ^{\circ}C + 4'b0001;
                        operation on next bit
                        C[1] \leftarrow (A[1] \& B[1]);
                                                                                   sign \ll C[3];
                                                                              end
49
                        zero <= zero & (C[1] ==
                                                       96
                            1'b0);
                                                                           end
                                                       97
                    end
                                                                           3'b011: begin //NAND
50
                                                       98
                    3'b100: begin //ADD
                                                                               operation on MSBs
                                                                                                  C[3] <=
                        operation on next bit
                                                                                                       ~ (A
                        \{carr, C[1]\} \le A[1] + B
52
                            [1] + carr;
                                                                                                      [3] &
                        zero <= zero & (C[1] ==
                                                                                                       В
53
                            1'b0);
                                                                                                       [3]);
                                                                                sign \leftarrow C[3];
54
                    end
                                                       100
```

```
zero <= C == 4'b0000;
101
                    end
102
                    3'b100: begin //ADD
103
                        operation on MSBs
                        \{carr, C[3]\} \le A[3] + B
104
                            [3] + carr;
                        sign <= C[3];
105
                         zero <= C == 4'b0000;
106
                    end
108
               endcase
109
               state <= 2'b00;
110
           end
      endcase
112
113 end
114 endmodule
```

Listing 1. Verilog code for 4-bit ALU