Design a 4-bit ALU

Group: 4 CSE460 Lab Section 9

ATHAR NOOR MOHAMMAD RAFEE

DEPT: CSE ID: 20101396 Section: 9L

noor.mohammad.rafee@g.bracu.ac.bd

MD. SAKIB
DEPT: CSE
ID: 20301180
Section: 9L

md.sakib1@g.bracu.ac.bd

A.S.M MAHABUB SIDDIQUI

DEPT: CSE ID: 20301040 Section: 9L

asm.mahabub.siddiqui@g.bracu.ac.bd

Ayon Das DEPT: CSE ID: 20301099 Section: 9L ayon.das@g.bracu.ac.bd

MOHAMMED INZAM UL AZAM

*DEPT: CSE ID:20101144*Section: 09L

mohammed.inzam.ul.azam@g.bracu.ac.bd

Abstract—This project presents the design and implementation of a 4-bit Arithmetic Logic Unit (ALU). The ALU performs arithmetic and logical operations on two 4-bit inputs and produces a 4-bit output. The design is implemented using Verilog hardware description language and simulated using timing function. The ALU supports basic arithmetic operations such as ADD and SUB, as well as logical operations such as NAND, and XNOR as per requirements of the project. Overall, this project demonstrates the design and implementation of a simple but functional sequential ALU using Verilog HDL.

Index Terms—ALU, Verilog HDL, opcode, timing diagram, SUB, XNOR, NAND, ADD, RESET

I. INTRODUCTION

This report presents the design and implementation of a 4-bit ALU using Verilog HDL and Quartus II software. The ALU was designed to perform various arithmetic and logical operations such as ADDITION, SUBTRACTION, bitwise AND, bitwise NAND, and bitwise XNOR. The design consists of various modules such as the Adder, Subtractor, and logic gates which were generated based on the verilog code. In this report, we provide a detailed description of the design and implementation process, including the Verilog code for each module and the timing diagram for verification. We also discuss the challenges encountered during the design process and how they were overcome. Finally, we present the results of the hardware testing, demonstrating that the ALU is capable of performing the desired operations accurately and efficiently. The design of a 4-bit ALU is an essential component in digital circuit design, and it is a fundamental building block in many larger circuits and VLSI design.

II. FINITE STATE MACHINE DESIGN AND IMPLEMENTATION

Finite State Machine (FSM) is a model for designing sequential logic circuits, where the circuit's behavior is determined by a finite number of states, inputs and outputs. In this case, the FSM is designed to implement *five* different

operations, namely RESET, XNOR, NAND, SUB, and ADD on two 4-bit inputs A and B. The way we coded the Verilog code represents the implementation of the FSM, which is designed to perform the above-mentioned arithmetic and logical operations on the given input values. From an high level perspective, The **FSM** has Four states, which are encoded as 2-bit values, as follows:




Fig. 1. FSM Diagram

- State 0 (2'b00): In this state, the circuit performs the selected operation on the first bit of the input values and transitions to the next state.
- State 1 (2'b01): In this state, the circuit performs the selected operation on the second bit of the input values and transitions to the next state.
- State 2 (2'b10): In this state, the circuit performs the selected operation on the third bit of the input values and transitions to the next state.
- State 3 (2'b11): In this state, the circuit performs the selected operation on the fourth and most significant bit

of the input values and transitions back to the initial state.

Before transition, it also sets the values of zero flag, sign flag and carry flag.

Things are checked and done slightly different based on the *opcode*. It can be observed from the above Fig 1 clearly. The four different operations are implemented using a case statement with opcode as the selector. Each operation case statement contains the logic required to perform the operation on the given input values, and update the output values of the circuit accordingly. For example, for the ADD operation, the code first calculates the SUM of the LSBs of the input values, adds the carry value to it (initially 0), and assigns the SUM and the carry value to the output register C. Then, it updates the zero flag, which is set to 1 if the output is 0, and transitions to the next state which is IDLE state that we can see from Figure 1. The outputs of the circuit include C, which stores the result of the operation, carr, which is the carry bit generated during addition or subtraction, sign, which is the sign bit of the output value, and zero, which is set to 1 if the output is 0000. Overall, the FSM implementation allows the circuit to perform different arithmetic and logical operations on the given input values, and update the output values based on the operation performed.

III. VERIFICATION

After implementing the verilog code. We used the timing function to verify the working of the code. Below, we are attaching the screenshots from the timing diagram

A. ADD Operation:

Below figure 2 shows the **ADD** operation between two binary A = 1111 and B = 1111 numbers where the result is stored in register C sequentially in each clock cycles.




Fig. 2. Timing Daigram for ADD Operation

B. SUB Operation

Below figure 3 shows the **SUB** operation between two binary A = 0111 and B = 0111 where the output C = 0000. As we are working with signed number, the numbers are represented as **2s complement**.




Fig. 3. Timing Diagram for Sub Operation

NAND and **XNOR** operation are pretty much straight forward. All we had to do is put the equation in the verilog and then the operation performed as expected. Below timing diagram, those operations are attached.

C. NAND Operation




Fig. 4. Timing Daigram for NAND Operation

D. XNOR Operation




Fig. 5. Timing Daigram for XNOR Operation

E. Multiple Operation With Reset

The below attached Figure 6 shows multiple Operations with **SET** and **RESET** functionality. At first the **ADD** operation is performed between binary number 0001 and 0111. After that, the **opcode** is changed to RESET which is 000 during time 50ns to 60ns. Next the **opcode** was changed to 010 and performed **SUB** operation during the next **8** clock cycles or two **BUS** cycles. After that the mandatory **RESET**

and then **NAND** operation for another 4 cycles as the *opcode* was changed to 011.

24

2.5

26

28

29

30

32

33 34

35

38

40

41

43

44

45

47

48

50

52




Fig. 6. Timing Daigram with reset

IV. CONCLUSION

In conclusion, we have successfully designed and implemented a 4-bit ALU using finite state machines and *Verilog HDL*. We started by defining the project requirements and selecting the appropriate operations to be implemented. Then, we designed the FSM with four states and carefully defined the transitions and outputs for each state. We also implemented the FSM using Verilog HDL and simulated the design using timing diagram to verify its functionality. The simulation results show that our design works correctly for all the selected operations and input combinations. Finally, this project not only provided hands-on experience with Verilog HDL programming and digital circuit design, but also reinforced the importance of a systematic approach to problem-solving and the importance of utilizing efficient design strategies.

APPENDIX

A. Verilog HDL Code

```
nmodule project(input clk, input [3:0] A,
                                                      54
      input [3:0] B,
                                                      55
  input [2:0] opcode, output reg [3:0] C,
    output reg carr, output reg sign, output
        reg zero);
                                                      57
4 // Will be using state to indicate state of
                                                      58
     the machine.
                                                      59
5 req [1:0] state = 0;
6 // Negative numbers will be represented in 2
                                                      60
      s complement.
                                                      61
reg signed [3:0] sub_result;
8 reg signed [3:0] sub_a;
9 reg signed [3:0] sub_b;
10 always @ (posedge clk) begin
      case (state)
11
                                                      64
          2'b00: begin
               case (opcode)
                   3'b000: begin
14
                       C <= 4'b0000; //RESET
                                                      66
                            operation
                                                      67
                        carr <= 1'b0;
16
                        sign <= 1'b0;
                                                      69
                        zero <= 1'b1;
18
                                                      70
                   end
19
                                                      71
                   3'b001: begin //XNOR
                                                      72
20
                       operation on LSBs
                       C[0] \leftarrow (A[0] \cap B[0]);
21
```

```
zero <= C[0] == 1'b0;
        end
         3'b010: begin //SUB
             operation on LSBs
             sub_a <= A;
             sub_b <= B;
             sub_result <= sub_b -
                 sub_a;
             C[0] <= sub_result[0];</pre>
             zero <= C[0] == 1'b0;
       end
         3'b011: begin //NAND
             operation on LSBs
             C[0] <= ^{\sim} (A[0] \& B[0]);
             zero <= C[0] == 1'b0;
         3'b100: begin //ADD
             operation on LSBs
             \{carr, C[0]\} <= A[0] + B
                 [0];
             zero <= C[0] == 1'b0;
         end
    endcase
    if (opcode != 3'b000) begin
        state <= 2'b01;
    end
end
2'b01: begin
    case (opcode)
        3'b001: begin //XNOR
             operation on next bit
             C[1] \leftarrow (A[1] ^ B[1]);
             zero <= zero & (C[1] ==
                 1'b0);
        end
         3'b010: begin //SUB
             operation on next bit
             sub_a <= A;
             sub_b <= B;
             sub_result <= sub_b -
                 sub_a;
             C[1] <= sub_result[1];</pre>
             zero <= C[1] == 1'b0;
        end
         3'b011: begin //NAND
             operation on next bit
             C[1] \leftarrow (A[1] \& B[1]);
             zero <= zero & (C[1] ==
                 1'b0);
         3'b100: begin //ADD
             operation on next bit
             \{carr, C[1]\} \le A[1] + B
                 [1] + carr;
             zero <= zero & (C[1] ==
                 1'b0);
         end
    endcase
    state <= 2'b10;
end
2'b10: begin
    case (opcode)
```

```
3'b001: begin //XNOR
                                                       126 end
                        operation on next bit
                                                       127 endmodule
                         C[2] \leftarrow (A[2] \cap B[2]);
                                                                     Listing 1. Verilog code for 4-bit ALU
                         zero <= zero & (C[2] ==
                             1'b0);
                    end
                    3'b010: begin //SUB
78
                         operation on next bit
                         sub_a <= A;
                         sub_b <= B;
80
                         sub_result <= sub_b -
81
                             sub_a;
                         C[2] <= sub_result[2];</pre>
82
                         zero <= C[2] == 1'b0;
83
                    end
84
                    3'b011: begin //NAND
85
                         operation on next bit
                         C[2] \leftarrow (A[2] \& B[2]);
                         zero <= zero & (C[2] ==
                             1'b0);
                    end
                    3'b100: begin //ADD
                        operation on next bit
                         \{carr, C[2]\} \le A[2] + B
90
                             [2] + carr;
                         zero <= zero & (C[2] ==
                             1'b0);
                    end
92
93
                endcase
                state <= 2'b11;
95
           end
           2'b11: begin
97
                case (opcode)
                    3'b001: begin //XNOR
                        operation on MSBs
                         C[3] \leftarrow (A[3] \cap B[3]);
100
                         sign <= C[3];
101
                         zero <= C == 4'b0000;
102
103
                    end
                    3'b010: begin //SUB
104
                        operation on MSBs
                         sub_a <= A;
105
                         sub_b <= B;
                         {carr, sub_result} <=
107
                             sub_b - sub_a;
                         C[3] <= sub_result[3];</pre>
108
                         zero <= C == 4'b0000;
110
                    end
                    3'b011: begin //NAND
                         operation on MSBs
                         C[3] \leftarrow (A[3] \& B[3]);
                         sign <= C[3];
                         zero <= C == 4'b0000;
                    end
                    3'b100: begin //ADD
116
                         operation on MSBs
                         \{carr, C[3]\} \le A[3] + B
                             [3] + carr;
                         sign <= C[3];
                         zero <= C == 4'b0000;
119
120
                    end
                endcase
                state <= 2'b00;
123
           end
      endcase
125
```