Design a 4-bit ALU

Group: 4 CSE460 Lab Section 9

ATHAR NOOR MOHAMMAD RAFEE

DEPT: CSE ID: 20101396 Section: 9L

noor.mohammad.rafee@g.bracu.ac.bd

A.S.M MAHABUB SIDDIQUI

DEPT: CSE ID: 20301040 Section: 9L

asm.mahabub.siddiqui@g.bracu.ac.bd

Ayon Das DEPT: CSE) ID: 20301099 Section: 9L ayon.das@g.bracu.ac.bd

MOHAMMED INZAM UL AZAM

DEPT: CSE ID:20101144 Section: 09L

email address or ORCID

MD. SAKIB

DEPT: CSE

ID: 20301180

Section: 9L

md.sakib1@g.bracu.ac.bd

Abstract—This project presents the design and implementation of a 4-bit Arithmetic Logic Unit (ALU). The ALU performs arithmetic and logical operations on two 4-bit inputs and produces a 4-bit output. The design is implemented using Verilog hardware description language and simulated using timing function. The ALU supports basic arithmetic operations such as addition and subtraction, as well as logical operations such as ADD, NAND, and XNOR as per requirements of the project. Overall, this project demonstrates the design and implementation of a simple

Index Terms—ALU, Verilog, arithmetic, logic, simulation

but functional sequential ALU using Verilog HDL.

I. INTRODUCTION

This report presents the design and implementation of a 4-bit ALU using Verilog HDL and Quartus II software. The ALU was designed to perform various arithmetic and logical operations such as addition, subtraction, bitwise AND, bitwise OR, and bitwise XOR. The design consists of various modules such as the Adder, Subtractor, and logic gates which were generated based on the verilog code. In this report, we provide a detailed description of the design and implementation process, including the Verilog code for each module and the timing diagram for verification. We also discuss the challenges encountered during the design process and how they were overcome. Finally, we present the results of the hardware testing, demonstrating that the ALU is capable of performing the desired operations accurately and efficiently. The design of a 4-bit ALU is an essential component in digital circuit design, and it is a fundamental building block in many larger circuits and VLSI design.

II. FINITE STATE MACHINE DESIGN AND IMPLEMENTATION

Finite State Machine (FSM) is a model for designing sequential logic circuits, where the circuit's behavior is determined by a finite number of states, inputs and outputs. In this case, the FSM is designed to implement four different

operations, namely RESET, XNOR, SUB, and ADD on two 4-bit inputs A and B. The way we coded the Verilog code represents the implementation of the FSM, which is designed to perform the above-mentioned arithmetic and logical operations on the given input values. The FSM has four states, which are encoded as 2-bit values, as follows:

- State 0 (2'b00): In this state, the circuit performs the selected operation on the first bit of the input values and transitions to the next state.
- State 1 (2'b01): In this state, the circuit performs the selected operation on the second bit of the input values and transitions to the next state.
- State 2 (2'b10): In this state, the circuit performs the selected operation on the third bit of the input values and transitions to the next state.
- State 3 (2'b11): In this state, the circuit performs the selected operation on the fourth and most significant bit of the input values and transitions back to the initial state.

Before transition, it also sets the values of zero flag, sign flag and carry flag.




Fig. 1. Smaller FSM Diagram

Things are checked and done slightly different based on the opcode. It can be observed from the above Fig 1 clearly. The four different operations are implemented using a case statement with opcode as the selector. Each operation case statement contains the logic required to perform the operation on the given input values, and update the output values of the circuit accordingly. For example, for the ADD operation, the code first calculates the sum of the LSBs of the input values, adds the carry value to it (initially 0), and assigns the sum and the carry value to the output register C. Then, it updates the zero flag, which is set to 1 if the output is 0, and transitions to the next state. The outputs of the circuit include C, which stores the result of the operation, carr, which is the carry bit generated during addition or subtraction, sign, which is the sign bit of the output value, and zero, which is set to 1 if the output is zero. Overall, the FSM implementation allows the circuit to perform different arithmetic and logical operations on the given input values, and update the output values based on the operation performed.

III. VERIFICATION

After implementing the verilog code. We used the timing function to verify the working of the code. Below, we are attaching the screenshots from the timing diagram

A. ADD Operation

information for the ADD operation and screenshots from quartus altera's timing diagram.

B. SUB Operation

information for the SUB operation and screenshots from quartus altera's timing diagram.

C. NAND Operation

information for the NAND operation and screenshots from quartus altera's timing diagram.

D. XNOR Operation

information for the XNOR operation and screenshots from quartus altera's timing diagram.

E. Full working with reset operation

information for the all operation with reset functionality and screenshots from quartus altera's timing diagram.

IV. CONCLUSION

In conclusion, we have successfully designed and implemented a 4-bit ALU using finite state machines and *Verilog HDL*. We started by defining the project requirements and selecting the appropriate operations to be implemented. Then, we designed the FSM with four states and carefully defined the transitions and outputs for each state. We also implemented the FSM using Verilog HDL and simulated the design using timing diagram to verify its functionality. The simulation results show that our design works correctly for all the selected operations and input combinations. Finally, this project not only provided hands-on experience with Verilog HDL programming and

digital circuit design, but also reinforced the importance of a systematic approach to problem-solving and the importance of utilizing efficient design strategies.

APPENDIX

A. Verilog HDL Code

```
nmodule project(input clk, input [3:0] A,
      input [3:0] B,
  input [2:0] opcode, output reg [3:0] C,
   output reg carr, output reg sign, output
        req zero);
_{4} // Will be using state to indicate state of
     the machine.
5 reg [1:0] state = 0;
6 always @ (posedge clk) begin
      case (state)
          2'b00: begin
               case (opcode)
                   3'b000: begin
10
                        C <= 4'b0000; //RESET
11
                        carr <= 1'b0;
                        sign <= 1'b0;
                        zero <= 1'b1;
14
                    end
                    3'b001: begin //XNOR
16
                        C[0] \leftarrow (A[0] \cap B[0]);
                        zero <= C[0] == 1'b0;
18
                   end
19
                   3'b010: begin //SUB
2.0
                        operation on LSBs
                        \{carr, C[0]\} \le B[0] - A
                            [0];
                        zero <= C[0] == 1'b0;
                  end
                   3'b011: begin //NAND
24
                        operation on LSBs
                        C[0] \leftarrow (A[0] \& B[0]);
25
                        zero <= C[0] == 1'b0;
26
                    end
28
                    3'b100: begin //ADD
                        operation on LSBs
                        \{carr, C[0]\} \le A[0] + B
                            [0];
                        zero <= C[0] == 1'b0;
30
                    end
31
32
               endcase
34
35
               state <= 2'b01;
36
          end
          2'b01: begin
37
               case (opcode)
38
                   3'b001: begin //XNOR
39
                        operation on next bit
                        C[1] \leftarrow (A[1] \cap B[1]);
                        zero <= zero & (C[1] ==
41
                            1'b0);
                    end
                    3'b010: begin //SUB
                        operation on next bit
                        \{carr, C[1]\} \le B[1] - A
44
                            [1] - carr;
                        zero <= zero & (C[1] ==
                            1'b0);
```

```
end
                                                                                    take two's complement
46
                    3'b011: begin //NAND
                                                                                   of result
47
                                                                                   C <= ~C + 4'b0001;
                        operation on next bit
                        C[1] \leftarrow (A[1] \& B[1]);
                                                                                   sign \ll C[3];
                                                                              end
49
                        zero <= zero & (C[1] ==
                            1'b0);
                                                                           end
                                                       97
                    end
                                                                           3'b011: begin //NAND
                                                       98
50
51
                    3'b100: begin //ADD
                                                                               operation on MSBs
                                                                                                 C[3] <=
                        operation on next bit
                        \{carr, C[1]\} \le A[1] + B
                                                                                                      ~ (A
52
                            [1] + carr;
                                                                                                      [3] &
                        zero <= zero & (C[1] ==
                                                                                                       В
                            1'b0);
                                                                                                      [3]);
                                                                               sign <= C[3];
54
                    end
                                                      100
                                                                               zero <= C == 4'b0000;
55
                                                      101
                                                                           end
56
                                                      102
57
               endcase
                                                      103
                                                                           3'b100: begin //ADD
               state <= 2'b10;
                                                                               operation on MSBs
          end
                                                                                \{carr, C[3]\} \le A[3] + B
59
                                                      104
           2'b10: begin
                                                                                   [3] + carr;
60
               case (opcode)
                                                                                sign <= C[3];
                    3'b001: begin //XNOR
                                                                                zero <= C == 4'b0000;
                        operation on next bit
                                                      107
                                                                           end
                        C[2] \leftarrow (A[2] \cap B[2]);
63
                                                      108
                        zero <= zero & (C[2] ==
                                                                      endcase
                                                      109
64
                                                                      state <= 2'b00;
                            1'b0);
                                                      110
                    end
                                                                  end
                    3'b010: begin //SUB
                                                             endcase
                        operation on next bit
                                                      113 end
                        \{carr, C[2]\} \le B[2] - A
                                                      114 endmodule
                            [2] - carr;
                                                                    Listing 1. Verilog code for 4-bit ALU
                        zero <= zero & (C[2] ==
68
                            1'b0);
                    end
69
                    3'b011: begin //NAND
                        operation on next bit
                        C[2] <= ^{(A[2] \& B[2])};
                        zero <= zero & (C[2] ==
                            1'b0);
                    end
                    3'b100: begin //ADD
74
                        operation on next bit
                        \{carr, C[2]\} \le A[2] + B
75
                            [2] + carr;
                        zero <= zero & (C[2] ==
                            1'b0);
                    end
79
               endcase
               state <= 2'b11;
80
          end
81
           2'b11: begin
               case (opcode)
                    3'b001: begin //XNOR
84
                        operation on MSBs
                        C[3] \leftarrow (A[3] ^ B[3]);
                        sign <= C[3];
                        zero <= C == 4'b0000;
87
                    end
88
                    3'b010: begin //SUB
89
                        operation on MSBs
                     \{carr, C[3]\} \leftarrow B[3] - A[3]
                         - carr;
                     sign \ll C[3];
91
                     zero <= C == 4'b0000;
92
93
                       if (B[3] < A[3]) begin //
                           if result is negative,
```