

Design a 4-bit ALU

Group: 4 CSE460 Lab Section 9

ATHAR NOOR MOHAMMAD RAFEE

DEPT: CSE

ID: 20101396

Section: 9L

noor.mohammad.rafee@g.bracu.ac.bd

A.S.M MAHABUB SIDDIQUI

DEPT: CSE

ID: 20301040

Section: 9L

asm.mahabub.siddiqui@g.bracu.ac.bd

Ayon Das

DEPT: CSE)

ID: 20301099

Section: 9L

ayon.das@g.bracu.ac.bd

MD. SAKIB

DEPT: CSE

ID: 20301180

Section: 9L

md.sakib1@g.bracu.ac.bd

MOHAMMED INZAM UL AZAM

DEPT: CSE

ID:20101144

Section: 09L

email address or ORCID

Abstract—This project presents the design and implementation of a 4-bit Arithmetic Logic Unit (ALU). The ALU performs arithmetic and logical operations on two 4-bit inputs and produces a 4-bit output. The design is implemented using Verilog hardware description language and simulated using timing function. The ALU supports basic arithmetic operations such as addition and subtraction, as well as logical operations such as ADD, NAND, and XNOR as per requirements of the project. Overall, this project demonstrates the design and implementation of a simple but functional sequential ALU using Verilog HDL.

Index Terms—ALU, Verilog, arithmetic, logic, simulation

I. INTRODUCTION

This report presents the design and implementation of a 4-bit ALU using Verilog HDL and Quartus II software. The ALU was designed to perform various arithmetic and logical operations such as addition, subtraction, bitwise AND, bitwise OR, and bitwise XOR. The design consists of various modules such as the Adder, Subtractor, and logic gates which were generated based on the verilog code. In this report, we provide a detailed description of the design and implementation process, including the Verilog code for each module and the timing diagram for verification. We also discuss the challenges encountered during the design process and how they were overcome. Finally, we present the results of the hardware testing, demonstrating that the ALU is capable of performing the desired operations accurately and efficiently. The design of a 4-bit ALU is an essential component in digital circuit design, and it is a fundamental building block in many larger circuits and VLSI design.

II. FINITE STATE MACHINE DESIGN AND IMPLEMENTATION

Finite State Machine (FSM) is a model for designing sequential logic circuits, where the circuit's behavior is determined by a finite number of states, inputs and outputs. In this case, the FSM is designed to implement four different

operations, namely RESET, XNOR, SUB, and ADD on two 4-bit inputs A and B. The way we coded the Verilog code represents the implementation of the FSM, which is designed to perform the above-mentioned arithmetic and logical operations on the given input values. The FSM has four states, which are encoded as 2-bit values, as follows:

- State 0 (2'b00): In this state, the circuit performs the selected operation on the first bit of the input values and transitions to the next state.
- State 1 (2'b01): In this state, the circuit performs the selected operation on the second bit of the input values and transitions to the next state.
- State 2 (2'b10): In this state, the circuit performs the selected operation on the third bit of the input values and transitions to the next state.
- State 3 (2'b11): In this state, the circuit performs the selected operation on the fourth and most significant bit of the input values and transitions back to the initial state.

Before transition, it also sets the values of *zero flag*, *sign flag* and *carry flag*.




Fig. 1. Smaller FSM Diagram

Things are checked and done slightly different based on the *opcode*. It can be observed from the above Fig 1 clearly. The four different operations are implemented using a case statement with *opcode* as the selector. Each operation case statement contains the logic required to perform the operation on the given input values, and update the output values of the circuit accordingly. For example, for the ADD operation, the code first calculates the sum of the LSBs of the input values, adds the carry value to it (initially 0), and assigns the sum and the carry value to the output register C. Then, it updates the zero flag, which is set to 1 if the output is 0, and transitions to the next state. The outputs of the circuit include C, which stores the result of the operation, carr, which is the carry bit generated during addition or subtraction, sign, which is the sign bit of the output value, and zero, which is set to 1 if the output is zero. Overall, the FSM implementation allows the circuit to perform different arithmetic and logical operations on the given input values, and update the output values based on the operation performed.

III. VERIFICATION

After implementing the verilog code. We used the timing function to verify the working of the code. Below, we are attaching the screenshots from the timing diagram

A. ADD Operation

information for the ADD operation and screenshots from quartus altera's timing diagram.

B. SUB Operation

information for the SUB operation and screenshots from quartus altera's timing diagram.

C. NAND Operation

information for the NAND operation and screenshots from quartus altera's timing diagram.

D. XNOR Operation

information for the XNOR operation and screenshots from quartus altera's timing diagram.

E. Full working with reset operation

information for the all operation with reset functionality and screenshots from quartus altera's timing diagram.

IV. CONCLUSION

In conclusion, we have successfully designed and implemented a 4-bit ALU using finite state machines and *Verilog HDL*. We started by defining the project requirements and selecting the appropriate operations to be implemented. Then, we designed the FSM with four states and carefully defined the transitions and outputs for each state. We also implemented the FSM using Verilog HDL and simulated the design using timing diagram to verify its functionality. The simulation results show that our design works correctly for all the selected operations and input combinations. Finally, this project not only provided hands-on experience with Verilog HDL programming and

digital circuit design, but also reinforced the importance of a systematic approach to problem-solving and the importance of utilizing efficient design strategies.

APPENDIX

A. Verilog HDL Code

```
1 module project(input clk, input [3:0] A,
   input [3:0] B,
2 input [2:0] opcode, output reg [3:0] C,
3 output reg carr, output reg sign, output
   reg zero);
4 // Will be using state to indicate state of
   the machine.
5 reg [1:0] state = 0;
6 always @ (posedge clk) begin
7     case (state)
8         2'b00: begin
9             case (opcode)
10                3'b000: begin
11                    C <= 4'b0000; //RESET
12                    operation
13                    carr <= 1'b0;
14                    sign <= 1'b0;
15                    zero <= 1'b1;
16                end
17                3'b001: begin //XNOR
18                    operation on LSBs
19                    C[0] <= ~(A[0] ^ B[0]);
20                    zero <= C[0] == 1'b0;
21                end
22                3'b010: begin //SUB
23                    operation on LSBs
24                    {carr, C[0]} <= B[0] - A
25                        [0];
26                    zero <= C[0] == 1'b0;
27                end
28                3'b011: begin //NAND
29                    operation on LSBs
30                    C[0] <= ~(A[0] & B[0]);
31                    zero <= C[0] == 1'b0;
32                end
33                3'b100: begin //ADD
34                    operation on LSBs
35                    {carr, C[0]} <= A[0] + B
36                        [0];
37                    zero <= C[0] == 1'b0;
38                end
39            endcase
40            state <= 2'b01;
41        end
42        2'b01: begin
43            case (opcode)
44                3'b001: begin //XNOR
45                    operation on next bit
46                    C[1] <= ~(A[1] ^ B[1]);
47                    zero <= zero & (C[1] ==
48                        1'b0);
49                end
50                3'b010: begin //SUB
51                    operation on next bit
52                    {carr, C[1]} <= B[1] - A
53                        [1] - carr;
54                    zero <= zero & (C[1] ==
55                        1'b0);
```

<pre> 46 end 47 3'b011: begin //NAND 48 operation on next bit 49 C[1] <= ~(A[1] & B[1]); 50 zero <= zero & (C[1] == 51 1'b0); 52 end 53 3'b100: begin //ADD 54 operation on next bit 55 {carr, C[1]} <= A[1] + B 56 [1] + carr; 57 zero <= zero & (C[1] == 58 1'b0); 59 end 60 endcase 61 state <= 2'b10; 62 end 63 2'b10: begin 64 case (opcode) 65 3'b001: begin //XNOR 66 operation on next bit 67 C[2] <= ~(A[2] ^ B[2]); 68 zero <= zero & (C[2] == 69 1'b0); 70 end 71 3'b010: begin //SUB 72 operation on next bit 73 {carr, C[2]} <= B[2] - A 74 [2] - carr; 75 zero <= zero & (C[2] == 76 1'b0); 77 end 78 3'b011: begin //NAND 79 operation on next bit 80 C[2] <= ~(A[2] & B[2]); 81 zero <= zero & (C[2] == 82 1'b0); 83 end 84 3'b100: begin //ADD 85 operation on next bit 86 {carr, C[2]} <= A[2] + B 87 [2] + carr; 88 zero <= zero & (C[2] == 89 1'b0); 90 end 91 endcase 92 state <= 2'b11; 93 end 94 2'b11: begin 95 case (opcode) 96 3'b001: begin //XNOR 97 operation on MSBs 98 C[3] <= ~(A[3] ^ B[3]); 99 sign <= C[3]; 100 zero <= C == 4'b0000; 101 end 102 3'b010: begin //SUB 103 operation on MSBs 104 {carr, C[3]} <= B[3] - A 105 [3] - carr; 106 sign <= C[3]; 107 zero <= C == 4'b0000; 108 end 109 3'b011: begin //NAND 110 operation on MSBs 111 C[3] <= ~(A 112 [3] & 113 B 114 [3]); 115 sign <= C[3]; 116 zero <= C == 4'b0000; 117 end 118 endcase 119 state <= 2'b00; 120 end 121 endmodule </pre>	<pre> 94 take two's complement 95 of result 96 C <= ~C + 4'b0001; 97 sign <= C[3]; 98 end 99 3'b011: begin //NAND 100 operation on MSBs 101 C[3] <= 102 ~(A 103 [3] & 104 B 105 [3]); 106 sign <= C[3]; 107 zero <= C == 4'b0000; 108 end 109 3'b100: begin //ADD 110 operation on MSBs 111 {carr, C[3]} <= A[3] + B 112 [3] + carr; 113 sign <= C[3]; 114 zero <= C == 4'b0000; 115 end 116 endcase 117 state <= 2'b00; 118 end 119 endmodule </pre>
---	--

Listing 1. Verilog code for 4-bit ALU