


CSI32T6: Processor Architectures

- Two single-sheet handouts (H1 and H2) today



T6 overview

- Building a CPU containing
 - Arithmetic Logic Unit
 - Registers
 - Buses
 - Control Unit
- Implementing a Control Unit
- CISC vs RISC

T6 learning outcomes

- Understand distinction between “architecture” and “organisation”
- Understand the roles of the key components within the processor, and how these are used during the execution of software
- Understand the functionality of the control unit
- Be familiar with various ways of implementing a control unit
- Compare CISC and RISC design strategies

Lecture 1: Session outline


- Organisation vs Architecture
- Programming PATP
- PATP internal organisation
- Controlling PATP's components
- Questions

Organisation vs Architecture




Computer Architecture: structure & properties, as viewed from perspective of a software engineer

Computer Organisation: internal structure & properties, as viewed by a hardware engineer

Organisation vs Architecture



Software engineer




Hardware engineer

H1: architecture

PATP – architecture (programmer's model)

CS132 T6L1H1



PC


D0

CCR (just Z)

Opcode	Mnemonic	Macro operation	Description
000	CLEAR	$[D0] \leftarrow 0$	Set D0 to 0 (and set Z).
001	INC1	$[D0] \leftarrow [D0] + 1$	Increase the value in D0 by 1 (and set Z if the result is 0).
010	ADD# v	$[D0] \leftarrow [D0] + v$	Add the literal value v to the value in D0, keeping the result in D0 (and set Z if the result is 0).
011	DEC1	$[D0] \leftarrow [D0] - 1$	Decrement (decrease) the value in D0 by 1 (and set Z if the result is 0).
100	JMP loc	$[PC] \leftarrow \text{loc}$	Jump (unconditionally) to address location loc.
101	BUZ loc BNZ loc BZC loc BNE loc	If Z is not 0 then $[PC] \leftarrow \text{loc}$	Branch to address location loc if previous instruction left Z clear. BUZ = "branch until zero" (this description is only meaningful when constructing a loop) BNZ = "branch if non-zero" BZC = "branch if Z clear" BNE = "branch if not equal" These are all different mnemonics for the same instruction: ie they are synonyms – they all have the same effect.
110	LOAD loc	$[D0] \leftarrow [MS(\text{loc})]$	Read the (8-bit) value from address location loc and put it into D0.
111	STORE loc	$[MS(\text{loc})] \leftarrow [D0]$	Write the (8-bit) value in D0 into address location loc.

PATP = “Pedagogically Adventurous Teaching Processor”

H2: examples





PATP – examples



0	CLEAR INC1 INC1 DEC1	
1	CLEAR ADD# 3 DEC1	
2	CLEAR loop: INC1 JMP loop	
3	CLEAR ADD# 8 loop: DEC1 BUZ loop	
4	LOAD 5 INC1 STORE 5	

Building blocks

Register





Arithmetic




Building blocks

Bus &
tri-state
buffer



Building blocks

Control Unit



H3: internal organisation

PATP – internal organisation

CU inputs

Opcode

C_{CU}

Z

CU outputs

C_{MAR}

E_{MS}

E_{IR}

E_{PC}

E_{D0}

E_{ALUreg}

F_1


F_2

R

W

Opcode	Mnemonic
000	CLEAR
001	INC1
010	ADD# v
011	DEC1
100	JMP loc
101	BUZ loc (or BNZ, BZC, BNE)
110	LOAD loc
111	STORE loc

F_1	F_2	$F(P,Q)$
0	0	Zero
0	1	$Q+1$
1	0	$Q+P$
1	1	$Q-1$



CS132 T6L1H3


What control signals,
in what order,
would you need to assert,
in order to implement the INCI instruction?


Hint: use the “ $Q+I$ ” ALU function.


What control signals,
in what order,
would you need to assert,
in order to implement the INCI instruction?


Hint: use the “Q+I” ALU function.


**H4 gives operations required to
implement all of example 0.
INCI is micro steps 5-8.**














H4: how do D0 and ALU interact when control signals for example 0 are asserted?

Work in pairs.

One person is the CU.

The other is the components.

Work through H4 and execute the program, as if you were “toggling switches” to do the job of the CU.


Do you get the right answer at the end?

When you finish, swap roles & do it again.

Questions?

Please bring the handouts back next time!

PATP – architecture (programmer's model)



Opcode	Mnemonic	Macro operation	Description
000	CLEAR	$[D0] \leftarrow 0$	Set D0 to 0 (and set Z).
001	INC1	$[D0] \leftarrow [D0] + 1$	Increase the value in D0 by 1 (and set Z if the result is 0).
010	ADD#v	$[D0] \leftarrow [D0] + v$	Add the literal value v to the value in D0, keeping the result in D0 (and set Z if the result is 0).
011	DEC1	$[D0] \leftarrow [D0] - 1$	Decrement (decrease) the value in D0 by 1 (and set Z if the result is 0).
100	JMP loc	$[PC] \leftarrow \text{loc}$	Jump (unconditionally) to address location loc. (and set Z if the result is 0).
101	BUZ loc BNZ loc BZC loc BNE loc	If Z is not 0 then $[PC] \leftarrow \text{loc}$	Branch to address location loc if previous instruction left Z clear. BUZ = "branch until zero" (only meaningful when constructing a loop) BNZ = "branch if non-zero" BZC = "branch if Z clear" BNE = "branch if not equal" These are all different mnemonics for the same instruction: ie they are synonyms – they all have the same effect.
110	LOAD loc	$[D0] \leftarrow [MS(\text{loc})]$	Read the (8-bit) value from address location loc and put it into D0.
111	STORE loc	$[MS(\text{loc})] \leftarrow [D0]$	Write the (8-bit) value in D0 into address location loc.

PATP – examples

0
CLEAR
INC1
DEC1


1
CLEAR
ADD#3
DEC1

2
op: CLEAR
INC1
JMP loop

3
loop: CLEAR
ADD#8
BUZ loop


4
LOAD 5
INC1
STORE 5

PATP – internal organisation



Opcode	Mnemonic
000	CLEAR
001	INC1
010	ADD#v
011	DEC1
100	JMP loc
101	BUZ loc (or BNZ, BZC, BNE)
110	LOAD loc
111	STORE loc

F ₁	F ₂	F(P,Q)
0	0	Zero
0	1	Q+1
1	0	Q+P
1	1	Q-1



PATP – operations for example 0

Macro step	Mnemonic	Macro operation	Micro step	Micro operations	Control step	Control actions
1	CLEAR	$[D0] \leftarrow 0$	1	$[ALU(Q)] \leftarrow [D0]$	1	E ₀₀
			2	$[ALU(F)] \leftarrow 00$ ("Zero")	1	F ₁₌₀ & F ₂₌₀
			3	$[ALUreg] \leftarrow [ALU]$	2	E _{ALU} , C ₀₀
			4	$[D0] \leftarrow [ALUreg]$	3	E ₀₀
			5	$[ALU(Q)] \leftarrow [D0]$	3	F ₁₌₀ & F ₂₌₁
			6	$[ALU(F)] \leftarrow 01$ ("Q+1")	3	E _{ALU}
			7	$[ALUreg] \leftarrow [ALU]$	4	E _{ALU} , C ₀₀
			8	$[D0] \leftarrow [ALUreg]$	5	E ₀₀
			9	$[ALU(Q)] \leftarrow [D0]$	5	F ₁₌₀ & F ₂₌₁
			10	$[ALU(F)] \leftarrow 01$ ("Q+1")	5	E _{ALU}
			11	$[ALUreg] \leftarrow [ALU]$	6	E _{ALU} , C ₀₀
			12	$[D0] \leftarrow [ALUreg]$	7	E ₀₀
			13	$[ALU(Q)] \leftarrow [D0]$	7	F ₁₌₁ & F ₂₌₁
			14	$[ALU(F)] \leftarrow 11$ ("Q+1")	7	E _{ALU}
			15	$[ALUreg] \leftarrow [ALU]$	8	E _{ALU} , C ₀₀
			16	$[D0] \leftarrow [ALUreg]$		