# CS132 T3: Assembler

### Topics Covered:

- 68008 Architecture
- Processor Operating Cycles
- Assembly Language
- 68008 Instruction Set
- Subroutines & Stacks
- Addressing Modes

Alternative to lecture slides: Clements, chapters 5 & 6


WARWICK


CS132 T3 Assembler: slide 1


# Programmer's Model of 68008 CPU


- Programmer's Model is an abstraction used by assembler level programmers of the internal architecture of a processor.
- 68008 processor has identical instruction set to the 68000 processor, but has smaller external buses.
  - Internal registers are 32-bits wide
  - Internal data buses are 16-bits wide
  - 68008 has an 8-bit external data bus (16-bit on 68000)
  - 68008 has 20-bit external address bus (24-bit for 68000)


WARWICK


























# 🎹 Register Transfer Language

Used to describe the operations of a microprocessor as it is executing instructions.

[MAR] ← [PC]

means transfer contents of Program Counter to the Memory Address Register.

Computer's memory is called Main Store, MS. The contents of memory location 12345 is written as: [ MS(12345) ]

Try not to confuse with assembler instructions.

WARWICK

CS132 T3 Assembler: slide 13

# Reading an Instruction: **Fetch**

The fetch phase of the cycle is:

 $[MAR] \leftarrow [PC]$ [PC] -- [PC] +1

 $[\mathsf{MBR}] \leftarrow [\mathsf{MS}([\mathsf{MAR}])]$ 

(R/W set to Read)

[IR] ← [MBR] CU ← [IR(opcode)]

This part of the cycle is the same for each instruction.

CS132 T3 Assembler: slide 14

# Fetch + Execute

Eg: Add constant byte to data register zero.

 $[MAR] \leftarrow [PC]$ [PC] ← [PC] +1

 $[MBR] \leftarrow [MS([MAR])]$ 

(R/W set to Read)

[IR] ← [MBR]

CU ← [IR(opcode)]

[MAR] ← [PC]

[PC] -- [PC] +1  $[MBR] \leftarrow [MS([MAR])]$ 

ALU ← [MBR] + D0

[D0] ← ALU

CS132 T3 Assembler: slide 15

# III The Lab 68008 Systems

• Small microprocessor system (to be used in term 2):

68008 ( clock speed 8 MHz) CPU Memory 32 K RAM + 64 K ROM Host Computer (RS232) VIA

• The Memory Map:

1 Mbyte potential memory (or I/O) - most is not present

00000 - 7FFFF Read Only Memory (64K implemented)

80000 - 87FFF 32K Random Access Memory (Read/Write memory) VIA (Versatile Interface Adaptor)

C0000 - C0FFF A0000 - A0FFF

UART (Universal Asynchronous Receiver/Transmitter)

E0000 - EFFFF Patch Board Enable

CS132 T3 Assembler: slide 16

# Programming


We will program in the high level language C.

C is compiled to assembler, the low level instruction set of the microprocessor,

Assembler programs are assembled to generate loadable binary.

In CS132 T3, we concentrate on the low-level assembler

(Will discuss programming in C next term)



# Assembly Language

Rather than program in machine code (placing numbers in memory locations) we prefer to program at a (slightly) higher level, at least, in an assembler language.

Assembler language uses EASILY remembered MNEMONICS for each instruction: eg MOVE D0, D1

Assembler language also allows memory locations and constants to be given symbolic names. Thus a point in a program can be referred to by its name rather than a numeric address.

WARWICK

CS132 T3 Assembler: slide 19

# Machine & Assembler Codes

Microprocessors "understand" programs of 0's and 1's

1010 1001 Α9 0000 0101 05

Hex notation is an aid, but what does the following small program do?

D8 A2 FF 9A 18 A9 05 69 07 8D 11 00

Which is why we use assembler languages.

WARWICK

CS 132 T3 Assembler: slide 20

# Assembler Format

Assembly languages vary but generally have a format similar to:

<LABEL>: <OPCODE> <OPERAND(S)> | COMMENT

eg

START: move.b #5, D0 | load D0

| with 5

CS132 T3 Assembler: slide 21

# ■ Example Assembler Program

ORG \$4B0 move.b add.b #5, D0 #\$A, D0 DO. ANS

1

this program starts at hex 4B0 load D0 with 5 add 10 to D0 store result in ANS

leave 1 byte of memory empty and give it the name ANS

ANS: DS.B

# indicates a constant. A number without # prefix is an address

Default number base is DECIMAL \$ means in HEX % means in BINARY

Assembler Directives:

ANS: is a label (symbolic name) terminated by a colon

DS (Define Storage) instructs the assembler to reserve some memory

ORG (Origin) tells the assembler where in memory to start putting the instructions or data

CS132 T3 Assembler: slide 22

# 68008 Instruction Set

There are two aspects to this:

The Instructions

The commands that tell the processor what operations to perform

• The Addressing Modes

The ways in which the processor can access data or memory locations - i.e. the ways in which addresses may be calculated by the CPU

WARWICK

CS132 T3 Assembler: slide 23

# 📗 A) 68008 Instructions

The instruction set is made up of five groups of instructions:

- **Data Movement**
- 2 **Arithmetic**
- Logical 3
- Branch

System Control

We will look briefly at the first four groups.

# Form of 68008 Assembler Instructions

Assembler instructions are written in the form:

operation.datatype source, destination

The operation is on one of these data types:

byte .b (8 bits) word .w (2 bytes) long word .l (4 bytes)

(the data type may be omitted if the data type is word, and the dot may also be omitted)

WARWICK


WARWICK


CS132 T3 Assembler: slide 25


CS132 T3 Assembler: slide 27


### 1. Data Movement Instructions D0. D1 $| [D1(0:7)] \leftarrow [D0(0:7)]$ move.b D0. D1 I the same moveb move.w D0, D1 $| [D1(0:15)] \leftarrow [D0(0:15)]$ D0, D1 I the same move \$F20, D3 | [D3(24:31)] - [MS(\$F20)] move.l $\mid \texttt{[D3(16:23)]} \leftarrow \texttt{[MS(\$F21)]}$ | [D3( 8:15)] ← [MS(\$F22)] $| [D3(0:7)] \leftarrow [MS($F23)]$ | (this way around because Big-Endian) exg.b D4, D5 | exchange swap D2 | swap lower and upper words \$F20, A3 | load effective address, [A3] ← [\$F20] lea CS132 T3 Assembler: slide 26


### 2. Arithmetic Instructions The 68008 does not have hardware floating point support - instructions operate on integers add.l Di, Dj | [Dj] ← [Di] + [Dj] Di, Dj | also add in x bit from CCR addx.w Di, Dj | [Dj] ← [Dj] - [Di] sub.b | also subtract x bit from CCR subx.b Di, Dj mulu.w Di, Dj | unsigned multiplication: $| [Dj(0:31)] \leftarrow [Di(0:15)] * [Dj(0:15)]$ Di, Dj | signed multiplication muls.w divu.b Di, Dj divs.l Di, Dj























## Use of Stack for subroutine calls

Subroutine Call (JSR):

Saves (pushes) the contents of the PC on the stack Puts start address of subroutine in PC

- Return from Subroutine (RTS)
  - Restores (pops) the return address from the stack, and puts it in the PC
- So the stack stores where to return from a subroutine
- ... and a subroutine can call another subroutine (multiple return addresses on the stack in this case)

WARWICK

CS132 T3 Assembler: slide 37

# B) Addressing Modes

... how we tell the computer where to find data it needs

Need to organise application data. Some data never changes. Some is variable. Some needs to be located within a data structure (list, table, array).

In 68008 system, data can be located in a data register, within the instruction itself, or in external memory

Addressing modes allow us to:

- provide data directly, or
- say exactly where it is, or
- specify how to go about finding it

CS132 T3 Assembler: slide 38

# B) (cont) Addressing Modes

Human "addressing modes":

- "Here's £100" (literal value)
- "Get the cash from Rootes room 19" (absolute address)
- "Go to Rootes room 23 and they'll tell you where to get the cash" (indirect address)
- "Go to Rootes room 42 and get the cash from the fifth room to the right" (relative address)

### 68008 addressing modes:

- 1) Data or Address Register Direct
- 2) Immediate
- 3) Absolute
- 4) Address Register Indirect (five variations)
- 5) Relative

WARWICK

CS132 T3 Assembler: slide 39

# ■1) Data or Address Register Direct The address of an operand is specified by either:

a data register, or an address regiser

eg

move D3, D2

ea 2

move D3, A2

→ D2

WARWICK

CS132 T3 Assembler: slide 42

# 💵 2) Immediate Addressing

The operand forms part of the instruction and remains constant throughout the execution of a program:

move.b #\$42, D5

\$42 --> D5

which puts the hex value 42 into register D5. Note the # symbol!

[D5] ← \$42

CS132 T3 Assembler: slide 41

# 💵 3) Absolute Addressing The operand specifies the location in memory explicitly (ie no further processing required): eg move.I D2, \$7FFF0 \$7FFF0 means: [MS(7FFF0)] ← [D2] Absolute addressing does not allow position independent code (ie a program will always use the same address) Note there is no # symbol!


# 4) Address Register Indirect

This is a family of addressing modes:


- a) Address Register Indirect
  - eg move (A0), D3
- b) Address Register Indirect with offset
  - eg move 7F(A1), D3
- c) Post-Incrementing Address Register Indirect
  - eg move.b (A0)+, D3
- d) Pre-Decrementing Address Register Indirect
  - eg move.b -(A0), D3
- e) Indexed Addressing
  - eg move.l 1F(A0, A1), D3


WARWICK


CS132 T3 Assembler: slide 43



# b) Address Register Indirect with Offset eg move 7F(A1), D3 Means take the contents of address register A1, add to this number a (16-bit two's complement) constant and use this result as the address at which the data will be found. Move this data to register D3. General form: move d16(Ai), <ea> where d16 is a 16-bit two's complement number WARWICK CS132 T3 Assembler: slide 45











Say you have a 2D array, tracking the number of lectures you have. Eg number of lectures on Fri week 2 is located at DIARY+2\*7+5.

	0 (Sun)	1 (Mon)	2 (Tue)	3 (Wed)	4 (Thu)	5 (Fri)	6 (Sat)
Week 0	0	6	7	3	5	8	0
Week 1	0	4	5	2	6	6	0
Week 2	0 (location DIARY+14)	6	6	3	5	7 (location DIARY+19)	0
Week 3	0	7	4	1	7	5	0

WA RWICK CS132 T3 Assembler: slide 49





or, the two boxed lines could be the more optimal...

loop: add.w (A2)+, D0 | also increments A2

VARWICK CS132 T3 Assembler: slide 51

# Homework exercises (1&2)

- The "accumulator" example code (on a previous slide) uses address register indirect mode (A2), and the "more optimal" replacement in the box underneath uses post-incrementing address register indirect mode (A2)+. Modify the program to use pre-decrementing address register indirect mode -(A2) instead.
- 2. Explain why each assembly language example here is incorrect.

(a) MOVE (D1), A0 (b) ADDA.L A1, D2 (c) ADDA.W (A1)-, #12 (d) DC.B \$234

WARWICK

CS132 T3 Assembler: slide 52

# Homework exercises (3)

What are the contents in D1, A0, memory location 500 and 501 when the end of the program is reached?

Also, explain in plain English what this program does.

Also, explain in plain English what this program does. ORG 300 MOVEA.L #N1, A0 MOVE.B #1, D1 When program finishes Loop: MOVE.B D1, (A0)+ [D1] = LSL.B #1, D1 [A01 =BCC Loop END [MS(500)] =ORG 500 [MS(501)] =DS.B 8 N1: WARWICK CS132 T3 Assembler: slide 53

# Homework exercises (4)

4. Suppose 68008 data registers D0 and D1 are holding one word each. Write an assembly program to compare the contents of the two registers, then move the larger one to D0, and the smaller one to D1. If they are the same, do not take any action. (Hint: instruction CMP described in the appendix of Clement's book might be useful. But there is more than one solution and you don't have to use it. You might also need to use some of the conditional branch instructions.)

WARWICK