


# Memory Management

way to allocate portions of memory at a program's request then freeing it for reuse



## PROCESS LOADING/ALLOCATION:

- each process has its own address space (abstract memory for processes to live in)
- A program being compiled can't know where it will be allocated.

That is decided during execution and may change due to process **swapping**

• **SWAPPING**: storing the memory content of a process on the disk in a reserved area known as **swap area**.

• Used when loading a high priority process into a full memory.

• **MEMORY ALLOCATION**:  
- contiguous (old OS, no longer in use)  
- non-contiguous



★ **CONTIGUOUS**: [address space must be all in one location]

sharing data between 2 processes is impossible

- Each process has a **Base Register** and **Limit Register**  
holds the "Relocation" start address      holds the "Protection" end address

Note: virtual address:  $0 \rightarrow \text{size}-1$   
physical address:  $x \rightarrow x+\text{size}-1$

handled by MMU (Memory Management Unit)  
process  $\rightarrow$  MMU  $\rightarrow$  Physical memory  
virtual      physical



Both suffer from fragmentation that can be fixed with **Compaction**

~ try to fit multiple processes in one region to free up others  
both costly CPU time

~ re-locate processes and move all free space to the right

## Contiguous ALGORITHMS:

### FIRST FIT

start from beginning and use the first hole that fits.

### NEXT FIT

start off from last place we inserted and look for a place to fit.  
end  $\Rightarrow$  start over

### BEST FIT

search entire memory to find best spot

### WORST FIT

search memory for worst/most wasteful spot




## Management of free & used space in memory

**Bitmaps:** - divide memory into allocation units (smaller unit size  $\Rightarrow$  longer bitmap)

- each unit has a (0/1  $\Rightarrow$  free/used) bit in the map.

- to get a k-unit sized process into the memory, we need k consecutive 0 bits  $\Rightarrow$  hard after a lot of swapping.

**Linked List:** Keep track of processes (P) and holes (H)



Notes: sometimes we use separate lists for P and H.

Notes: Process grows  $\Rightarrow$  must re-locate if it doesn't fit anymore.

**★ NON-CONTIGUOUS:** - solves problem of external fragmentation  
- minimizes problem of internal fragmentation

**Pagination:** (page#, offset) virtual address spaces set of addresses a process can access  
it is made up of pages of fixed size. (usually 4kB)

ex: 64 kB memory and 4kB pages  
 $\Rightarrow 64/4 = 16$  pages.

Find page/location of address 4120

Notes: usually calculate offset from page size (4kB =  $2^{12}$  : 12 bits) and the rest are for page #.

Method 1:  $(4120)_{10} / 4kB$  (1, 24)  
Method 2:  $(2210, 011000110011)$   
page# offset

physical address: set of frames

frame count = page count

processes go on multiple pages  
Notes: Compiled programs go into the swap area. pages are loaded in when needed.

MMU manages physical/virtual conversion using page tables with one entry per page

each row has: 

P#	presence	protection	referenced	clean	P#
	if this page exists in physical memory	(rwx)			(if true then P# $\neq$ null)

page not loaded in memory (presence = 0)  $\Rightarrow$  page fault

Each process has its own table, that's also stored in the memory (its location is in a special register)  $\Rightarrow$  get table  $\rightarrow$  get frame  $\rightarrow$  get data from frame

32bit architecture  $\Rightarrow 2^{20}$  entries per table  $\Rightarrow$  4 MB per table/process

By the **Principle of Locality**, 90% of accesses are for only 10% of addresses  $\Rightarrow$  no need to save entire table


Solutions: - Multi-Level Page Table

- Inverted Page Table



• **Multi-Level-Page Tables**: page table whose rows point to other tables  
 => don't load entire table only parts we need.

entries per table = page size / Row size  
 ex) 32-bit: 4KB (4096) page size } =>  $4096/32 = 128 = 2^7$  entries  
 Row is 32 bits (4B) by default } => 10 bits



6 references to memory per mapping

By the principle of locality, we speed up paging by putting the mostly hit pages in the **TLB** (Translation Lookaside Buffer) [hardware] that maps virtual to physical inside MMU

=> always check TLB before accessing page tables

• **Inverted Page Table**: one global page table for all processes (entry count = frame count)

ex) 64-bit: 4KB (4096) page size } 512MB =  $2^{29}$  B  $\therefore$  page table =  $2^{29-12} = 2^{17}$  entries  
 Row is 16B by default }  $\therefore 2^{17} \times 16 = 2$  MB total page table size  
 take RAM as 512 MB

small page table but long search times (might iterate all  $2^{17}$  entries)

small fix: **Linear Inverted page tables** one entry per physical frame

=> no need to store physical p# as it is the index. Iteration time still too long though

## PAGE REPLACEMENT ALGORITHMS:

Notes They can be **local** (choose victim from processes' pages) or **global** (from all pages in memory)

- ★ **Random Algorithm**: choose the victim randomly.  $w = \{1, 2, 3, 4, 1, 2, 5, 1, 2, 3, 4, 5\}$
- ★ **FIFO Algorithm**: remove the page that spent the longest time in memory.
- ★ **LRU (Least Recently Used) Algorithm**: referencing a page sets it to the front of the list.
- ★ **Second Chance Algorithm**: FIFO + 'R' bit replacing page if  $R = 1 \Rightarrow$  set  $R = 0$  and keep looking (left)
- ★ **NRU (Not Recently Used) Algorithm**: pages go into 4 classes:  $C1: R=0, M=0$ ;  $C2: R=0, M=1$ ;  $C3: R=1, M=0$ ;  $C4: R=1, M=1$ . priority  $\uparrow$  ref.  $\uparrow$  mod.
- ★ **Optimal Algorithm**: remove the page that will be referenced as late as possible in the future.  $\Delta$  can't implement only for comparisons

w	F1	F2	F3	Faults
1	1			Y
2	2	1		Y
3	3	2	1	Y
4	4	3	2	Y
1	1	4	3	Y
2	2	1	4	Y
5	5	2	1	Y
1	5	2	1	N
2	5	2	1	N
3	3	5	2	Y
4	4	3	5	Y
5	4	3	5	N

Faults: 9  
 Faults on 4 frames: 10

w	F1	F2	F3	Faults
1	1			Y
2	2	1		Y
3	3	2	1	Y
4	4	3	2	Y
1	1	4	3	Y
2	2	1	4	Y
5	5	2	1	Y
1	1	5	2	N
2	2	1	5	N
3	3	2	1	Y
4	4	3	2	Y
5	5	4	3	Y

10  
 8

w	F1	F2	F3	Faults
1	1			Y
2	2	1		Y
3	3	2	1	Y
4	4	3	2	Y
1	1	4	3	Y
2	2	1	4	Y
5	5	2	1	Y
1	5	2	1	N
2	5	2	1	N
3	3	5	2	Y
4	4	3	5	Y
5	4	3	5	N

9  
 10

• page ref  $\Rightarrow R=1$   
 • cycle  $\Rightarrow$  all  $R=0$   
 • fault  $\Rightarrow$  random from  $C1$

**Belady Anomaly**: more memory doesn't mean less faults (sometimes more).



Segmentation: user's view of memory becomes different than the actual physical memory. Where the user sees a program as a single partition it can be spread out on multiple segments.

- Virtual address space is now a set of segments of  $\neq$  sizes each representing a different part (prog, library, stack, variables etc...)

• Address  $\Rightarrow$


$\langle \text{seg \#}, \text{offset} \rangle$

each process is assigned a table of segments:

segment #	base address in memory	size	other info
-----------	------------------------	------	------------

(bytes)


In reality, we use a combination:  
SEGMENTATION with PAGINATION



segmentation fault or page fault if one isn't already loaded in memory.

ex) given:  $\begin{matrix} 11 & 9 & 12 \\ s\# & p\# & \text{offset} \end{matrix} \Rightarrow \begin{cases} \text{Pg size} = 2^{12} \text{ since offset is an 12 bits} \\ \text{max segment size is } 2^9 \times 2^{12} = 2^{21} \end{cases}$

ex) given: pg size = 4kB  
physical memory = 64kB



at time  $t_2$  given in memory:

$(s_0, p_1): f2$      $(s_1, p_1): f9$   
 $(s_0, p_2): f0$      $(s_2, p_0): f12$

CPU generated:  $\boxed{8212}$

We can deduce:

- $8212 < 16\text{kB} \Rightarrow s_0$
- $8212 / 4\text{kB} = 2 \Rightarrow p_2 \Rightarrow f0$
- $8212 \% 4\text{kB} = 20 \text{ offset} \Rightarrow \langle 0, 2, 20 \rangle$

Comparison:

paging

made to get a larger linear address space without expanding physical memory

• doesn't separate procedures & data

• automatic done by system

segmentation

• made to aid sharing & protection of data by breaking up the data

• dev. must be aware of memory limitations

X

• accommodates tables with changing sizes