Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Update x86 CPU_TARGETS #298

Open
vchuravy opened this issue Apr 26, 2023 · 0 comments
Open

Update x86 CPU_TARGETS #298

vchuravy opened this issue Apr 26, 2023 · 0 comments

Comments

@vchuravy
Copy link
Member

We still have: generic;sandybridge,-xsaveopt,clone_all;haswell,-rdrnd,base(1) Haswell is now almost 10 year old.

"haswell,-rdrnd,base(1)"

GCC defined x86_64-v1 to v4 https://gitlab.com/x86-psABIs/x86-64-ABI/-/commit/77566eb03bc6a326811cb7e9

x86-64: CMOV, CMPXCHG8B, FPU, FXSR, MMX, FXSR, SCE, SSE, SSE2
x86-64-v2: (close to Nehalem) CMPXCHG16B, LAHF-SAHF, POPCNT, SSE3, SSE4.1, SSE4.2, SSSE3
x86-64-v3: (close to Haswell) AVX, AVX2, BMI1, BMI2, F16C, FMA, LZCNT, MOVBE, XSAVE
x86-64-v4: AVX512F, AVX512BW, AVX512CD, AVX512DQ, AVX512VL

Instead of using the levels we could add Skylake and Zen

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant