Skip to content
View KarthikeyaSharma16's full-sized avatar

Block or report KarthikeyaSharma16

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
KarthikeyaSharma16/README.md

Hi there 👋

I am Karthikeya, a passionate engineer pioneering in the field of computer architecture and ML accelerator design!

  • 🌱 I’m currently specializing in ML based Accelerator design.
  • 👯 I’m looking to collaborate on projects related to computer architecture, Machine Learning/Deep Learning, and Embedded Systems.
  • 📫 Get in touch: LinkedIn , karthikeyasharma@hotmail.com

GitHub stats

Top Langs

Pinned Loading

  1. Blastguy/Zangetsu-VPN Blastguy/Zangetsu-VPN Public

    A simple QUIC-based VPN

    Python 1 1

  2. FaultForge-Sim FaultForge-Sim Public

    C++

  3. manishdash123/APEX_HML_Project manishdash123/APEX_HML_Project Public

    Automate the gap between ASTRAsim and TACOS to facilitate research on effective Distributed ML techniques

    Jupyter Notebook 1

  4. context-aware-deepfake-detection context-aware-deepfake-detection Public

    Jupyter Notebook

  5. DUT-Verification DUT-Verification Public

    Verification of different DUTs using SystemVerilog.

    SystemVerilog

  6. Systolic-accelerator Systolic-accelerator Public

    This repository contains the source code for a FP32 based 4x4 Systolic-array accelerator.

    SystemVerilog