CSCE3304-Digital Design II Project II Automatic Clock Gating Khalid Mohamed 900153041 Rawan Sameh 900192388
- Clone the repository.
- Make sure Python 3 is installed by running
python3 --version
- Install iverilog
pip3 install iverilog
- Install yosys & gtkwave for testing & verification
- cd into the repository.
- cd into PyVerilog and run
pip3 setup.py
- run
python3 main.py
followed by the path of the synthesized module from yosys.
Libraries used:
- Pyverilog https://github.com/PyHDI/Pyverilog
- sky130_fd_sc_hd.v
. The code looks at multiplexers and aoi components in the netlist and looks at the number of enables and accordingly replaces them with clock gating cells depending on number of enables
Code compatible only with skywater technology