

Specification Preliminary

Version: V0.12

Document No.: ILI9340DS_V012.pdf

ILI TECHNOLOGY CORP.

8F, No. 38, Taiyuan St., Jhubei City, Hsinchu Country 302 Taiwan R.O.C. Tel.886-3-5600099; Fax.886-3-5670585 http://www.ilitek.com



Table of Contents

Sec	ction			Page
1.	Introd	uction		7
2.	Featu	res		7
3.	Block	Diagram	1	9
4.	Pin De	escriptio	ns	10
5.	Pad A	rrangem	ent and Coordination	16
6.	Block	Function	n Description	25
7.	Functi	on Desc	ription	27
	7.1.	MCU i	interfaces	27
		7.1.1.	MCU interface selection	27
		7.1.2.	8080- I Series Parallel Interface	28
		7.1.3.	Write Cycle Sequence	29
		7.1.4.	Read Cycle Sequence	30
		7.1.5.	8080-	31
		7.1.6.	Write Cycle Sequence	32
		7.1.7.	Read Cycle Sequence	33
		7.1.8.	Serial Interface	34
		7.1.9.	Write Cycle Sequence	34
		7.1.10.	Read Cycle Sequence	36
		7.1.11.	Data Transfer Break and Recovery	40
		7.1.12.	Data Transfer Pause	42
		7.1.13.	Serial Interface Pause (3_wire)	43
		7.1.14.	Parallel Interface Pause	43
		7.1.15.	Data Transfer Mode	44
		7.1.16.	Data Transfer Method 1	44
		7.1.17.	Data Transfer Method 2	44
	7.2.	RGB I	nterface	45
		7.2.1.	RGB Interface Selection	45
		7.2.2.	RGB Interface Timing	49
	7.3.	VSYN	C Interface	51
	7.4.	Color	Depth Conversion Look Up Table	54
	7.5.	Displa	y Data RAM (DDRAM)	58
	7.6.	Displa	y Data Format	59
		7.6.1.	3-line Serial Interface	59
		7.6.2.	4-line Serial Interface	62
		7.6.3.	8-bit Parallel MCU Interface	65
		7.6.4.	9-bit Parallel MCU Interface	67
		7.6.5.	16-bit Parallel MCU Interface	70



		7.6.6.	18-bit Parallel MCU Interface	76
		7.6.7.	6-bit Parallel RGB Interface	80
		7.6.8.	16-bit Parallel RGB Interface	82
		7.6.9.	18-bit Parallel RGB Interface	82
8.	Comn	nand		83
	8.1.	Comn	nand List	83
	8.2.	Descr	iption of Level 1 Command	89
		8.2.1.	NOP (00h)	89
		8.2.2.	Software Reset (01h)	90
		8.2.3.	Read display identification information (04h)	91
		8.2.4.	Read Display Status (09h)	92
		8.2.5.	Read Display Power Mode (0Ah)	94
		8.2.6.	Read Display MADCTL (0Bh)	95
		8.2.7.	Read Display Pixel Format (0Ch)	96
		8.2.8.	Read Display Image Format (0Dh)	97
		8.2.9.	Read Display Signal Mode (0Eh)	98
		8.2.10.	Read Display Self-Diagnostic Result (0Fh)	99
		8.2.11.	Enter Sleep Mode (10h)	100
		8.2.12.	Sleep Out (11h)	101
		8.2.13.	Partial Mode ON (12h)	103
		8.2.14.	Normal Display Mode ON (13h)	104
		8.2.15.	Display Inversion OFF (20h)	105
		8.2.16.	Display Inversion ON (21h)	106
		8.2.17.	Gamma Set (26h)	107
		8.2.18.	Display OFF (28h)	108
		8.2.19.	Display ON (29h)	109
		8.2.20.	Column Address Set (2Ah)	110
		8.2.21.	Page Address Set (2Bh)	112
		8.2.22.	Memory Write (2Ch)	114
		8.2.23.	Color Set (2Dh)	115
		8.2.24.	Memory Read (2Eh)	116
		8.2.25.	Partial Area (30h)	118
		8.2.26.	Vertical Scrolling Definition (33h)	120
		8.2.27.	Tearing Effect Line OFF (34h)	124
		8.2.28.	Tearing Effect Line ON (35h)	125
		8.2.29.	Memory Access Control (36h)	127
		8.2.30.	Vertical Scrolling Start Address (37h)	129
		8.2.31.	Idle Mode OFF (38h)	131
		8.2.32.	Idle Mode ON (39h)	132





	8.2.33.	COLMOD: Pixel Format Set (3Ah)	134
	8.2.34.	Write_Memory_Continue (3Ch)	135
	8.2.35.	Read_Memory_Continue (3Eh)	137
	8.2.36.	Set_Tear_Scanline (44h)	139
	8.2.37.	Get_Scanline (45h)	140
	8.2.38.	Write Display Brightness (51h)	141
	8.2.39.	Read Display Brightness (52h)	142
	8.2.40.	Write CTRL Display (53h)	143
	8.2.41.	Read CTRL Display (54h)	145
	8.2.42.	Write Content Adaptive Brightness Control (55h)	147
	8.2.43.	Read Content Adaptive Brightness Control (56h)	148
	8.2.44.	Write CABC Minimum Brightness (5Eh)	149
	8.2.45.	Read CABC Minimum Brightness (5Fh)	150
	8.2.46.	Read ID1 (DAh)	151
	8.2.47.	Read ID2 (DBh)	152
	8.2.48.	Read ID3 (DCh)	153
8.3.	Descr	iption of Level 2 Command	154
	8.3.1.	RGB Interface Signal Control (B0h)	154
	8.3.2.	Frame Rate Control (In Normal Mode/Full Colors) (B1h)	155
	8.3.3.	Frame Rate Control (In Idle Mode/8 colors) (B2h)	157
	8.3.4.	Frame Rate control (In Partial Mode/Full Colors) (B3h)	159
	8.3.5.	Display Inversion Control (B4h)	161
	8.3.6.	Blanking Porch Control (B5h)	163
	8.3.7.	Display Function Control (B6h)	165
	8.3.8.	Entry Mode Set (B7h)	168
	8.3.9.	Backlight Control 1 (B8h)	168
	8.3.10.	Backlight Control 2 (B9h)	170
	8.3.11.	Backlight Control 3 (BAh)	172
	8.3.12.	Backlight Control 4 (BBh)	173
	8.3.13.	Backlight Control 5 (BCh)	175
	8.3.14.	Backlight Control 7 (BEh)	176
	8.3.15.	Backlight Control 8 (BFh)	177
	8.3.16.	Power Control 1 (C0h)	178
	8.3.17.	Power Control 2 (C1h)	180
	8.3.18.	Power Control 3 (For Normal Mode) (C2h)	181
	8.3.19.	Power Control 4 (For Idle Mode) (C3h)	182
	8.3.20.	Power Control 5 (For Partial Mode) (C4h)	183
	8.3.21.	VCOM Control 1(C5h)	184
	8.3.22.	VCOM Control 2(C7h)	186



	8.3.23	NV Memory Write (D0h)	188
	8.3.24	NV Memory Protection Key (D1h)	189
	8.3.25	NV Memory Status Read (D2h)	190
	8.3.26	. Read ID4 (D3h)	191
	8.3.27	Positive Gamma Correction (E0h)	192
	8.3.28	Negative Gamma Correction (E1h)	193
	8.3.29	Digital Gamma Control 1 (E2h)	194
	8.3.30	Digital Gamma Control 2(E3h)	195
	8.3.31	. Interface Control (F6h)	196
9. Displ	ay Data	RAM	199
9.1.	Conf	guration	199
9.2.	. Mem	ory to Display Address Mapping	200
	9.2.1.	Normal Display ON or Partial Mode ON, Vertical Scroll Mode OFF	200
	9.2.2.	Vertical Scroll Mode	201
	9.2.3.	Vertical Scroll Example	202
	9.2.4.	Case1: TFA+VSA+BFA < 320	202
	9.2.5.	Case2: TFA+VSA+BFA = 320 (Rolling Scrolling)	202
9.3.	. MCU	to memory write/read direction	204
10. Teari	ng Effec	t Output	206
10.	1. Teari	ng Effect Line Modes	206
10.2	2. Teari	ng Effect Line Timings	207
11. Slee	p Out – (Command and Self-Diagnostic Functions of the Display Module	208
11.1	1. Regis	ster loading Detection	208
11.2	2. Func	tionality Detection	209
12. Powe	er ON/OI	FF Sequence	210
12.	1. Case	1 - RESX line is held High or Unstable by Host at Power ON	210
12.2	2. Case	2 - RESX line is held Low by Host at Power ON	211
12.3	3. Unco	ntrolled Power Off	212
13. Powe	er Level	Definition	213
13.	1. Powe	er Levels	213
13.2	2. Powe	er Flow Chart	214
14. Gam	ma Curv	es Selection	215
14.	1. Gam	ma Default Values (for NW type LC)	215
14.2	2. Gam	ma Curves	216
	14.2.1	. Gamma Curve 1 (GC0), applies the function y=x ^{2.2}	216
	14.2.2	. Gamma Curve 2 (GC1), applies the function y=x ^{1.8}	216
	14.2.3	. Gamma Curve 3 (GC2), applies the function y=x ^{2.5}	216
	14.2.4	. Gamma Curve 4 (GC3), applies the function y=x ^{1.0}	217
15. Rese	et		218





15.1.	Registers	.218
15.2.	Output Pins, I/O Pins	.219
15.3.	Input Pins	219
15.4.	Reset Timing	. 220
16. Applica	ation	. 221
16.1.	Configuration of Power Supply Circuit	. 221
16.2.	Voltage Generation	. 222
17. NV Me	mory Programming Flow	. 223
19. Electric	cal Characteristics	. 224
19.1.	Absolute Maximum Ratings	. 224
19.2.	DC Characteristics	. 225
	19.2.1. General DC Characteristics	. 225
19.3.	AC Characteristics	226
	19.3.1. Display Parallel 18/16/9/8-bit Interface Timing Characteristics (8080- I system)	. 226
	19.3.2. Display Parallel 18/16/9/8-bit Interface Timing Characteristics (8080- Π system)	. 228
	19.3.3. Display Serial Interface Timing Characteristics (3-line SPI system)	230
	19.3.4. Display Serial Interface Timing Characteristics (4-line SPI system)	231
	19.3.5. Parallel 18/16/6-bit RGB Interface Timing Characteristics	232
20. Revisio	on History	233





1. Introduction

ILI9340 is a 262,144-color single-chip SOC driver for a-TFT liquid crystal display with resolution of 240RGBx320 dots, comprising a 720-channel source driver, a 320-channel gate driver, 172,800 bytes GRAM for graphic display data of 240RGBx320 dots, and power supply circuit.

ILI9340 supports parallel 8-/9-/16-/18-bit data bus MCU interface, 8-/16-/18-bit data bus RGB interface and 3-/4-line serial peripheral interface (SPI). The moving picture area can be specified in internal GRAM by window address function. The specified window area can be updated selectively, so that moving picture can be displayed simultaneously independent of still picture area.

ILI9340 can operate with 1.65V ~ 3.3V I/O interface voltage and an incorporated voltage follower circuit to generate voltage levels for driving an LCD. ILI9340 supports full color, 8-color display mode and sleep mode for precise power control by software and these features make the ILI9340 an ideal LCD driver for medium or small size portable products such as digital cellular phones, smart phone, MP3 and PMP where long battery life is a major concern.

2. Features

- Display resolution: [240xRGB](H) x 320(V)
- Output:
 - > 720 source outputs
 - 320 gate outputs
 - Common electrode output (VCOM)
- a-TFT LCD driver with on-chip full display RAM: 172,800 bytes
- System Interface
 - ➤ 8-bits, 9-bits, 16-bits, 18-bits interface with 8080- I /8080- II series MCU
 - > 6-bits, 16-bits, 18-bits RGB interface with graphic controller
 - > 3-line / 4-line serial interface
- Display mode:
 - > Full color mode (Idle mode OFF): 262K-color (selectable color depth mode by software)
 - > Reduce color mode (Idle mode ON): 8-color
- Power saving mode:
 - Sleep mode
- On chip functions:
 - VCOM generator and adjustment
 - > Timing generator
 - Oscillator
 - DC/DC converter
 - Line/frame inversion
 - 4 preset Gamma curves with separate RGB Gamma correction
- Dynamic backlight control
- MTP (3 times):
 - > 8-bits for ID1, ID2, ID3
 - > 7-bits for VCOM adjustment
- Low -power consumption architecture






- Low operating power supplies:
 - VDDI = 1.65V ~ 3.3V (logic)
 - VCI = 2.5V ~ 3.3V (analog)
- LCD Voltage drive:
 - Source/VCOM power supply voltage
 - AVDD GND = 4.5V ~ 6.0V
 - VCL GND = -2.0V ~ -3.0V
 - VCI1 VCL \leq 6.0V
 - > Gate driver output voltage
 - VGH GND = 10.0V ~ 20.0V
 - VGL GND = -5.0V ~ -15.0V
 - VGH VGL \leq 32V
 - VCOM driver output voltage
 - VCOMH = 3.0V ~ (AVDD 0.5)V
 - VCOML = (VCL+0.5)V ~ 0V
 - VCOMH VCOML ≤ 6.0V
- Operate temperature range: -40°C to 80°C
- ◆ a-Si TFT LCD storage capacitor : Cst on Common structure only





3. Block Diagram







4. Pin Descriptions

Power Supply Pins								
Pin Name	I/O	Туре	Descriptions					
VDDI	I	Р	Low voltage power supply for interface logic circuits (1.65 ~ 3.3 V)					
VDDI_LED I			Power supply for LED driver interface. (1.65 ~ 3.3 V) If LED driver is not used, fix this pin at VDDI.					
VCI I Analog Power			High voltage power supply for analog circuit blocks (2.5 ~ 3.3 V)					
Vcore	I	Digital Power	Regulated Low voltage level for interface circuits Connect a capacitor for stabilization.					
VSS3	VSS3 I I/O Ground		Don't apply any external power to this pad System ground level for I/O circuits.					
VSS	I	Digital Ground	System ground level for logic blocks					
VSSA	I	Analog Ground	System ground level for analog circuit blocks Connect to VSS on the FPC to prevent noise.					
VSSC	ı	Analog Ground	System ground level for analog circuit blocks Connect to VSS on the FPC to prevent noise					



			Inte	rface	Logi	c Sia	nals				
Pin Name	I/O	Туре		11400	Log.	o olg	Descriptions				
			- Sele	ect the	MCL	J inte	face mode				
			IM3	IM3 IM2 IM1 IM0 MCU-Interface Mode Reg				DB Pin in u	I		
							80 MCU 8-bit bus	Register/Content	GRAM		
			0	0	0	0	interface I	D[7:0]	D[7:0]		
			0	0	0	1	80 MCU 16-bit bus interface I	D[7:0]	D[15:0]		
			0	0	1	0	80 MCU 9-bit bus interface I	D[7:0]	D[8:0]		
			0	0	1	1	80 MCU 18-bit bus interface I	D[7:0]	D[17:0]		
			0	1	0	1	3-wire 9-bit data serial interface I	SDA: In/O	UT		
INATO OI			0	1	1	0	4-wire 8-bit data serial interface I	SDA: In/O	1		
IM[3:0]	l	(VDDI/VSS)	1	0	0	0	80 MCU 16-bit bus interface II	D[8:1]	D[17:10] D[8:1]		
			1	0	0	1	80 MCU 8-bit bus interface II	D[17:10]	D[17:10],		
			1	0	1	0	80 MCU 18-bit bus interface II	D[8:1]	D[17:0]		
			1	1 0 1		1	80 MCU 9-bit bus interface II	D[17:10] D[17:			
			1	1	0	1	3-wire 9-bit data serial interface II	SDI: In SDO: Ou	ıt		
			1	SDI: In SDO: Ou	ıt						
			MPU Parallel interface bus and serial interface select								
			If use RGB Interface must select serial interface.								
			* : Fix	this	oin at	VDDI	or VSS.				
		MOLL	This	signal	will re	eset tl	ne device and must b	e applied to pro	perly		
RESX	I	MCU (VDDI/VSS)	initial	ize the	e chip						
		(**************************************	Signa								
							et enable.				
		MCU	Low: extended command set is discarded. High: extended command set is accepted.								
EXTC	I	(VDDI/VSS)	riigii. exterided command set is accepted.								
		. ,	Please connect EXTC to VDDI to read/write extended registers								
			(RB0h~RCFh, RE0h~RFFh) Chip select input pin ("Low" enable).								
CSX	I	MCU (VDDI/VSS)		oin ca			nently fixed "Low" in	MPU interface n	node only.		
			This pin is used to select "Data or Command" in the parallel interface								
			or 4-v	wire 8	-bit se	erial d	ata interface.				
		MCU	Wher	n DCX	(= '1'	, data	is selected.				
D/CX (SCL)	I	(VDDI/VSS)	Wher	n DCX	(= '0'	, com	mand is selected.				
			This	oin is	used	serial	interface clock in 3-v	wire 9-bit / 4-wire	e 8-bit		
			serial	data	interf	ace.					
			If not used, this pin should be connected to VDDI or VSS.								





WRX (D/CX) I MCU (VDDI/VSS) - 8080- I /8080- II system (WRX): Serves as a write signal and writes data at the rising edge 4-line system (D/CX): Serves as command or parameter select. Fix to VDDI or VSS level when not in use. 18-bit parallel bi-directional data bus for MCU system and RGB interface mode Fix to VSS level when not in use When IM[3]: Low, Serial in/out signal. When IM[3]: High, Serial input signal. The data is applied on the rising edge of the SCL signal. If not used, fix this pin at VDDI or VSS. Serial output signal. The data is outputted on the falling edge of the SCL signal. If not used, open this pin Tearing effect output pin to synchronize MPU to frame writing.	RDX	I	MCU (VDDI/VSS)	8080- I /8080- II system (RDX): Serves as a read signal and MCU read data at the rising edge. Fix to VDDI or VSS level when not in use.					
D[17:0] I/O (VDDI/VSS) interface mode Fix to VSS level when not in use When IM[3]: Low, Serial in/out signal. When IM[3]: High, Serial input signal. The data is applied on the rising edge of the SCL signal. If not used, fix this pin at VDDI or VSS. Serial output signal. The data is outputted on the falling edge of the SCL signal. If not used, open this pin		I		writes data at the rising edge 4-line system (D/CX): Serves as command or parameter select.					
SDI/SDA I/O MCU (VDDI/VSS) When IM[3] : High, Serial input signal. The data is applied on the rising edge of the SCL signal. If not used, fix this pin at VDDI or VSS. Serial output signal. The data is outputted on the falling edge of the SCL signal. If not used, open this pin	D[17:0]	111 / (1)		interface mode					
SDI/SDA I/O (VDDI/VSS) The data is applied on the rising edge of the SCL signal. If not used, fix this pin at VDDI or VSS. Serial output signal. The data is outputted on the falling edge of the SCL signal. If not used, open this pin				When IM[3]: Low, Serial in/out signal.					
The data is applied on the rising edge of the SCL signal. If not used, fix this pin at VDDI or VSS. Serial output signal. The data is outputted on the falling edge of the SCL signal. If not used, open this pin	SDI/SDA	I/O							
SDO O MCU (VDDI/VSS) Serial output signal. The data is outputted on the falling edge of the SCL signal. If not used, open this pin	001/00/1	1,70	(VDDI/VSS)	The data is applied on the rising edge of the SCL signal.					
SDO O MCU (VDDI/VSS) The data is outputted on the falling edge of the SCL signal. If not used, open this pin				If not used, fix this pin at VDDI or VSS.					
The data is outputted on the falling edge of the SCL signal. If not used, open this pin			MCII	Serial output signal.					
If not used, open this pin	SDO	0		The data is outputted on the falling edge of the SCL signal.					
Tearing effect output pin to synchronize MPU to frame writing.			,	If not used, open this pin					
l l l l l l l l l l l l l l l l l l l				Tearing effect output pin to synchronize MPU to frame writing,					
	TE O			activated by S/W command. When this pin is not activated, this pin is					
(VDDI/VSS) low.	1 -		(VDDI/VSS)	low.					
If not used, open this pin.				If not used, open this pin.					
DOTCLK I MCU Dot clock signal for RGB interface operation.	DOTCLK	ı							
(VDDI/VSS) Fix to VDDI or VSS level when not in use. MCII Frame synchronizing signal for RGB interface operation.			,						
VSYNC I MCU Frame synchronizing signal for RGB interface operation. Fix to VDDI or VSS level when not in use.	VSYNC	I							
HSYNC I MCU Line synchronizing signal for RGB interface operation.	HSYNC	1							
(VDDI/VSS) Fix to VDDI or VSS level when not in use.	1101110	_ '							
DE I MCU Data enable signal for RGB interface operation. (VDDI/VSS) Fix to VDDI or VSS level when not in use.	DE	I							

Note.

- 1. If CSX is connected to VSS in Parallel interface mode, there will be no abnormal visible effect to the display module. Also there will be no restriction on using the Parallel Read/Write protocols, Power On/Off Sequences or other functions. Furthermore there will be no influence to the Power Consumption of the display module.
- 2. When CSX='1', there is no influence to the parallel and serial interface.



			LCD Driver Input/Output Pins
Pin Name	I/O	Туре	Descriptions
S720~S1	0	Source	Source output signals Leave the pin to open when not in use.
G320~G1	0	Gate	Gate output signals. Leave the pin to open when not in use.
VCI1	0	Power	An internal reference voltage generated between VCI and VSSA. Reference input voltage for 1st and 3rd step up circuit.
AVDD	0	Power	Output voltage of 1st step up circuit (2 x VCI1). Input voltage to 2nd step up circuit. Generated power output pad for source driver block. Connect this pad to the capacitor for stabilization.
VGH	0	Power	Power supply for the gate driver. Adjust the VGH level with the BT[3:0] bits. Connect this pad with a stabilizing capacitor.
VGL	0	Power	Power supply for the gate driver. Adjust the VGL level with the BT[3:0] bits. Connect this pad with a stabilizing capacitor.
VCL	Р	Stabilizing capacitor	Power supply for VCOML. VCL = 0~ - VCI1 Connect this pad with a stabilizing capacitor.
C11P, C11M C12P, C12M	Р		Connect the charge-pumping capacitor for generating AVDD level.
C21P, C21M C22P, C22M	Р		Connect the charge-pumping capacitor for generating VGH, VGL level.
C31P, C31M	Р		Connect the charge-pumping capacitor for generating VCL level.
GVDD	0		High reference voltage for grayscale voltage generator. Internal register can be used to adjust the voltage.
VGS	I		Low reference voltage for grayscale voltage generator. Connect an external resistor or to system ground.
VCOM	0		Power supply pad for the TFT- display counter electrode. Charge recycling method is used with VCI and VSSA voltage. Connect this pad to the TFT-display counter electrode.
LEDPWM	0		Output pin for PWM (Pulse Width Modulation) signal of LED driving. If not used, open this pad.
LEDON	0		Output pin for enabling LED driving. If not used, open this pad.





	Test Pins									
Pin Name	I/O	Type	Descriptions							
			Contact resistance measurement pad. In normal operation, leave this							
DUMMYR1 DUMMYR2	I		unconnected. These pads are at VSS level. When measuring an ohmic							
			resistance of the contact, do not apply any power.							
DUMMY	_	Open	Input pads used only for test purpose at IC-side.							
			During normal operation, leave these pads open.							





Liquid crystal power supply specifications Table


No.	Item		Description			
1	TFT Source Driver		720 pins (240 x RGB)			
2	TFT Gate Driver		320 pins			
3	TFT Display's Capacitor Structure		Cst structure only (Cs on Common)			
		S1 ~ S720	V0 ~ V63 grayscales			
4	Liquid Crystal Drive Output	G1 ~ G320	VGH - VGL			
		VCOM	VCOMH - VCOML: Amplitude = electronic volumes			
5	VDDI 1.65V ~ 3.30V		1.65V ~ 3.30V			
5	Input Voltage	VCI	2.50V ~ 3.30V			
		AVDD	4.5V ~ 6.0V			
		VGH	10.0V ~ 20.0V			
6	Liquid Crystal Drive Voltages	VGL	-5.0V ~ -15.0V			
0		VCL	-1.9V ~ -3.0V			
		VGH - VGL	Max. 32.0V			
		VCI1 - VCL	Max. 6.0V			
		AVDD	VCI1 x2, x3			
7	Internal Stan un Circuita	VGH	VCI1 x4, x5, x6, x7, x9			
′	Internal Step-up Circuits	VGL	VCI1 x-3, x-4, x-5, x-6, x-7			
		VCL	VCI1 x-1			

Note: VCI1 is an internal reference voltage for the step-up circuit1.





5. Pad Arrangement and Coordination





No.	Pad name	Χ	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ
1	DUMMY	-7292.5	-285	51	C12M	-4292.5	-285	101	VSSA	-1292.5	-285	151	LEDPWM	2245	-285
2	DUMMY	-7232.5	-285	52	C12M	-4232.5	-285	102	VSSA	-1232.5	-285	152	LEDON	2330	-285
3	VCOM	-7232.5 -7172.5	-285	53	C12IVI	-4232.5	-285	103	VSSA	-1232.5	-285	153	VDDI LED	2402.5	-285
4	VCOM	-7172.5 -7112.5	-285	54	C11P	-4172.5	-285	103	VSSA	-1172.5	-285	154	VDDI_LED	2462.5	-285
5	VCOM	-7052.5	-285	55	C11P	-4052.5	-285	105	VSSA	-1052.5	-285	155	DB[18] Dummy		-285
6	VCOM	-6992.5	-285	56	C11P	-3992.5	-285		DUMMY	-992.5	-285	156	DB[19] Dummy		-285
7	VCOM	-6932.5	-285	57	C11P	-3932.5	-285	107	VGS	-932.5	-285	157	DB[20] Dummy		-285
8	VCOM	-6872.5	-285	58	C11P	-3872.5	-285		VGS	-872.5	-285	158	DB[21] Dummy		-285
9	VCOM	-6812.5	-285	59	C11P	-3812.5	-285	109	EXTC	-812.5	-285	159	DB[22]_Dummy		-285
10	VCOM	-6752.5	-285	60	C11M	-3752.5	-285	110	IM<3>	-752.5	-285	160	DB[23]_Dummy		-285
11	DUMMY	-6692.5	-285	61	C11M	-3692.5	-285	111	IM<2>	-692.5	-285	161	DUMMY	3032.5	-285
12	C22P	-6632.5	-285	62	C11M	-3632.5	-285	112	IM<1>	-632.5	-285	162	VDDI	3092.5	-285
13	C22P	-6572.5	-285	63	C11M	-3572.5	-285	113	IM<0>	-572.5	-285	163	VDDI	3152.5	-285
14	C22M	-6512.5	-285	64	C11M	-3512.5	-285	114	RESX	-512.5	-285	164	VDDI	3212.5	-285
15	C22M	-6452.5	-285	65	C11M	-3452.5	-285	115	CSX	-452.5	-285	165	VDDI	3272.5	-285
16	C21P	-6392.5	-285	66	C11M	-3392.5	-285	116	DCX	-392.5	-285	166	VDDI	3332.5	-285
17	C21P	-6332.5	-285	67	VCI1	-3332.5	-285	117	WRX	-332.5	-285	167	VDDI	3392.5	-285
18	C21M	-6272.5	-285	68	VCI1	-3272.5	-285	118	RDX	-272.5	-285	168	VDDI	3452.5	-285
19	C21M	-6212.5	-285	69	VCI1	-3212.5	-285	119	DUMMY	-212.5	-285	169	Vcore	3512.5	-285
20	VGH	-6152.5	-285	70	VCI1	-3152.5	-285		VSYNC	-152.5	-285	170	Vcore	3572.5	-285
21	VGH	-6092.5	-285	71	VCI1	-3092.5	-285	121	HSYNC	-92.5	-285	171	Vcore	3632.5	-285
22	VGH	-6032.5	-285	72	VCI1	-3032.5	-285	122	ENABL	-32.5	-285	172	Vcore	3692.5	-285
23	VGH	-5972.5	-285	73	VCI1	-2972.5	-285	123	DOTCLK	27.5	-285	173	Vcore	3752.5	-285
24	VGH	-5912.5	-285	74	VCI	-2912.5	-285		DUMMY	87.5	-285	174	Vcore	3812.5	-285
25	DUMMY	-5852.5	-285	75	VCI	-2852.5	-285		SDA	160	-285	175	Vcore	3872.5	-285
26	VGL	-5792.5	-285	76	VCI	-2792.5	-285		DB[0]	245	-285	176	Vcore	3932.5	-285
27	VGL	-5732.5	-285	77	VCI	-2732.5	-285		DB[1]	330	-285	177	Vcore	3992.5	-285
28	VGL	-5672.5	-285	78	VCI	-2672.5	-285	128	DB[2]	415	-285	178	Vcore	4052.5	-285
29	VGL	-5612.5	-285	79	VCI	-2612.5	-285	129	DB[3]	500	-285	179	Vcore	4112.5	-285
30	VGL	-5552.5	-285	80	VCI	-2552.5	-285	130	DUMMY	572.5	-285	180	Vcore	4172.5	-285
31	VGL	-5492.5	-285	81	VCI	-2492.5	-285	131	DB[4]	645	-285	181	Vcore	4232.5	-285
32	AVDD	-5432.5	-285	82	VSS3	-2432.5	-285	132	DB[5]	730	-285	182	Vcore	4292.5	-285
33	AVDD	-5372.5	-285	83	VSS3	-2372.5	-285	133	DB[6]	815	-285	183	DUMMY	4352.5	-285
34	AVDD	-5312.5	-285	84	VSS3	-2312.5	-285	134	DB[7]	900	-285	184	GVDD	4412.5	-285
35	AVDD	-5252.5	-285	85	VSS	-2252.5	-285	135	DUMMY	972.5	-285	185	GVDD	4472.5	-285
36	AVDD	-5192.5	-285	86	VSS	-2192.5	-285	136	DB[8]	1045	-285	186	GVDD	4532.5	-285
37	AVDD	-5132.5	-285	87	VSS	-2132.5	-285	137	DB[9]	1130	-285	187	GVDD	4592.5	-285
38	AVDD	-5072.5	-285	88	VSS	-2072.5	-285	138	DB[10]	1215	-285	188	DUMMY	4652.5	-285
39	C12P	-5012.5	-285	89	VSS	-2012.5	-285	139	DB[11]	1300	-285	189	DUMMY	4712.5	-285
40	C12P	-4952.5	-285	90	VSS	-1952.5	-285	140	DUMMY	1372.5	-285	190	VCL	4772.5	-285
41	C12P	-4892.5	-285	91	VSSC	-1892.5	-285	141	DB[12]	1445	-285	191	VCL	4832.5	-285
42	C12P	-4832.5	-285	92	VSSC	-1832.5	-285	142	DB[13]	1530	-285	192	VCL	4892.5	-285
43	C12P	-4772.5	-285	93	VSSC	-1772.5	-285	143	DB[14]	1615	-285		VCL	4952.5	-285
44	C12P	-4712.5	-285	94	VSSC	-1712.5	-285	144	DB[15]	1700	-285	194	VCL	5012.5	-285
45	C12P	-4652.5	-285	95	VSSC	-1652.5	-285	145	DUMMY	1772.5	-285	195	VCL	5072.5	-285
46	C12M	-4592.5	-285	96	VSSC	-1592.5	-285	146	DB[16]	1845	-285	196	VCL	5132.5	-285
47	C12M	-4532.5	-285	97	VSSC	-1532.5	-285	147	DB[17]	1930	-285	197	VCL	5192.5	-285
48	C12M	-4472.5	-285	98	VSSA	-1472.5	-285	148	DUMMY	2002.5	-285	198	C31P	5252.5	-285
49	C12M	-4412.5	-285	99	VSSA	-1412.5	-285	149	TE	2075	-285		C31P	5312.5	
50	C12M	-4352.5	-285	100	VSSA	-1352.5	-285	150	SDO	2160	-285	200	C31P	5372.5	-285





No.	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ
201	C31P	5432.5	-285	251	G32	7147	261	301	G132	6447	261	351	G232	5747	261
202	C31P	5492.5	-285	252	G34	7133	126	302	G134	6433	126	352	G234	5733	126
203	C31P	5552.5	-285	253	G36	7119	261	303	G136	6419	261	353	G236	5719	261
204	C31P	5612.5	-285	254	G38	7105	126	304	G138	6405	126	354	G238	5705	126
205	C31P	5672.5	-285	255	G40	7091	261	305	G140	6391	261	355	G240	5691	261
206	C31M	5732.5	-285	256	G42	7077	126	306	G142	6377	126	356	G242	5677	126
207	C31M	5792.5	-285	257	G44	7063	261	307	G144	6363	261	357	G244	5663	261
208	C31M	5852.5	-285	258	G46	7049	126	308	G146	6349	126	358	G246	5649	126
209	C31M	5912.5	-285	259	G48	7035	261	309	G148	6335	261	359	G248	5635	261
210	C31M	5972.5	-285	260	G50	7021	126	310	G150	6321	126	360	G250	5621	126
211	C31M	6032.5	-285	261	G52	7007	261	311	G152	6307	261	361	G252	5607	261
212	C31M	6092.5	-285	262	G54	6993	126	312	G154	6293	126	362	G254	5593	126
213	C31M	6152.5	-285	263	G56	6979	261	313	G156	6279	261	363	G256	5579	261
214	DUMMYR1	6212.5	-285	264	G58	6965	126	314	G158	6265	126	364	G258	5565	126
215	DUMMYR2	6272.5	-285	265	G60	6951	261	315	G160	6251	261	365	G260	5551	261
216	DUMMY	6332.5	-285	266	G62	6937	126	316	G162	6237	126	366	G262	5537	126
217	DUMMY	6392.5	-285	267	G64	6923	261	317	G164	6223	261	367	G264	5523	261
218	DUMMY	6452.5	-285	268	G66	6909	126	318	G166	6209	126	368	G266	5509	126
219	DUMMY	6512.5	-285	269	G68	6895	261	319	G168	6195	261	369	G268	5495	261
220	DUMMY	6572.5	-285	270	G70	6881	126	320	G170	6181	126	370	G270	5481	126
221	DUMMY	6632.5	-285	271	G72	6867	261	321	G172	6167	261	371	G272	5467	261
222	DUMMY	6692.5	-285	272	G74	6853	126	322	G174	6153	126	372	G274	5453	126
223	VCOM	6752.5	-285	273	G76	6839	261	323	G176	6139	261	373	G276	5439	261
224	VCOM	6812.5	-285	274	G78	6825	126	324	G178	6125	126	374	G278	5425	126
225	VCOM	6872.5	-285	275	G80	6811	261	325	G180	6111	261	375	G280	5411	261
226	VCOM	6932.5	-285	276	G82	6797	126	326	G182	6097	126	376	G282	5397	126
227	VCOM	6992.5	-285	277	G84	6783	261	327	G184	6083	261	377	G284	5383	261
228	VCOM	7052.5	-285	278	G86	6769	126	328	G186	6069	126	378	G286	5369	126
229	VCOM	7112.5	-285	279	G88	6755	261	329	G188	6055	261	379	G288	5355	261
230	VCOM	7172.5	-285	280	G90	6741	126	330	G190	6041	126	380	G290	5341	126
231	DUMMY	7232.5	-285	281	G92	6727	261	331	G192	6027	261	381	G292	5327	261
232	DUMMY	7292.5	-285	282	G94	6713	126	332	G194	6013	126	382	G294	5313	126
233	DUMMY	7399	261	283	G96	6699	261	333	G196	5999	261	383	G296	5299	261
234	DUMMY	7385	126	284	G98	6685	126	334	G198	5985	126	384	G298	5285	126
235	DUMMY	7371	261	285	G100	6671	261	335	G200	5971	261	385	G300	5271	261
236	G2	7357	126	286	G102	6657	126	336	G202	5957	126	386	G302	5257	126
237	G4	7343	261	287	G104	6643	261	337	G204	5943	261	387	G304	5243	261
238	G6	7329	126	288	G106	6629	126	338	G206	5929	126	388	G306	5229	126
239	G8	7315	261	289	G108	6615	261	339	G208	5915	261	389	G308	5215	261
240	G10	7301	126	290	G110	6601	126	340	G210	5901	126	390	G310	5201	126
241	G12	7287	261	291	G112	6587	261	341	G212	5887	261	391	G312	5187	261
242	G14	7273	126	292	G114	6573	126	342	G214	5873	126	392	G314	5173	126
243	G16	7259	261	293	G116	6559	261	343	G216	5859	261	393	G316	5159	261
244	G18	7245	126	294	G118	6545	126	344	G218	5845	126	394	G318	5145	126
245	G20	7231	261	295	G120	6531	261	345	G220	5831	261	395	G320	5131	261
246	G22	7217	126	296	G122	6517	126	346	G222	5817	126	396	S720	5075	126
247	G24	7203	261	297	G124	6503	261	347	G224	5803	261	397	S719	5061	261
248	G26	7189	126	298	G126	6489	126	348	G226	5789	126	398	S718	5047	126
249	G28	7175	261	299	G128	6475	261	349	G228	5775	261	399	S717	5033	261
250	G30	7161	126	300	G130	6461	126	350	G230	5761	126	400	S716	5019	126





No.	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ
401	S715	5005	261	451	S665	4305	261	501	S615	3605	261	551	S565	2905	261
402	S714	4991	126	452	S664	4291	126	502	S614	3591	126	552	S564	2891	126
403	S713	4977	261	453	S663	4277	261	503	S613	3577	261	553	S563	2877	261
404	S712	4963	126	454	S662	4263	126	504	S612	3563	126	554	S562	2863	126
405	S711	4949	261	455	S661	4249	261	505	S611	3549	261	555	S561	2849	261
406	S710	4935	126	456	S660	4235	126	506	S610	3535	126	556	S560	2835	126
407	S709	4921	261	457	S659	4221	261	507	S609	3521	261	557	S559	2821	261
408	S708	4907	126	458	S658	4207	126	508	S608	3507	126	558	S558	2807	126
409	S707	4893	261	459	S657	4193	261	509	S607	3493	261	559	S557	2793	261
410	S706	4879	126	460	S656	4179	126	510	S606	3479	126	560	S556	2779	126
411	S705	4865	261	461	S655	4165	261	511	S605	3465	261	561	S555	2765	261
412	S704	4851	126	462	S654	4151	126	512	S604	3451	126	562	S554	2751	126
413	S703	4837	261	463	S653	4137	261	513	S603	3437	261	563	S553	2737	261
414	S702	4823	126	464	S652	4123	126	514	S602	3423	126	564	S552	2723	126
415	S701	4809	261	465	S651	4109	261	515	S601	3409	261	565	S551	2709	261
416	S700	4795	126	466	S650	4095	126	516	S600	3395	126	566	S550	2695	126
417	S699	4781	261	467	S649	4081	261	517	S599	3381	261	567	S549	2681	261
418	S698	4767	126	468	S648	4067	126	518	S598	3367	126	568	S548	2667	126
419	S697	4753	261	469	S647	4053	261	519	S597	3353	261	569	S547	2653	261
420	S696	4739	126	470	S646	4039	126	520	S596	3339	126	570	S546	2639	126
421	S695	4725	261	471	S645	4025	261	521	S595	3325	261	571	S545	2625	261
422	S694	4711	126	472	S644	4011	126	522	S594	3311	126	572	S544	2611	126
423	S693	4697	261	473	S643	3997	261	523	S593	3297	261	573	S543	2597	261
424	S692	4683	126	474	S642	3983	126	524	S592	3283	126	574	S542	2583	126
425	S691	4669	261	475	S641	3969	261	525	S591	3269	261	575	S541	2569	261
426	S690	4655	126	476	S640	3955	126	526	S590	3255	126	576	S540	2555	126
427	S689	4641	261	477	S639	3941	261	527	S589	3241	261	577	S539	2541	261
428	S688	4627	126	478	S638	3927	126	528	S588	3227	126	578	S538	2527	126
429	S687	4613	261	479	S637	3913	261	529	S587	3213	261	579	S537	2513	261
430	S686	4599	126	480	S636	3899	126	530	S586	3199	126	580	S536	2499	126
431	S685	4585	261	481	S635	3885	261	531	S585	3185	261	581	S535	2485	261
432	S684	4571	126	482	S634	3871	126	532	S584	3171	126	582	S534	2471	126
433	S683	4557	261	483	S633	3857	261	533	S583	3157	261	583	S533	2457	261
434	S682	4543	126	484	S632	3843	126	534	S582	3143	126	584	S532	2443	126
435	S681	4529	261	485	S631	3829	261	535	S581	3129	261	585	S531	2429	261
436	S680	4515	126	486	S630	3815	126	536	S580	3115	126	586	S530	2415	126
	S679	4501	261	487	S629	3801	261	537	S579	3101	261	587	S529	2401	261
	S678	4487	126	488	S628	3787	126	538	S578	3087	126	588	S528	2387	126
	S677	4473	261	489	S627	3773	261	539	S577	3073	261	589	S527	2373	261
440	S676	4459	126	490	S626	3759	126	540	S576	3059	126	590	S526	2359	126
441	S675	4445	261	491	S625	3745	261	541	S575	3045	261	591	S525	2345	261
442	S674	4431	126	492	S624	3731	126	542	S574	3031	126	592	S524	2331	126
	S673	4417	261	493	S623	3717	261	543	S573	3017	261	593	S523	2317	261
444	S672	4403	126	494	S622	3703	126	544	S572	3003	126	594	S522	2303	126
445	S671	4389	261	495	S621	3689	261	545	S571	2989	261	595	S521	2289	261
446	S670	4375	126	496	S620	3675	126	546	S570	2975	126	596	S520	2275	126
447	S669	4361	261	497	S619	3661	261	547	S569	2961	261	597	S519	2261	261
	S668	4347	126	498	S618	3647	126	548	S568	2947	126	598	S518	2247	126
449	S667	4333	261	499	S617	3633	261	549	S567	2933	261	599	S517	2233	261
450	S666	4319	126	500	S616	3619	126	550	S566	2919	126	600	S516	2219	126





No.	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ
601	S515	2205	261	651	S465	1505	261	701	S415	805	261	751	S365	105	261
602	S514	2191	126	652	S464	1491	126	702	S414	791	126	752	S364	91	126
603	S513	2177	261	653	S463	1477	261	703	S413	777	261	753	S363	77	261
604	S512	2163	126	654	S462	1463	126	704	S412	763	126	754	S362	63	126
605	S511	2149	261	655	S461	1449	261	705	S411	749	261	755	S361	49	261
606	S510	2135	126	656	S460	1435	126	706	S410	735	126	756	S360	-49	126
607	S509	2121	261	657	S459	1421	261	707	S409	721	261	757	S359	-63	261
608	S508	2107	126	658	S458	1407	126	708	S408	707	126	758	S358	-77	126
609	S507	2093	261	659	S457	1393	261	709	S407	693	261	759	S357	-91	261
610	S506	2079	126	660	S456	1379	126	710	S406	679	126	760	S356	-105	126
611	S505	2065	261	661	S455	1365	261	711	S405	665	261	761	S355	-119	261
612	S504	2051	126	662	S454	1351	126	712	S404	651	126	762	S354	-133	126
613	S503	2037	261	663	S453	1337	261	713	S403	637	261	763	S353	-147	261
614	S502	2023	126	664	S452	1323	126	714	S402	623	126	764	S352	-161	126
615	S501	2009	261	665	S451	1309	261	715	S401	609	261	765	S351	-175	261
616	S500	1995	126	666	S450	1295	126	716	S400	595	126	766	S350	-189	126
617	S499	1981	261	667	S449	1281	261	717	S399	581	261	767	S349	-203	261
618	S498	1967	126	668	S448	1267	126	718	S398	567	126	768	S348	-217	126
619	S497	1953	261	669	S447	1253	261	719	S397	553	261	769	S347	-231	261
620	S496	1939	126	670	S446	1239	126	720	S396	539	126	770	S346	-245	126
621	S495	1925	261	671	S445	1225	261	721	S395	525	261	771	S345	-259	261
622	S494	1911	126	672	S444	1211	126	722	S394	511	126	772	S344	-273	126
623	S493	1897	261	673	S443	1197	261	723	S393	497	261	773	S343	-287	261
624	S492	1883	126	674	S442	1183	126	724	S392	483	126	774	S342	-301	126
625	S491	1869	261	675	S441	1169	261	725	S391	469	261	775	S341	-315	261
626	S490	1855	126	676	S440	1155	126	726	S390	455	126	776	S340	-329	126
627	S489	1841	261	677	S439	1141	261	727	S389	441	261	777	S339	-343	261
628	S488	1827	126	678	S438	1127	126	728	S388	427	126	778	S338	-357	126
629	S487	1813	261	679	S437	1113	261	729	S387	413	261	779	S337	-371	261
630	S486	1799	126	680	S436	1099	126	730	S386	399	126	780	S336	-385	126
631	S485	1785	261	681	S435	1085	261	731	S385	385	261	781	S335	-399	261
632	S484	1771	126	682	S434	1071	126	732	S384	371	126	782	S334	-413	126
633	S483	1757	261	683	S433	1057	261	733	S383	357	261	783	S333	-427	261
634	S482	1743	126	684	S432	1043	126	734	S382	343	126	784	S332	-441	126
635 636	S481 S480	1729 1715		685 686	S431 S430	1029 1015	261 126	735 736	S381 S380	329 315	261 126	785	S331 S330	-455 -469	261 126
637	S479	1701	126 261	687	S429	1001	261	737	S379	301	261	786 787	S329	-483	261
638	S479 S478	1687	126	688	S429 S428	987	126	738	S379	287	126	788	S329	-463 -497	126
	S477	1673	261	689	S427	973	261	739	S377	273	261	789	S327	-511	261
640	S476	1659	126	690	S426	959	126	740	S376	259	126	790	S326	-525	126
641	S475		261	691	S425	945	261	741	S375	245	261	791	S325	-539	261
642	S474	1631	126	692	S424	931	126	742	S374	231	126	792	S324	-553	126
	S473		261	693	S423	917	261	743	S373	217	261	793	S323	-567	261
644	S473	1603	126	694	S422	903	126	743	S373	203	126	794	S322	-581	126
645	S471		261	695	S421	889	261	745	S371	189	261	795	S321	-595	261
646	S470	1575	126	696	S420	875	126	746	S370	175	126	796	S320	-609	126
647	S469	1561	261	697	S419	861	261	747	S369	161	261	797	S319	-623	261
648	S468	1547	126	698	S418	847	126	748	S368	147	126	798	S318	-637	126
649	S467	1533	261	699	S417	833	261	749	S367	133	261	799	S317	-651	261
650	S466	1519	126	700	S416	819	126	750	S366	119	126	800	S316	-665	126
UCO	3400	1519	1∠6	700	3410	101A	126	750	S300	1119	I∠b	800	J0316	-605	126





No.	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ
801	S315	-679	261	851	S265	-1379	261	901	S215	-2079	261	951	S165	-2779	261
802	S314	-693	126	852	S264	-1393	126	902	S214	-2093	126	952	S164	-2793	126
803	S313	-707	261	853	S263	-1407	261	903	S213	-2107	261	953	S163	-2807	261
804	S312	-721	126	854	S262	-1421	126	904	S212	-2121	126	954	S162	-2821	126
805	S311	-735	261	855	S261	-1435	261	905	S211	-2135	261	955	S161	-2835	261
806	S310	-749	126	856	S260	-1449	126	906	S210	-2149	126	956	S160	-2849	126
807	S309	-763	261	857	S259	-1463	261	907	S209	-2163	261	957	S159	-2863	261
808	S308	-777	126	858	S258	-1477	126	908	S208	-2177	126	958	S158	-2877	126
809	S307	-791	261	859	S257	-1491	261	909	S207	-2191	261	959	S157	-2891	261
810	S306	-805	126	860	S256	-1505	126	910	S206	-2205	126	960	S156	-2905	126
811	S305	-819	261	861	S255	-1519	261	911	S205	-2219	261	961	S155	-2919	261
812	S304	-833	126	862	S254	-1533	126	912	S204	-2233	126	962	S154	-2933	126
813	S303	-847	261	863	S253	-1547	261	913	S204	-2247	261	963	S153	-2947	261
814	S302	-861	126	864	S252	-1561	126	914	S202	-2261	126	964	S152	-2961	126
815	S302	-875	261	865	S252	-1575	261	915	S202	-2275	261	965	S152	-2975	261
816	S300	-889	126	866	S250	-1589	126	916	S201	-2289	126	966	S150	-2989	126
817	S299	-903	261	867	S249	-1603	261	917	S199	-2303	261	967	S149	-3003	261
	S299				S249				S199				S149		126
818	S290 S297	-917	126 261	868	S246 S247	-1617	126 261	918	S196	-2317	126 261	968	S146	-3017	261
819		-931		869		-1631		919		-2331		969		-3031	
820	S296	-945	126	870	S246	-1645	126	920	S196	-2345	126	970	S146	-3045	126
821	S295	-959	261	871	S245	-1659	261	921	S195	-2359	261	971	S145	-3059	261
822	S294	-973	126	872	S244	-1673	126	922	S194	-2373	126	972	S144	-3073	126
823	S293	-987	261	873	S243	-1687	261	923	S193	-2387	261	973	S143	-3087	261
824	S292	-1001	126	874	S242	-1701	126	924	S192	-2401	126	974	S142	-3101	126
825	S291	-1015	261	875	S241	-1715	261	925	S191	-2415	261	975	S141	-3115	261
826	S290	-1029	126	876	S240	-1729	126	926	S190	-2429	126	976	S140	-3129	126
827	S289	-1043	261	877	S239	-1743	261	927	S189	-2443	261	977	S139	-3143	261
828	S288	-1057	126	878	S238	-1757	126	928	S188	-2457	126	978	S138	-3157	126
829	S287	-1071	261	879	S237	-1771	261	929	S187	-2471	261	979	S137	-3171	261
830	S286	-1085	126	880	S236	-1785	126	930	S186	-2485	126	980	S136	-3185	126
831	S285	-1099	261	881	S235	-1799	261	931	S185	-2499	261	981	S135	-3199	261
832	S284	-1113	126	882	S234	-1813	126	932	S184	-2513	126	982	S134	-3213	126
833	S283	-1127	261	883	S233	-1827	261	933	S183	-2527	261	983	S133	-3227	261
834	S282	-1141	126	884	S232	-1841	126	934	S182	-2541	126	984	S132	-3241	126
835	S281		261	885	S231	-1855	261	935	S181	-2555	261	985	S131	-3255	261
836	S280	-1169	126	886	S230	-1869	126	936	S180	-2569	126	986	S130	-3269	126
837	S279	-1183	261	887	S229	-1883	261	937	S179	-2583	261	987	S129	-3283	261
838	S278	-1197	126	888	S228	-1897	126	938	S178	-2597	126	988	S128	-3297	126
839	S277	-1211	261	889	S227	-1911	261	939	S177	-2611	261	989	S127	-3311	261
840	S276	-1225	126	890	S226	-1925	126	940	S176	-2625	126	990	S126	-3325	126
841	S275	-1239	261	891	S225	-1939	261	941	S175	-2639	261	991	S125	-3339	261
842	S274	-1253	126	892	S224	-1953	126	942	S174	-2653	126	992	S124	-3353	126
843	S273	-1267	261	893	S223	-1967	261	943	S173	-2667	261	993	S123	-3367	261
844	S272	-1281	126	894	S222	-1981	126	944	S172	-2681	126	994	S122	-3381	126
845	S271	-1295	261	895	S221	-1995	261	945	S171	-2695	261	995	S121	-3395	261
846	S270	-1309	126	896	S220	-2009	126	946	S170	-2709	126	996	S120	-3409	126
847	S269	-1323	261	897	S219	-2023	261	947	S169	-2723	261	997	S119	-3423	261
848	S268	-1337	126	898	S218	-2037	126	948	S168	-2737	126	998	S118	-3437	126
849	S267	-1351	261	899	S217	-2051	261	949	S167	-2751	261	999	S117	-3451	261
850	S266	-1365	126	900	S216	-2065	126	950	S166	-2765	126	1000	S116	-3465	126





No. Pad name X Y No. 1101 S15 -4879 261 1151 1002 S114 -3493 126 1052 S64 -4193 126 1102 S14 -4893 126 1152 1004 S112 -3521 126 1053 S63 -4207 261 1103 S13 -4907 261 1153 1005 S111 -3535 261 1055 S61 -4235 261 1104 S12 -4921 126 1154 1006 S110 -3549 126 1056 S60 -4249 126 1105 S11 -4935 261 1155	Pad name G249 G247 G245 G243 G241 G239 G237 G235 G233	X -5621 -5635 -5649 -5663 -5677 -5691 -5705	Y 261 126 261 126 261 126
1002 \$114 -3493 126 1052 \$64 -4193 126 1102 \$14 -4893 126 1152 1003 \$113 -3507 261 1053 \$63 -4207 261 1103 \$13 -4907 261 1153 1004 \$112 -3521 126 1054 \$62 -4221 126 1104 \$12 -4921 126 1154 1005 \$111 -3535 261 1055 \$61 -4235 261 1105 \$11 -4935 261 1155 1006 \$110 -3549 126 1056 \$60 -4249 126 1106 \$10 -4949 126 1156 1007 \$109 -3563 261 1057 \$59 -4263 261 1107 \$9 -4963 261 1157 1008 \$108 -3577 126 1058 \$58 -4277 126 1108 \$8	G245 G243 G241 G239 G237 G235	-5635 -5649 -5663 -5677 -5691 -5705	126 261 126 261
1003 S113 -3507 261 1053 S63 -4207 261 1103 S13 -4907 261 1153 1004 S112 -3521 126 1054 S62 -4221 126 1104 S12 -4921 126 1154 1005 S111 -3535 261 1055 S61 -4235 261 1105 S11 -4935 261 1155 1006 S110 -3549 126 1056 S60 -4249 126 1106 S10 -4949 126 1156 1007 S109 -3563 261 1057 S59 -4263 261 1107 S9 -4963 261 1157 1008 S108 -3577 126 1058 S58 -4277 126 1108 S8 -4977 126 1158 1009 S107 -3591 261 1059 S57 -4291 261 1109 S7	G245 G243 G241 G239 G237 G235	-5649 -5663 -5677 -5691 -5705	261 126 261
1004 S112 -3521 126 1005 S111 -3535 261 1006 S110 -3549 126 1007 S109 -3563 261 1008 S108 -3577 126 1009 S107 -3591 261 1054 S62 -4221 126 1055 S61 -4235 261 1056 S60 -4249 126 1057 S59 -4263 261 1058 S58 -4277 126 1108 S8 -4977 126 1158 1109 S7 -4991 261 1159	G243 G241 G239 G237 G235	-5663 -5677 -5691 -5705	126 261
1005 S111 -3535 261 1006 S110 -3549 126 1007 S109 -3563 261 1008 S108 -3577 126 1009 S107 -3591 261 1055 S61 -4235 261 1056 S60 -4249 126 1057 S59 -4263 261 1058 S58 -4277 126 1059 S57 -4291 261 1109 S7 -4991 261 1159	G241 G239 G237 G235	-5677 -5691 -5705	261
1006 S110 -3549 126 1007 S109 -3563 261 1008 S108 -3577 126 1009 S107 -3591 261 1056 S60 -4249 126 126 1106 S10 -4949 126 1107 S9 -4963 261 1158 1158 1059 S57 -4291 261 1109 S7 -4991 261 1159	G239 G237 G235	-5691 -5705	1
1007 \$109 -3563 261 1057 \$59 -4263 261 1107 \$9 -4963 261 1157 1008 \$108 -3577 126 1058 \$58 -4277 126 1108 \$8 -4977 126 1158 1009 \$107 -3591 261 1059 \$57 -4291 261 1109 \$7 -4991 261 1159	G237 G235	-5705	
1008 S108 -3577 126 1009 S107 -3591 261 1058 S58 -4277 126 1059 S57 -4291 261 1109 S7 -4991 261 1159	G235		261
1009 S107 -3591 261 1059 S57 -4291 261 1109 S7 -4991 261 1159		-5719	126
		-5733	261
1010 0100 120 1200 120 1110 000 120 1110	G231	-5747	126
1011 S105	G229	-5761	261
1012 S104	G227	-5775	126
1013 S103 -3647 261 1063 S53 -4347 261 1113 S3 -5047 261 1163	G225	-5789	261
1014 S102 -3661 126 1064 S52 -4361 126 1114 S2 -5061 126 1164	G223	-5803	126
1015 S101 -3675 261 1065 S51 -4375 261 1115 S1 -5075 261 1165	G221	-5817	261
1016 S100 -3689 126 1066 S50 -4389 126 1116 G319 -5131 126 1166	G219	-5831	126
1017 S99 -3703 261 1067 S49 -4403 261 1117 G317 -5145 261 1167	G217	-5845	261
1018 S98 -3717 126 1068 S48 -4417 126 1118 G315 -5159 126 1168	G215	-5859	126
1019 S97 -3731 261 1069 S47 -4431 261 1119 G313 -5173 261 1169	G213	-5873	261
1020 S96 -3745 126 1070 S46 -4445 126 1120 G311 -5187 126 1170	G211	-5887	126
1021 S95 -3759 261 1071 S45 -4459 261 1121 G309 -5201 261 1171	G209	-5901	261
1022 S94 -3773 126 1072 S44 -4473 126 1122 G307 -5215 126 1172	G207	-5915	126
1023 S93 -3787 261 1073 S43 -4487 261 1123 G305 -5229 261 1173	G205	-5929	261
1024 S92	G203	-5943	126
1025 S91 -3815 261 1075 S41 -4515 261 1125 G301 -5257 261 1175	G201	-5957	261
1026 S90 -3829 126 1076 S40 -4529 126 1126 G299 -5271 126 1176	G199	-5971	126
1027 S89 -3843 261 1077 S39 -4543 261 1127 G297 -5285 261 1177	G197	-5985	261
1028 S88 -3857 126 1078 S38 -4557 126 1128 G295 -5299 126 1178	G195	-5999	126
1029 S87 -3871 261 1079 S37 -4571 261 1129 G293 -5313 261 1179	G193	-6013	261
1030 S86 -3885 126 1080 S36 -4585 126 1130 G291 -5327 126 1180	G191	-6027	126
1031 S85 -3899 261 1081 S35 -4599 261 1131 G289 -5341 261 1181	G189	-6041	261
1032 S84 -3913 126 1082 S34 -4613 126 1132 G287 -5355 126 1182	G187	-6055	126
1033 S83 -3927 261 1083 S33 -4627 261 1133 G285 -5369 261 1183	G185	-6069	261
1034 S82 -3941 126 1084 S32 -4641 126 1134 G283 -5383 126 1184	G183	-6083	126
1035 S81 -3955 261 1085 S31 -4655 261 1135 G281 -5397 261 1185	G181	-6097	261
1036 S80 -3969 126 1086 S30 -4669 126 1136 G279 -5411 126 1186	G179	-6111	126
1037 S79 -3983 261 1087 S29 -4683 261 1137 G277 -5425 261 1187	G177	-6125	261
1038 S78 -3997 126 1088 S28 -4697 126 1138 G275 -5439 126 1188	G175	-6139	126
1039 S77 -4011 261 1089 S27 -4711 261 1139 G273 -5453 261 1189	G173	-6153	261
1040 S76 -4025 126 1090 S26 -4725 126 1140 G271 -5467 126 1190	G171	-6167	126
1041 S75 -4039 261 1091 S25 -4739 261 1141 G269 -5481 261 1191	G169	-6181	261
1042 S74 -4053 126 1092 S24 -4753 126 1142 G267 -5495 126 1192	G167	-6195	126
1043 S73 -4067 261 1093 S23 -4767 261 1143 G265 -5509 261 1193	G165	-6209	261
1044 S72	G163	-6223	126
1045 S71	G161	-6237	261
1046 S70 -4109 126 1096 S20 -4809 126 1146 G259 -5551 126 1196	G159	-6251	126
1047 S69	G157	-6265	261
1048 S68 -4137 126 1098 S18 -4837 126 1148 G255 -5579 126 1198	G155	-6279	126
1049 S67 -4151 261 1099 S17 -4851 261 1149 G253 -5593 261 1199	G153	-6293	261
1050 S66 -4165 126 1100 S16 -4865 126 1150 G251 -5607 126 1200	G151	-6307	126



No.	Pad name	Χ	Υ	No.	Pad name	Χ	Υ
1201	G149	-6321	261	1251	G49	-7021	261
1202	G147	-6335	126	1252	G47	-7035	126
1203	G145	-6349	261	1253	G45	-7049	261
1204	G143	-6363	126	1254	G43	-7063	126
1205	G141	-6377	261	1255	G41	-7077	261
1206	G139	-6391	126	1256	G39	-7091	126
1207	G137	-6405	261	1257	G37	-7105	261
1208	G135	-6419	126	1258	G35	-7119	126
1209	G133	-6433	261	1259	G33	-7133	261
1210	G131	-6447	126	1260	G31	-7147	126
1211	G129	-6461	261	1261	G29	-7161	261
1212	G127	-6475	126	1262	G27	-7175	126
1213	G125	-6489	261	1263	G25	-7189	261
1214	G123	-6503	126	1264	G23	-7203	126
1215	G121	-6517	261	1265	G21	-7217	261
1216	G119	-6531	126	1266	G19	-7231	126
1217	G117	-6545	261	1267	G17	-7245	261
1218	G115	-6559	126	1268	G15	-7259	126
1219	G113	-6573	261	1269	G13	-7273	261
1220	G111	-6587	126	1270	G11	-7287	126
1221	G109	-6601	261	1271	G9	-7301	261
1222	G107	-6615	126	1272	G7	-7315	126
1223	G105	-6629	261	1273	G5	-7329	261
1224	G103	-6643	126	1274	G3	-7343	126
1225	G101	-6657	261	1275	G1	-7357	261
1226	G99	-6671	126	1276	DUMMY	-7371	126
1227	G97	-6685	261	1277	DUMMY	-7385	261
1228	G95	-6699	126	1278	DUMMY	-7399	126
1229	G93	-6713	261				
1230	G91	-6727	126				
1231	G89	-6741	261				
1232	G87	-6755	126				
1233	G85	-6769	261				
1234	G83	-6783	126				
1235	G81	-6797	261				
1236	G79	-6811	126				
1237	G77	-6825	261				
1238	G75	-6839	126				
1239	G73	-6853	261				
1240	G71	-6867	126				
1241	G69	-6881	261				
1	1		1				

1242 G67

1243 G65

1244 G63

1245 G61

1246 G59

1247 G57

1248 G55

1250 G51

G53

-6895

-6909

-6923

-6937

-6951

-6965

-6993


-7007

Alignment mark	Χ	Υ
Left COG Align	-7480	260
Right COG Align	7480	260





BUMP Size







6. Block Function Description

MCU System Interface

ILI9340 provides four kinds of MCU system interface with 8080- I /8080- II series parallel interface and 3-/4-line serial interface. The selection of the given interfaces are done by external IM [3:0] pins and shown as below:

IM3	IM2	IM1	IMO	MCU-Interface Mode		Pins in use	
IIVIO	IIVIZ	IIVII	IIVIO	MCO-interface Mode	Register/Content	GRAM	
0	0	0	0	8080 MCU 8-bit bus interface I	D[7:0]	D[7:0],WRX,RDX,CSX,D/CX	
0	0	0	1	8080 MCU 16-bit bus interface I	D[7:0]	D[15:0] ,WRX,RDX,CSX,D/CX	
0	0	1	0	8080 MCU 9-bit bus interface I	D[7:0] D[8:0] ,WRX,RDX,CSX,D/0		
0	0	1	1	8080 MCU 18-bit bus interface I	D[7:0]	D[17:0] ,WRX,RDX,CSX,D/CX	
0	1	0	1	3-wire 9-bit data serial interface I		SCL,SDA,CSX	
0	1	1	0	4-wire 8-bit data serial interface I		SCL,SDA,D/CX,CSX	
1	0	0	0	8080 MCU 16-bit bus interface $ \mathrm{II} $	D[8:1]	D[17:10], D[8:1] , WRX,RDX,CSX,D/CX	
1	0	0	1	8080 MCU 8-bit bus interface II	D[17:10]	D[17:10], WRX,RDX,CSX,D/CX	
1	0	1	0	8080 MCU 18-bit bus interface $ \mathbb{I} $	D[8:1]	D[17:0] , WRX,RDX,CSX,D/CX D	
1	0	1	1	8080 MCU 9-bit bus interface II	D[17:10]	[17:9] , WRX,RDX,CSX,D/CX	
1	1	0	1	3-wire 9-bit data serial interface $ \mathbb{I} $	SCL,SDI,SDO, CSX		
1	1	1	0	4-wire 8-bit data serial interface II	SCL,SDI,D/CX,SDO, CSX		

In 8080- I /8080- II series parallel interface, the registers are accessed by the D[17:0] data pins.

	8080- I	Series	i		8080- п	Series		Operation
CSX	D/CX	RDX	WRX	CSX	D/CX	RDX	WRX	
"L"	"L"	"H"		"L"	"L"	"H"		Write command
"L"	"H"		"H"	"L"	"H"		"H"	Read parameter
"L"	"H"	"H"		"L"	"H"	"H"		Write parameter

Parallel RGB Interface

ILI9340 also supports the RGB interface for displaying a moving picture. When the RGB interface is selected, display operation is synchronized with externally signals, VSYNC, HSYNC, and DOTCLK and input display data is written in synchronization with these signals according to the polarity of enable signal (DE).

Graphic RAM (GRAM)

GRAM is a graphic RAM to store display data. GRAM size is 172,800 bytes with 18 bits per pixel for a maximum 240(RGB) x320 dot graphic display.

Grayscale Voltage Generating Circuit

Grayscale voltage generating circuit generates a liquid crystal drive voltage, which corresponds to grayscale level set in the gamma correction register. ILI9340 can display maximum 262,144 colors.





Power Supply Circuit

The LCD drive power supply circuit generates the voltage levels as GVDD, VGH, VGL and VCOM for driving TFT LCD panel.

Timing controller

The timing controller generates all the timing signals for display and GRAM access.

Oscillator

ILI9340 incorporates RC oscillator circuit and output a stable output frequency for operation.

Panel Driver Circuit

Liquid crystal display driver circuit consists of 720-output source driver (S1~S720), 320-output gate driver (G1~G320), and VCOM signal.





7. Function Description

7.1. MCU interfaces

ILI9340 provides the 8-/9-/16-/18-bit parallel system interface for 8080- I /8080- II series, and 3-/4-line serial system interface for serial data input. The input system interface is selected by external pins IM [3:0] and the bit formal per pixel color order is selected by DBI [2:0] bits of 3Ah register.

7.1.1. MCU interface selection

The selection of interface is done by setting external pins IM [3:0] as shown in the following table.

IM3	IM2	IM1	IMO	MOLL Interfered Marks		Pins in use
IIVI3	IIVIZ	IIVII	IM0	MCU-Interface Mode	Register/Content	GRAM
0	0	0	0	8080 MCU 8-bit bus interface I	D[7:0]	D[7:0],WRX,RDX,CSX,D/CX
0	0	0	1	8080 MCU 16-bit bus interface I	D[7:0]	D[15:0] ,WRX,RDX,CSX,D/CX
0	0	1	0	8080 MCU 9-bit bus interface I	D[7:0]	D[8:0] ,WRX,RDX,CSX,D/CX
0	0	1	1	8080 MCU 18-bit bus interface I	D[7:0]	D[17:0] ,WRX,RDX,CSX,D/CX
0	1	0	1	3-wire 9-bit data serial interface I		SCL,SDA,CSX
0	1	1	0	4-wire 8-bit data serial interface I		SCL,SDA,D/CX,CSX
1	0	0	0	8080 MCU 16-bit bus interface II	D[8:1]	D[17:10], D[8:1] , WRX,RDX,CSX,D/CX
1	0	0	1	8080 MCU 8-bit bus interface II	D[17:10]	D[17:10], WRX,RDX,CSX,D/CX
1	0	1	0	8080 MCU 18-bit bus interface II	D[8:1]	D[17:0] , WRX,RDX,CSX,D/CX D
1	0	1	1	8080 MCU 9-bit bus interface II	D[17:10]	[17:9] , WRX,RDX,CSX,D/CX
1	1	0	1	3-wire 9-bit data serial interface Ⅱ	I SCL,SDI,SDO, CSX	
1	1	1	0	4-wire 8-bit data serial interface Ⅱ	e II SCL,SDI,D/CX,SDO, CSX	





7.1.2. 8080- I Series Parallel Interface

ILI9340 can be accessed via 8-/9-/16-/18-bit MCU 8080- I series parallel interface. The chip-select CSX (active low) is used to enable or disable ILI9340 chip. The RESX (active low) is an external reset signal. WRX is the parallel data write strobe, RDX is the parallel data read strobe and D[17:0] is parallel data bus.

ILI9340 latches the input data at the rising edge of WRX signal. The D/CX is the signal of data/command selection. When D/CX='1', D [17:0] bits are display RAM data or command's parameters. When D/CX='0', D [17:0] bits are commands.

The 8080- I series bi-directional interface can be used for communication between the MCU controller and LCD driver chip. The 8080- I Interface selection is done when IM3 pin is low state (VSS level). Interface bus width can be selected by IM [2:0] bits.

The selection of 8080- I series parallel interface is shown as the table in the following.

IM3	IM2	IM1	IM0	MCU-Interface Mode	CSX	WRX	RDX	D/CX	Function
					"L"		"H"	"L"	Write command code.
	•		•	8080 MCU 8-bit bus interface T	"L"	"H"		"H"	Read internal status.
0	0	0	0	6000 MCO 6-bit bus interface 1	"L"	ſ	"H"	"H"	Write parameter or display data.
					"L"	"H"	ſ	"H"	Reads parameter or display data.
					"L"	ſ	"H"	"L"	Write command code.
				8080 MCU 16-bit bus interface T	"L"	"H"	ſ	"H"	Read internal status.
0	0	0	1	8080 MCO 18-bit bus interface 1	"L"	ſ	"H"	"H"	Write parameter or display data.
					"L"	"H"	ſ	"H"	Reads parameter or display data.
					"L"	ſ	"H"	"L"	Write command code.
				8080 MCU 9-bit bus interface T	"L"	"H"	ſ	"H"	Read internal status.
0	0	1	0	8080 MCO 9-bit bus interface 1	"L"	ſ	"H"	"H"	Write parameter or display data.
					"L"	"H"	ſ	"H"	Reads parameter or display data.
					"L"	ſ	"H"	"L"	Write command code.
				2020 MOLL 19 bit bug interfece.	"L"	"H"	ſſ	"H"	Read internal status.
0	0	1	1	8080 MCU 18-bit bus interface I	"L"	ſ	"H"	"H"	Write parameter or display data.
					"L"	"H"		"H"	Reads parameter or display data.







7.1.3. Write Cycle Sequence

The WRX signal is driven from high to low and then be pulled back to high during the write cycle. The host processor provides information during the write cycle when the display module captures the information from host processor on the rising edge of WRX. When the D/CX signal is driven to low level, then input data on the interface is interpreted as command information. The D/CX signal also can be pulled high level when the data on the interface is RAM data or command's parameter.

The following figure shows a write cycle for the 8080- I MCU interface.



Note: WRX is an unsynchronized signal (It can be stopped)











7.1.4. Read Cycle Sequence

The RDX signal is driven from high to low and then allowed to be pulled back to high during the read cycle. The display module provides information to the host processor during the read cycle while the host processor reads the display module information on the rising edge of RDX signal. When the D/CX signal is driven to low level, then input data on the interface is interpreted as command. The D/CX signal also can be pulled high level when the data on the interface is RAM data or command parameter.

The following figure shows the read cycle for the 8080- I MCU interface.



Note: RDX is an unsynchronized signal (It can be stopped).



Note: Read data is only valid when the D/CX input is pulled high. If D/CX is driven low during read then the display information outputs will be High-Z.





7.1.5. 8080- II Series Parallel Interface

ILI9340 can be accessed via 8-/9-/16-/18-bit MCU 8080- II series parallel interface. The chip-select CSX (active low) is used to enable or disable ILI9340 chip. The RESX (active low) is an external reset signal. WRX is the parallel data write strobe, RDX is the parallel data read strobe and D[17:0] is parallel data bus.

ILI9340 latches the input data at the rising edge of WRX signal. The D/CX is the signal of data/command selection. When D/CX='1', D [17:0] bits are display RAM data or command's parameters. When D/CX='0', D [17:0] bits are commands.

The $8080-\Pi$ series bi-directional interface can be used for communication between the MCU controller and LCD driver chip. The $8080-\Pi$ Interface selection is done when IM3 pin is high state (VDDI level). Interface bus width can be selected by IM [2:0] bits.

The selection of 8080- $\rm II$ series parallel interface is shown as the table in the following.

IM3	IM2	IM1	IM0	MCU-Interface Mode	CSX	WRX	RDX	D/CX	Function
					"L"		"H"	"L"	Write command code.
	•	•	•	8080 MCU 16-bit bus interface Ⅱ	"L"	"H"		"H"	Read internal status.
1	0	0	0	8000 MCO 16-bit bus litteriace II	"L"		"H"	"H"	Write parameter or display data.
					"L"	"H"	ſ	"H"	Reads parameter or display data.
					"L"		"H"	"L"	Write command code.
	•	•	_	8080 MCU 8-bit bus interface II	"L"	"H"		"H"	Read internal status.
1	0	0	1	0000 MICO 6-bit bus interface II	"L"		"H"	"H"	Write parameter or display data.
					"L"	"H"	ſ	"H"	Reads parameter or display data.
					"L"	ſ	"H"	"L"	Write command code.
	•		•	8080 MCU 18-bit bus interface Ⅱ	"L"	"H"	ſ	"H"	Read internal status.
1	0	1	0	0000 MICO 10-bit bus interface II	"L"		"H"	"H"	Write parameter or display data.
					"L"	"H"		"H"	Reads parameter or display data.
					"L"	ſ	"H"	"L"	Write command code.
				8080 MCU 9-bit bus interface Ⅱ	"L"	"H"	J	"H"	Read internal status.
1	0	1	1	OOOO MOO 3-DIT DA2 IIITEIIGCE II	"L"		"H"	"H"	Write parameter or display data.
					"L"	"H"	ſ	"H"	Reads parameter or display data.







7.1.6. Write Cycle Sequence

The WRX signal is driven from high to low and then be pulled back to high during the write cycle. The host processor provides information during the write cycle when the display module captures the information from host processor on the rising edge of WRX. When the D/CX signal is driven to low level, then input data on the interface is interpreted as command information. The D/CX signal also can be pulled high level when the data on the interface is RAM data or command's parameter.

The following figure shows a write cycle for the 8080- II MCU interface.



Note: WRX is an unsynchronized signal (It can be stopped)











7.1.7. Read Cycle Sequence

The RDX signal is driven from high to low and then allowed to be pulled back to high during the read cycle. The display module provides information to the host processor during the read cycle while the host processor reads the display module information on the rising edge of RDX signal. When the D/CX signal is driven to low level, then input data on the interface is interpreted as command. The D/CX signal also can be pulled high level when the data on the interface is RAM data or command parameter.

The following figure shows the read cycle for the 8080- II MCU interface.



Note: RDX is an unsynchronized signal (It can be stopped).



Note: Read data is only valid when the D/CX input is pulled high. If D/CX is driven low during read then the display information outputs will be High-Z.





7.1.8. Serial Interface

The selection of interface is done by IM [3:0] bits. Please refer to the Table in the following.


IM3	IM2	IM1	IM0	MCU-Interface Mode	CSX	D/CX	SCL	Function
0	1	0	1	3-line serial interface	"L"	-		Read/Write command, parameter or display data.
0	1	1	0	4-line serial interface	"L"	'H/L"	ſ	Read/Write command, parameter or display data.
1	1	0	1	3-line serial interface	"L"	-	ſ	Read/Write command, parameter or display data.
1	1	1	0	4-line serial interface	"L"	'H/L"	ſ	Read/Write command, parameter or display data.

ILI9340 supplies 3-lines/ 9-bit and 4-line/8-bit bi-directional serial interfaces for communication between host and ILI9340. The 3-line serial mode consists of the chip enable input (CSX), the serial clock input (SCL) and serial data Input/Output (SDA or SDI/SDO). The 4-line serial mode consists of the Data/Command selection input (D/CX), chip enable input (CSX), the serial clock input (SCL) and serial data Input/Output (SDA or SDI/SDO) for data transmission. The data bus (D [17:0]), which are not used, must be connected to GND. Serial clock (SCL) is used for interface with MCU only, so it can be stopped when no communication is necessary.


7.1.9. Write Cycle Sequence

The write mode of the interface means that host writes commands or data to ILI9340. The 3-lines serial data packet contains a data/command select bit (D/CX) and a transmission byte. If the D/CX bit is "low", the transmission byte is interpreted as a command byte. If the D/CX bit is "high", the transmission byte is stored as the display data RAM (Memory write command), or command register as parameter.


Any instruction can be sent in any order to ILI9340 and the MSB is transmitted first. The serial interface is initialized when CSX is high status. In this state, SCL clock pulse and SDA data are no effect. A falling edge on CSX enables the serial interface and indicates the start of data transmission. See the detailed data format for 3-/4-line serial interface.







Host processor drives the CSX pin to low and starts by setting the D/CX bit on SDA. The bit is read by ILI9340 on the first rising edge of SCL signal. On the next falling edge of SCL, the MSB data bit (D7) is set on SDA by the host. On the next falling edge of SCL, the next bit (D6) is set on SDA. If the optional D/CX signal is used, a byte is eight read cycle width. The 3/4-line serial interface writes sequence described in the figure as below.









7.1.10. Read Cycle Sequence


The read mode of interface means that the host reads register's parameter or display data from ILI9340. The host has to send a command (Read ID or register command) and then the following byte is transmitted in the opposite direction. ILI9340 latches the SDA (input data) at the rising edges of SCL (serial clock), and then shifts SDA (output data) at falling edges of SCL (serial clock). After the read status command has been sent, the SDA line must be set to tri-state and no later than at the falling edge of SCL of the last bit. The read mode has three types of transmitted command data (8-/24-/32-bit) according command code.

3-wire Serial Interface Protocol













4-wire Serial Interface Protocol

4-wire Serial Protocol (for RDID1/RDID2/RDID3/0Ah/0Bh/0Ch/0Dh/0Eh/0Fh command: 8-bit read)




4-wire Serial Protocol (for RDDID command: 24-bit read)





ILI9340









7.1.11. Data Transfer Break and Recovery

If there is a break in data transmission by RESX pulse, while transferring a command or frame memory data or multiple parameter command data, before Bit D0 of the byte has been completed, then the driver will reject the previous bits and have reset the interface such that it will be ready to receive command data again when the chip select pin (CSX) is activated after RESX have been high state.




If there is a break in data transmission by CSX pulse, while transferring a command or frame memory data or multiple parameter command data, before Bit D0 of the byte has been completed, then the driver will reject the previous bits and have reset the interface such that it will be ready to receive the same byte re-transmitted when the chip select pin (CSX) is next activated.




If a two or more parameter command is being sent and a break occurs while sending any parameter before the last one and if the host then sends a new command rather than continue to send the remained parameters that was interrupted, then the parameters which had been successfully sent are stored and the parameter where the break occurred is rejected. The interface is ready to receive next byte as shown below.





If a two or more parameter command is being sent and a break occurs by the other command before the last one is sent, then the parameters which had been successfully sent are stored and the other parameter of that command remains previous value.








7.1.12. Data Transfer Pause

It will be possible when transferring a command, frame memory data or multiple parameter data to invoke a pause in the data transmission. If the chip select pin (CSX) is released to high state after a whole byte of a frame memory data or multiple parameter data has been completed, then ILI9340 will wait and continue the frame memory data or parameter data transmission from the point where it was paused. If the chip select pin is released after a whole byte of a command has been completed, then the display module will receive either the command's parameters (if appropriate) or a new command when the chip select pin is next enabled as shown below.

This applies to the following 4 conditions:


- 1) Command-Pause-Command
- 2) Command-Pause-Parameter
- 3) Parameter-Pause-Command
- 4) Parameter-Pause-Parameter








7.1.13. Serial Interface Pause (3_wire)



7.1.14. Parallel Interface Pause








7.1.15. Data Transfer Mode

ILI9340 can provide two different kinds of color depth (16-bit/pixel and 18-bit/pixel) display data to the graphic RAM. The data format is described for each interface. Data can be downloaded to the frame memory by 2 methods.

7.1.16. Data Transfer Method 1

The image data is sent to the frame memory in the successive frame writing, each time the frame memory is filled by image data, the frame memory pointer is reset to the start point and the next frame is written.



7.1.17. Data Transfer Method 2

Image data is sent and at the end of each frame memory download, a command is sent to stop frame memory writing. Then start memory write command is sent, and a new frame is downloaded.

Start						Stop	
Start Frame Memory Write	Image Data Frame 1	Any Command	Start Frame Memory Write	Image Data Frame 2	Any Command	 Any Command	

Note 1: These methods are applied to all data transfer color modes on both serial and parallel interfaces.

Note 2: The frame memory can contain both odd and even number of pixels for both methods. Only complete pixel data will be stored in the frame memory.





7.2. RGB Interface

7.2.1. RGB Interface Selection

ILI9340 has two kinds of RGB interface and these interfaces can be selected by RCM [1:0] bits. When RCM [1:0] bits are set to "10", the DE mode is selected which utilizes VSYNC, HSYNC, DOTCLK, DE, D [17:0] pins; when RCM [1:0] bits are set to "11", the SYNC mode is selected which utilizes which utilizes VSYNC, HSYNC, DOTCLK, D [17:0] pins. Using RGB interface must selection serial interface.

ILI9340 supports several pixel formats that can be selected by DPI [2:0] bits of "Pixel Format Set (3Ah)" and RIM bit of RF6h command. The selection of a given interfaces is done by setting RCM [1:0] and DPI [2:0] as show in the following table.

RCM	l[1:0]	RIM	DI	DPI[2:0		RGB Interface Mode	RGB Mode	Used Pins		
1	0	0	1	1	0	18-bit RGB interface (262K colors)		VSYNC, HSYNC, DE, DOTCLK,D[17:0]		
1	0	0	1	0	1	16-bit RGB interface (65K colors)	DE Mode	VSYNC, HSYNC, DE, DOTCLK, D[17:13] & D[11:1]		
1	0	1	1	1	0	6-bit RGB interface (262K colors)	Valid data is determined by the DE signal	VSYNC, HSYNC, DE, DOTCLK, D[5:0]		
1	0	1	1	0	1	6-bit RGB interface (65K colors)		VSYNC, HSYNC, DE, DOTCLK, D[5:0]		
1	1	0	1	1	0	18-bit RGB interface (262K colors)		VSYNC, HSYNC, DOTCLK, D[17:0]		
1	1	0	1	0	1	16-bit RGB interface (65K colors)	SYNC Mode In SYNC mode, DE signal is ignored;	VSYNC, HSYNC, DOTCLK, D[17:13] & D[11:1]		
1	1	1	1	1	0	6-bit RGB interface (262K colors)	blanking porch is determined by B5h command.	VSYNC, HSYNC, DOTCLK, D[5:0]		
1	1	1	1	0	1	6-bit RGB interface (65K colors)		VSYNC, HSYNC, DOTCLK, D[5:0]		

16-bit data bus interface (D[17:13] & D[11:1] is used), DPI[2:0] = 101, and RIM=0

	017	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
16bpp Frame Memory Write	R[4]	R[3]	R[2]	R[1]	R[0]		G [5]	G[4]	G[3]	G[2]	G[1]	G[0]	B[4]	B[3]	B[2]	B[1]	B[0]	

The LSB data of redblue color depends on the EPF[1:0] setting.

6-bit data bus interface (D[5:0] is used) , DPI[2:0] = 110 , and RIM=1

	D5	D4	D3	D2	D1	D0	D5	D4	D3	D2	D1	D0	D5	D4	D3	D2	D1	D0
18bpp Frame Memory Write	R[5]	R[4]	R[3]	R[2]	R[1]	R[0]	G[5]	G[4]	G[3]	G[2]	G[1]	G[0]						B[0]

6-bit data bus interface (D[5:0] is used), DPI[2:0] = 101, and RIM=1

	D5	D4	D3	D2	D1	D0	D5	D4	D3	D2	D1	D0	D5	D4	D3	D2	D1	D0
16bpp Frame Memory Write	R[4]	R[3]	R[2]	R[1]	R[0]		G[5]	G[4]	G[3]	G[2]	G[1]	G[0]		B[3]	B[2]	B[1]		

The LSB data of redblue color depends on the EPF[1:0] setting .

Pixel clock (DOTCLK) is running all the time without stopping and used to enter VSYNC, HSYNC, DE and D [17:0] states when there is a rising edge of the DOTCLK. The DOTCLK cannot be used as continues internal






clock for other functions of the display module. Vertical synchronization (VSYNC) is used to tell when there is received a new frame of the display. This is low enable and its state is read to the display module by a rising edge of the DOTCLK signal.

Horizontal synchronization (HSYNC) is used to tell when there is received a new line of the frame. This is low enable and its state is read to the display module by a rising edge of the DOTCLK signal.

In DE mode, Data Enable (DE) is used to tell when there is received RGB information that should be transferred on the display. This is a high enable and its state is read to the display module by a rising edge of the DOTCLK signal. D [17:0] are used to tell what is the information of the image that is transferred on the display (When DE= '0' (low) and there is a rising edge of DOTCLK). D [17:0] can be '0' (low) or '1' (high). These lines are read by a rising edge of the DOTCLK signal. In SYNC mode, the valid display data in inputted in pixel unit via D [17:0] according to HFP/HBP settings of HSYNC signal and VFP/VBP setting of VSYNC. In both RGB interface modes, the input display data is written to GRAM first then outputs corresponding source voltage according the gray data from GRAM.



Parameters	Symbols	Condition	Min.	Тур.	Max.	Units
Horizontal Synchronization	Hsync		2	10	16	DOTCLK
Horizontal Back Porch	HBP		2	20	24	DOTCLK
Horizontal Back Porch(By pass mode)*	HBP(BP)		58	64	200	DOTCLK
Horizontal Address	HAdr		-	240	-	DOTCLK
Horizontal Front Porch	HFP		2	10	16	DOTCLK
Vertical Synchronization	Vsync		1	2	4	Line
Vertical Back Porch	VBP		1	2	ı	Line
Vertical Address	VAdr		1	320	ı	Line
Vertical Front Porch	VFP		3	4	-	Line

Note1: HBP setting need to 3 times in RGB 6/6/6 by pass mode. It can set HBP[0:8] in RB5h.





Typical values are setting example when used with panel resolution 240 x 320 (QVGA), clock frequency 6.35MHz and frame frequency about 70Hz.

Notes:

- 1. Vertical period (one frame) shall be equal to the sum of Vsync + VBP + VAdr + VFP.
- 2. Horizontal period (one line) shall be equal to the sum of Hsync + HBP + HAdr + HFP.
- 3. Control signals PCLK and Hsync shall be transmitted as specified at all times while valid pixels are transferred between the host processor and the display module.

Also make sure that

(Number of PCLK per 1 line) ≥ (Number of RTN clock) x Division ratio (DIV) x PCDIV

Setting Example for Display Control Clock in RGB Interface Operation

Register Display operation using DPI is in synchronization with internal clock PCLKD which is generated by dividing DOTCLK.

PCDIV [5:0]: Number of DOTCLK during internal clock PCLKD's high / low period. In units of 1 clock.

PCDIV specifying DOTCLK's division ratio, are determined so that difference between PCLKD's frequency and internal oscillation clock 615KHz is the smallest. Set PCDIV follow the restriction (Number of PCLK in 1H) ≥ (Number of RTN clock) x Division ratio (DIV) x PCDIV.

<u>Setting Example:</u> To set frame frequency to 70Hz:

Internal Clock


```
Internal Oscillation Clock: 615KHz DIV[1:0] = 2'b0 (x 1/1) RTN[4:0] = 5'h1b (27 clocks) FP = 7'h2 (2 lines), BP = 7'h2 (2 lines), NL = 6'h27 (320 lines)
```

DOTCLK

Frame Rate → 70.30Hz

```
HSYNC = 10 \ CLK \\ HBP = 20 \ CLK \\ HFP=10 \ CLK \\ 70Hz \times (2 + 320 + 2) \ lines \times (10 + 20 + 240 + 10) \ clocks = 6.35 MHz \\ DOTCLK \ frequency = 6.35 MHz \\ 6.35 \ MHz / 615 KHz = 10.32 \qquad Set \ PCDIV \ so \ that \ PCLK \ is \ divided \ by \ 10. \\ external \ fosc = 6.35 \ MHz / 10 = 635 KHz \\ PCDIV = [ \ 6.35 MHz / 635 KHz ) / 2 ] - 1 = 4 \\ PCDIV[5:0] = 6'h04 \ (10 \ DOTCLK)
```










7.2.2. RGB Interface Timing

The timing chart of 18-/16-bit RGB interface mode is shown as below.



VLW: VSYNC Low Width HLW: HSYNC Low Width


DTST: Data Transfer Startup Time

Note 1: The DE signal is not needed when RGB interface SYNC mode is selected.

Note 2: VSPL='0', HSPL='0', DPL='0' and EPL='1' of "Interface Mode Control (B0h)" command.



The timing chart of 6-bit RGB interface mode is shown as below:



VLW: VSYNC Low Width HLW: HSYNC Low Width

DTST: Data Transfer Startup Time

Note 1: The DE signal is not needed when RGB interface SYNC mode is selected.

Note 2: VSPL='0', HSPL='0', DPL='0' and EPL='1' of "Interface Mode Control (B0h)" command.


Note 3: In 6-bit RGB interface mode, each dot of one pixel (R, G and B) is transferred in synchronization with DOTCLK.

Note 4: In 6-bit RGB interface mode, set the cycles of VSYNC, HSYNC and DE to 3 multiples of DOTCLK.




7.3. VSYNC Interface

ILI9340 supports the VSYNC interface in synchronization with the frame-synchronizing signal VSYNC to display the moving picture with the 8080- I /8080- I system interface. When the VSYNC interface is selected to display a moving picture, the minimum GRAM update speed is limited and the VSYNC interface is enabled by setting DM[1:0] = "10" and RM = "0".




In the VSYNC mode, the display operation is synchronized with the internal clock and VSYNC input and the frame rate is determined by the pulse rate of VSYNC signal. All display data are stored in GRAM to minimize total data transfer required for moving picture display.









The VSYNC interface has the minimum speed limitation of writing data to the internal GRAM via the system interface, which are calculated from the following formula.

Internal clock frequency (fosc.) [Hz] = FrameFrequency x (DisplayLine (NL) + FrontPorch (VFP) + BackPorch (VBP)) x ClockCyclePerLines (RTN) x FrequencyFluctuation.

$$\textit{Minimum RAM write speed [Hz]} > \frac{240 \times \textit{DisplayLines(NL)}}{[\textit{BackPorch(VBP)} + \textit{DisplayLines(NL)} - \textit{margins]} \times \textit{Clocks per line} \times (1/\textit{fosc})}$$

Note: When the RAM write operation does not start from the falling edge of VSYNC, the time from the falling edge of VSYNC until the start of RAM write operation must also be taken into account.

An example of minimum GRAM writing speed and internal clock frequency in VSYNC interface mode is as below.

[Example]

Display size: 240 RGB × 320 lines Lines: 320 lines (NL = 100111)

Back porch: 2 lines (VBP = 0000010) Front porch: 2 lines (VFP = 0000010)

Frame frequency: 70 Hz Frequency fluctuation: 10%

Internal oscillator clock (fosc.) [Hz] = $70 \times [320+2+2] \times 27$ clocks $\times (1.1/0.9) = 748$ KHz






When calculate the internal clock frequency, the oscillator variation is needed to be taken into consideration. In the above example, the calculated internal clock frequency with ±10% margin variation is considered and ensures to complete the display operation within one VSYNC cycle. The causes of frequency variation come from fabrication process of LSI, room temperature, external resistors and VCI voltage variation.

Minimum speed for RAM writing [Hz] > $240 \times 320 \times 748 \text{K} / [(2 + 320 - 2) \text{lines} \times 27 \text{clocks}] = 6.65 \text{ MHz}$

The above theoretical value is calculated based on the premise that the ILI9340 starts to write data into the internal GRAM on the falling edge of VSYNC. There must at least be a margin of 2 lines between the physical display line and the GRAM line address where data writing operation is performed. The GRAM write speed of 6.65MHz or more will guarantee the completion of GRAM write operation before the ILI9340 starts to display the GRAM data on the screen and enable to rewrite the entire screen without flicker.

Notes in using the VSYNC interface

- 1. The minimum GRAM write speed must be satisfied and the frequency variation must be taken into consideration.
- 2. The display frame rate is determined by the VSYNC signal and the period of VSYNC must be longer than the scan period of an entire display.
- 3. When switching from the internal clock operation mode (DM[1:0] = "00") to the VSYNC interface mode or inversely, the switching starts from the next VSYNC cycle, i.e. after completing the display of the frame.
- 4. The partial display, vertical scroll, and interlaced scan functions are not available in VSYNC interface mode.







7.4. Color Depth Conversion Look Up Table

When ILI9340 operates in parallel 16-bit interface, the color depth conversion is done by look-up table and extend input data format to 18-bit. See the detailed for look-up table of color depth conversion.

R input (5-bit) 16-bit/pixel –mode 65,536 colors	R output (6-bit) 18-bit/pixel –mode 262,144 colors	Command Code (0x2Dh) RGBSET Parameter
00000	R ₀₀₅ R ₀₀₄ R ₀₀₃ R ₀₀₂ R ₀₀₁ R ₀₀₀	1
00001	R ₀₁₅ R ₀₁₄ R ₀₁₃ R ₀₁₂ R ₀₁₁ R ₀₁₀	2
00010	R ₀₂₅ R ₀₂₄ R ₀₂₃ R ₀₂₂ R ₀₂₁ R ₀₂₀	3
00011	R ₀₃₅ R ₀₃₄ R ₀₃₃ R ₀₃₂ R ₀₃₁ R ₀₃₀	4
00100	R ₀₄₅ R ₀₄₄ R ₀₄₃ R ₀₄₂ R ₀₄₁ R ₀₄₀	5
00101	R ₀₅₅ R ₀₅₄ R ₀₅₃ R ₀₅₂ R ₀₅₁ R ₀₅₀	6
00110	R ₀₆₅ R ₀₆₄ R ₀₆₃ R ₀₆₂ R ₀₆₁ R ₀₆₀	7
00111	R ₀₇₅ R ₀₇₄ R ₀₇₃ R ₀₇₂ R ₀₇₁ R ₀₇₀	8
01000	R ₀₈₅ R ₀₈₄ R ₀₈₃ R ₀₈₂ R ₀₈₁ R ₀₈₀	9
01001	R ₀₉₅ R ₀₉₄ R ₀₉₃ R ₀₉₂ R ₀₉₁ R ₀₉₀	10
01010	R ₁₀₅ R ₁₀₄ R ₁₀₃ R ₁₀₂ R ₁₀₁ R ₁₀₀	11
01011	R ₁₁₅ R ₁₁₄ R ₁₁₃ R ₁₁₂ R ₁₁₁ R ₁₁₀	12
01100	R ₁₂₅ R ₁₂₄ R ₁₂₃ R ₁₂₂ R ₁₂₁ R ₁₂₀	13
01101	R ₁₃₅ R ₁₃₄ R ₁₃₃ R ₁₃₂ R ₁₃₁ R ₁₃₀	14
01110	R ₁₄₅ R ₁₄₄ R ₁₄₃ R ₁₄₂ R ₁₄₁ R ₁₄₀	15
01111	R ₁₅₅ R ₁₅₄ R ₁₅₃ R ₁₅₂ R ₁₅₁ R ₁₅₀	16
10000	R ₁₆₅ R ₁₆₄ R ₁₆₃ R ₁₆₂ R ₁₆₁ R ₁₆₀	17
10001	R ₁₇₅ R ₁₇₄ R ₁₇₃ R ₁₇₂ R ₁₇₁ R ₁₇₀	18
10010	R ₁₈₅ R ₁₈₄ R ₁₈₃ R ₁₈₂ R ₁₈₁ R ₁₈₀	19
10011	R ₁₉₅ R ₁₉₄ R ₁₉₃ R ₁₉₂ R ₁₉₁ R ₁₉₀	20
10100	R ₂₀₅ R ₂₀₄ R ₂₀₃ R ₂₀₂ R ₂₀₁ R ₂₀₀	21
10101	R ₂₁₅ R ₂₁₄ R ₂₁₃ R ₂₁₂ R ₂₁₁ R ₂₁₀	22
10110	R ₂₂₅ R ₂₂₄ R ₂₂₃ R ₂₂₂ R ₂₂₁ R ₂₂₀	23
10111	R ₂₃₅ R ₂₃₄ R ₂₃₃ R ₂₃₂ R ₂₃₁ R ₂₃₀	24
11000	R ₂₄₅ R ₂₄₄ R ₂₄₃ R ₂₄₂ R ₂₄₁ R ₂₄₀	25
11001	R ₂₅₅ R ₂₅₄ R ₂₅₃ R ₂₅₂ R ₂₅₁ R ₂₅₀	26
11010	R ₂₆₅ R ₂₆₄ R ₂₆₃ R ₂₆₂ R ₂₆₁ R ₂₆₀	27
11011	R ₂₇₅ R ₂₇₄ R ₂₇₃ R ₂₇₂ R ₂₇₁ R ₂₇₀	28
11100	R ₂₈₅ R ₂₈₄ R ₂₈₃ R ₂₈₂ R ₂₈₁ R ₂₈₀	29
11101	R ₂₉₅ R ₂₉₄ R ₂₉₃ R ₂₉₂ R ₂₉₁ R ₂₉₀	30
11110	R ₃₀₅ R ₃₀₄ R ₃₀₃ R ₃₀₂ R ₃₀₁ R ₃₀₀	31
11111	$R_{315}R_{314}R_{313}R_{312}R_{311}R_{310}$	32



G input (6-bit)	G output (6-bit)	
16-bit/pixel -mode	18-bit/pixel -mode	Command Code (0x2Dh)
65,536 colors	262,144 colors	RGBSET Parameter
000000	G ₀₀₅ G ₀₀₄ G ₀₀₃ G ₀₀₂ G ₀₀₁ G ₀₀₀	33
000001	G ₀₁₅ G ₀₁₄ G ₀₁₃ G ₀₁₂ G ₀₁₁ G ₀₁₀	34
000010	$G_{025}G_{024}G_{023}G_{022}G_{021}G_{020}$	35
000011	$G_{035}G_{034}G_{033}G_{032}G_{031}G_{030}$	36
000100	G ₀₄₅ G ₀₄₄ G ₀₄₃ G ₀₄₂ G ₀₄₁ G ₀₄₀	37
000101	$G_{055}\:G_{054}\:G_{053}\:G_{052}\:G_{051}\:G_{050}$	38
000110	$G_{065}G_{064}G_{063}G_{062}G_{061}G_{060}$	39
000111	$G_{075}G_{074}G_{073}G_{072}G_{071}G_{070}$	40
001000	G ₀₈₅ G ₀₈₄ G ₀₈₃ G ₀₈₂ G ₀₈₁ G ₀₈₀	41
001001	$G_{095} G_{094} G_{093} G_{092} G_{091} G_{090}$	42
001010	G ₁₀₅ G ₁₀₄ G ₁₀₃ G ₁₀₂ G ₁₀₁ G ₁₀₀	43
001011	$G_{115}G_{114}G_{113}G_{112}G_{111}G_{110}$	44
001100	$G_{125} G_{124} G_{123} G_{122} G_{121} G_{120}$	45
001101	$G_{135}G_{134}G_{133}G_{132}G_{131}G_{130}$	46
001110	G ₁₄₅ G ₁₄₄ G ₁₄₃ G ₁₄₂ G ₁₄₁ G ₁₄₀	47
001111	$G_{155}G_{154}G_{153}G_{152}G_{151}G_{150}$	48
010000	G ₁₆₅ G ₁₆₄ G ₁₆₃ G ₁₆₂ G ₁₆₁ G ₁₆₀	49
010001	$G_{175}G_{174}G_{173}G_{172}G_{171}G_{170}$	50
010010	$G_{185}G_{184}G_{183}G_{182}G_{181}G_{180}$	51
010011	$G_{195}G_{194}G_{193}G_{192}G_{191}G_{190}$	52
010100	$G_{205}G_{204}G_{203}G_{202}G_{201}G_{200}$	53
010101	$G_{215}G_{214}G_{213}G_{212}G_{211}G_{210}$	54
010110	$G_{225}G_{224}G_{223}G_{222}G_{221}G_{220}$	55
010111	$G_{235}G_{234}G_{233}G_{232}G_{231}G_{230}$	56
011000	$G_{245}G_{244}G_{243}G_{242}G_{241}G_{240}$	57
011001	$G_{255}G_{254}G_{253}G_{252}G_{251}G_{250}$	58
011010	$G_{265}G_{264}G_{263}G_{262}G_{261}G_{260}$	59
011011	G ₂₇₅ G ₂₇₄ G ₂₇₃ G ₂₇₂ G ₂₇₁ G ₂₇₀	60
011100	G ₂₈₅ G ₂₈₄ G ₂₈₃ G ₂₈₂ G ₂₈₁ G ₂₈₀	61
011101	$G_{295} G_{294} G_{293} G_{292} G_{291} G_{290}$	62
011110	G ₃₀₅ G ₃₀₄ G ₃₀₃ G ₃₀₂ G ₃₀₁ G ₃₀₀	63
011111	G ₃₁₅ G ₃₁₄ G ₃₁₃ G ₃₁₂ G ₃₁₁ G ₃₁₀	64
100000	$G_{325}G_{324}G_{323}G_{322}G_{321}G_{320}$	65
100001	G ₃₃₅ G ₃₃₄ G ₃₃₃ G ₃₃₂ G ₃₃₁ G ₃₃₀	66





G input (6-bit) 16-bit/pixel –mode 65,536 colors	G output (6-bit) 18-bit/pixel –mode 262,144 colors	Command Code (0x2Dh) RGBSET Parameter
100010	G ₃₄₅ G ₃₄₄ G ₃₄₃ G ₃₄₂ G ₃₄₁ G ₃₄₀	67
100011	$G_{355} \ G_{354} \ G_{353} \ G_{352} \ G_{351} \ G_{350}$	68
100100	G ₃₆₅ G ₃₆₄ G ₃₆₃ G ₃₆₂ G ₃₆₁ G ₃₆₀	69
100101	$G_{375}G_{374}G_{373}G_{372}G_{371}G_{370}$	70
100110	G ₃₈₅ G ₃₈₄ G ₃₈₃ G ₃₈₂ G ₃₈₁ G ₃₈₀	71
100111	G ₃₉₅ G ₃₉₄ G ₃₉₃ G ₃₉₂ G ₃₉₁ G ₃₉₀	72
101000	G ₄₀₅ G ₄₀₄ G ₄₀₃ G ₄₀₂ G ₄₀₁ G ₄₀₀	73
101001	G ₄₁₅ G ₄₁₄ G ₄₁₃ G ₄₁₂ G ₄₁₁ G ₄₁₀	74
101010	G ₄₂₅ G ₄₂₄ G ₄₂₃ G ₄₂₂ G ₄₂₁ G ₄₂₀	75
101011	G ₄₃₅ G ₄₃₄ G ₄₃₃ G ₄₃₂ G ₄₃₁ G ₄₃₀	76
101100	G ₄₄₅ G ₄₄₄ G ₄₄₃ G ₄₄₂ G ₄₄₁ G ₄₄₀	77
101101	G ₄₅₅ G ₄₅₄ G ₄₅₃ G ₄₅₂ G ₄₅₁ G ₄₅₀	78
101110	G ₄₆₅ G ₄₆₄ G ₄₆₃ G ₄₆₂ G ₄₆₁ G ₄₆₀	79
101111	G ₄₇₅ G ₄₇₄ G ₄₇₃ G ₄₇₂ G ₄₇₁ G ₄₇₀	80
110000	G ₄₈₅ G ₄₈₄ G ₄₈₃ G ₄₈₂ G ₄₈₁ G ₄₈₀	81
110001	G ₄₉₅ G ₄₉₄ G ₄₉₃ G ₄₉₂ G ₄₉₁ G ₄₉₀	82
110010	G ₅₀₅ G ₅₀₄ G ₅₀₃ G ₅₀₂ G ₅₀₁ G ₅₀₀	83
110011	$G_{515} G_{514} G_{513} G_{512} G_{511} G_{510}$	84
110100	$G_{525} G_{524} G_{523} G_{522} G_{521} G_{520}$	85
110101	$G_{535}G_{534}G_{533}G_{532}G_{531}G_{530}$	86
110110	G ₅₄₅ G ₅₄₄ G ₅₄₃ G ₅₄₂ G ₅₄₁ G ₅₄₀	87
110111	G ₅₅₅ G ₅₅₄ G ₅₅₃ G ₅₅₂ G ₅₅₁ G ₅₅₀	88
111000	G ₅₆₅ G ₅₆₄ G ₅₆₃ G ₅₆₂ G ₅₆₁ G ₅₆₀	89
111001	G ₅₇₅ G ₅₇₄ G ₅₇₃ G ₅₇₂ G ₅₇₁ G ₅₇₀	90
111010	G ₅₈₅ G ₅₈₄ G ₅₈₃ G ₅₈₂ G ₅₈₁ G ₅₈₀	91
111011	$G_{595} G_{594} G_{593} G_{592} G_{591} G_{590}$	92
111100	G ₆₀₅ G ₆₀₄ G ₆₀₃ G ₆₀₂ G ₆₀₁ G ₆₀₀	93
111101	$G_{615}G_{614}G_{613}G_{612}G_{611}G_{610}$	94
111110	$G_{625}G_{624}G_{623}G_{622}G_{621}G_{620}$	95
111111	G ₆₃₅ G ₆₃₄ G ₆₃₃ G ₆₃₂ G ₆₃₁ G ₆₃₀	96




B input (5-bit) 16-bit/pixel –mode 65,536 colors	B output (6-bit) 18-bit/pixel –mode 262,144 colors	Command Code (0x2Dh) RGBSET Parameter
00000	B ₀₀₅ B ₀₀₄ B ₀₀₃ B ₀₀₂ B ₀₀₁ B ₀₀₀	97
00001	B ₀₁₅ B ₀₁₄ B ₀₁₃ B ₀₁₂ B ₀₁₁ B ₀₁₀	98
00010	B ₀₂₅ B ₀₂₄ B ₀₂₃ B ₀₂₂ B ₀₂₁ B ₀₂₀	99
00011	B ₀₃₅ B ₀₃₄ B ₀₃₃ B ₀₃₂ B ₀₃₁ B ₀₃₀	100
00100	B ₀₄₅ B ₀₄₄ B ₀₄₃ B ₀₄₂ B ₀₄₁ B ₀₄₀	101
00101	B ₀₅₅ B ₀₅₄ B ₀₅₃ B ₀₅₂ B ₀₅₁ B ₀₅₀	102
00110	B ₀₆₅ B ₀₆₄ B ₀₆₃ B ₀₆₂ B ₀₆₁ B ₀₆₀	103
00111	B ₀₇₅ B ₀₇₄ B ₀₇₃ B ₀₇₂ B ₀₇₁ B ₀₇₀	104
01000	B ₀₈₅ B ₀₈₄ B ₀₈₃ B ₀₈₂ B ₀₈₁ B ₀₈₀	105
01001	B ₀₉₅ B ₀₉₄ B ₀₉₃ B ₀₉₂ B ₀₉₁ B ₀₉₀	106
01010	B ₁₀₅ B ₁₀₄ B ₁₀₃ B ₁₀₂ B ₁₀₁ B ₁₀₀	107
01011	B ₁₁₅ B ₁₁₄ B ₁₁₃ B ₁₁₂ B ₁₁₁ B ₁₁₀	108
01100	B ₁₂₅ B ₁₂₄ B ₁₂₃ B ₁₂₂ B ₁₂₁ B ₁₂₀	109
01101	B ₁₃₅ B ₁₃₄ B ₁₃₃ B ₁₃₂ B ₁₃₁ B ₁₃₀	110
01110	B ₁₄₅ B ₁₄₄ B ₁₄₃ B ₁₄₂ B ₁₄₁ B ₁₄₀	111
01111	B ₁₅₅ B ₁₅₄ B ₁₅₃ B ₁₅₂ B ₁₅₁ B ₁₅₀	112
10000	B ₁₆₅ B ₁₆₄ B ₁₆₃ B ₁₆₂ B ₁₆₁ B ₁₆₀	113
10001	B ₁₇₅ B ₁₇₄ B ₁₇₃ B ₁₇₂ B ₁₇₁ B ₁₇₀	114
10010	B ₁₈₅ B ₁₈₄ B ₁₈₃ B ₁₈₂ B ₁₈₁ B ₁₈₀	115
10011	B ₁₉₅ B ₁₉₄ B ₁₉₃ B ₁₉₂ B ₁₉₁ B ₁₉₀	116
10100	B ₂₀₅ B ₂₀₄ B ₂₀₃ B ₂₀₂ B ₂₀₁ B ₂₀₀	117
10101	B ₂₁₅ B ₂₁₄ B ₂₁₃ B ₂₁₂ B ₂₁₁ B ₂₁₀	118
10110	B ₂₂₅ B ₂₂₄ B ₂₂₃ B ₂₂₂ B ₂₂₁ B ₂₂₀	119
10111	B ₂₃₅ B ₂₃₄ B ₂₃₃ B ₂₃₂ B ₂₃₁ B ₂₃₀	120
11000	B ₂₄₅ B ₂₄₄ B ₂₄₃ B ₂₄₂ B ₂₄₁ B ₂₄₀	121
11001	B ₂₅₅ B ₂₅₄ B ₂₅₃ B ₂₅₂ B ₂₅₁ B ₂₅₀	122
11010	B ₂₆₅ B ₂₆₄ B ₂₆₃ B ₂₆₂ B ₂₆₁ B ₂₆₀	123
11011	B ₂₇₅ B ₂₇₄ B ₂₇₃ B ₂₇₂ B ₂₇₁ B ₂₇₀	124
11100	B ₂₈₅ B ₂₈₄ B ₂₈₃ B ₂₈₂ B ₂₈₁ B ₂₈₀	125
11101	B ₂₉₅ B ₂₉₄ B ₂₉₃ B ₂₉₂ B ₂₉₁ B ₂₉₀	126
11110	B ₃₀₅ B ₃₀₄ B ₃₀₃ B ₃₀₂ B ₃₀₁ B ₃₀₀	127
11111	B ₃₁₅ B ₃₁₄ B ₃₁₃ B ₃₁₂ B ₃₁₁ B ₃₁₀	128





7.5. Display Data RAM (DDRAM)

ILI9340 has an integrated 240x320x18-bit graphic type static RAM. This 172,800-byte memory allows storing a 240xRGBx320 image with an 18-bit resolution (262K-color). There is no abnormal visible effect on the display when there are simultaneous panel display read and interface read/write to the same location of the frame memory.










7.6. Display Data Format

ILI9340 supplies 18-/16-/9-/8-bit parallel MCU interface with 8080- I /8080- II series, 3-/4-line serial interface and 6-/16-18-bit parallel RGB interface. The parallel MCU interface and serial interface mode can be selected by external pins IM [3:0] and RGB interface mode can be selected by software command parameters RCM[1:0].

7.6.1. 3-line Serial Interface


The 3-line/9-bit serial bus interface of ILI9340 can be used by setting external pin as IM [3:0] to "0101" for serial interface I or IM [3:0] to "1101" for serial interface II. The shown figure is the example of 3-line SPI interface.



In 3-line serial interface, different display data format is available for two color depths supported by the LCM listed below.


- -65k colors, RGB 5, 6, 5 -bits input
- -262k colors, RGB 6, 6, 6 -bits input.






- Note 1: The pixel data with 16-bit color depth information.
- Note 2: The most significant bits are: Rx4, Gx5 and Bx4.
- Note 3: The least significant bits are: Rx0, Gx0 and Bx0.
- Note 4: '-'= Don't care -Can be set "0" or "1".

18 bit/pixel color order (R:6-bit, G:6-bit, B:6-bit), 262,144 colors



- Note 1: The pixel data with 18-bit color depth information.
- Note 2: The most significant bits are: Rx5, Gx5 and Bx5.
- Note 3: The least significant bits are: Rx0, Gx0 and Bx0.
- Note 4: '-'= Don't care Can be set "0" or "1".





Note 1: '-'= Don't care -Can be set "0" or "1".








7.6.2. 4-line Serial Interface

The 4-line/8-bit serial bus interface of ILI9340 can be used by setting external pin as IM [3:0] to "0110" for serial interface I or IM [3:0] to "1110" for serial interface II. The shown figure is the example of 4-line SPI interface.




In 4-line serial interface, different display data format is available for two color depths supported by the LCM listed below.

- -65k colors, RGB 5, 6, 5 -bits input.
- -262k colors, RGB 6, 6, 6 -bits input.








- Note 1: The pixel data with 16-bit color depth information.
- Note 2: The most significant bits are: Rx4, Gx5 and Bx4.
- Note 3: The least significant bits are: Rx0, Gx0 and Bx0.
- Note 4: '-'= Don't care -Can be set "0" or "1".


18 bit/pixel color order (R:6-bit, G:6-bit, B:6-bit), 262,144 colors



- Note 1: The pixel data with 18-bit color depth information.
- Note 2: The most significant bits are: Rx5, Gx5 and Bx5.
- Note 3: The least significant bits are: Rx0, Gx0 and Bx0.
- Note 4: '-'= Don't care -Can be set "0" or "1".



Read data through 4-line SPI mode




Note 1: '-'= Don't care - Can be set "0" or "1".





7.6.3. 8-bit Parallel MCU Interface

The 8080- I system 8-bit parallel bus interface of ILI9340 can be used by setting external pin as IM [3:0] to "0000". The following shown figure is the example of interface with 8080- I MCU system interface.



Different display data formats are available for two color depths supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

65K color: 16-bit/pixel (RGB 5-6-5 bits input)

One pixel (3 sub-pixels) display data is sent by 2 byte transfers when DBI [2:0] bits of 3Ah register are set to "101".

Count	0	1	2	3	4	 477	478	479	480
D/CX	0	1	1	1	1	 1	1	1	1
D7	C7	0R4	0G2	1R4	1G2	 238R4	238G2	239R4	239G2
D6	C6	0R3	0G1	1R3	1G1	 238R3	238G1	239R3	239G1
D5	C5	0R2	0G0	1R2	1G0	 238R2	238G0	239R2	239G0
D4	C4	0R1	0B4	1R1	1B4	 238R1	238B4	239R1	239B4
D3	C3	0R0		1R0	1B3	 238R0		239R0	239B3
D2	C2	0G5		1G5	1B2	 238G5		239G5	239B2
D1	C1	0G4	0B1	1G4	1B1	 238G4	238B1	239G4	239B1
D0	C0	0G3		1G3	1B0	 238G3		239G3	239B0

262K color: 18-bit/pixel (RGB 6-6-6 bits input)


One pixel (3 sub-pixels) display data is sent by 3 bytes transfer when DBI [2:0] bits of 3Ah register are set to "110".

Count	0	1	2	3	 718	719	720
D/CX	0	1	1	1	 1	1	1
D7	C7	0R5	0G5	0B5	 239R5	239G5	239B5
D6	C6	0R4	0G4	0B4	 239R4	239G4	239B4
D5	C5	0R3	0G3	0B3	 239R3	239G3	239B3
D4	C4	0R2	0G2	0B2	 239R2	239G2	239B2
D3	C3	0R1	0G1	0B1	 239R1	239G1	239B1
D2	C2	0R0	0G0	0B0	 239R0	239G0	239B0
D1	C1						
D0	C0						





The 8080- Π system 8-bit parallel bus interface of ILI9340 can be used by settings as IM [3:0] ="1001". The following shown figure is the example of interface with 8080- Π MCU system interface.



Different display data formats are available for two color depths supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

65K color: 16-bit/pixel (RGB 5-6-5 bits input)

One pixel (3 sub-pixels) display data is sent by 2 byte transfers when DBI [2:0] bits of 3Ah register are set to "101".

101.										
Count	0	1	2	3	4		477	478	479	480
D/CX	0	1	1	1	1		1	1	1	1
D17	C7	0B4	0G2	1R4	1G2		238R4	238G2	239R4	239G2
D16	C6	0R3	0G1	1R3	1G1		238R3	238G1	239R3	239G1
D15	C5	0R2	0G0	1R2	1G0		238R2	238G0	239R2	239G0
D14	C4	0R1	0B4	1R1	1B4		238R1	238B4	239R1	239B4
D13	C3	0R0	0B3	1R0	1B3		238R0	238B3	239R0	239B3
D12	C2	0G5	0B2	1G5	1B2		238G5		239G5	239B2
D11	C1	0G4	0B1	1G4	1B1		238G4	238B1	239G4	239B1
D10	C0	0G3	0B0	1G3	1B0	l	238G3		239G3	239B0

262K color: 18-bit/pixel (RGB 6-6-6 bits input)

One pixel (3 sub-pixels) display data is sent by 3 bytes transfer when DBI [2:0] bits of 3Ah register are set to "110".


Count	0	1	2	3	718	719	720
D/CX	0	1	1	1	 1	1	1
D17	C7	0R5	0G5	0B5	 239R5	239G5	239B5
D16	C6	0R4	0G4	0B4	 239R4	239G4	239B4
D15	C5	0R3	0G3	0B3	 239R3	239G3	239B3
D14	C4	0R2	0G2	0B2	 239R2	239G2	239B2
D13	C3	0R1	0G1	0B1	 239R1	239G1	239B1
D12	C2	0R0	0G0	0B0	 239R0	239G0	239B0
D11	C1						
D10	C0						





7.6.4. 9-bit Parallel MCU Interface

The 8080- I system 9-bit parallel bus interface of ILI9340 can be selected by setting hardware pin IM [3:0] to "0010". The following shown figure is the example of interface with 8080- I MCU system interface.



65K color: 16-bit/pixel (RGB 5-6-5 bits input)

One pixel (3 sub-pixels) display data is sent by 2 transfers when DBI [2:0] bits of 3Ah register are set to "101".

	` '	,	' '		,			9	
Count	0	1	2	3	4	 477	478	479	480
D/CX	0	1	1	1	1	 1	1	1	1
D8									
D7	C7	0R4	0G2	1R4	1G2	 238R4	238G2	239R4	239G2
D6	C6	0R3	0G1	1R3	1G1	 238R3	238G1	239R3	239G1
D5	C5	0R2	0G0	1R2	1G0	 238R2	238G0	239R2	239G0
D4	C4	0R1	0B4	1R1	1B4	 238R1	238B4	239R1	239B4
D3	C3	0R0		1R0	1B3	 238R0		239R0	239B3
D2	C2	0G5		1G5	1B2	 238G5		239G5	239B2
D1	C1	0G4	0B1	1G4	1B1	 238G4	238B1	239G4	239B1
D0	C0	0G3		1G3	1B0	 238G3		239G3	

262K color: 18-bit/pixel (RGB 6-6-6 bits input)

There are 2 pixels (6 sub-pixels) display data is sent by 4 transfers, when DBI [2:0] bits of 3Ah register are set to "110".

MDT[1:0]="00"

Count	0	1	2	3	4	 478	478	479	480
D/CX	0	1	1	1	1	 1	1	1	1
D8		0R5	0G2	1R5	1G2	238R5	238G2	239R5	239G2
D7	C7	0R4	0G1	1R4	1G1	 238R4	238G1	239R4	239G1
D6	C6	0R3	0G0	1R3	1G0	 238R3	238G0	239R3	239G0
D5	C5	0R2		1R2	1B5	 238R2		239R2	
D4	C4	0R1	0B4	1R1	1B4	 238R1	238B4	239R1	
D3	C3	0R0		1R0	1B3	 238R0		239R0	
D2	C2	0G5		1G5	1B2	 238G5		239G5	
D1	C1	0G4	0B1	1G4	1B1	 238G4	238B1	239G4	239B1
D0	C0	0G3		1G3	1B0	 238G3		239G3	






MDT[1:0]="01"

Count	0	1	2	3	 718	719	720
D/CX	0	1	1	1	 1	1	1
D8							
D7	C7	0R5	0G5		 239R5	239G5	
D6	C6	0R4	0G4	0B4	 239R4	239G4	239B4
D5	C5	0R3	0G3		 239R3	239G3	
D4	C4	0R2	0G2		 239R2	239G2	
D3	C3	0R1	0G1	0B1	 239R1	239G1	239B1
D2	C2	0R0	0G0		 239R0	239G0	
D1	C1						
D0	C0						

The 8080- II system 9-bit parallel bus interface of ILI9340 can be selected by setting hardware pin IM [3:0] to "1010". The following shown figure is the example of interface with 8080- II MCU system interface.



65K color: 16-bit/pixel (RGB 5-6-5 bits input)

One pixel (3 sub-pixels) display data is sent by 2 transfers when DBI [2:0] bits of 3Ah register are set to "101".

•		,						•	
Count	0	1	2	3	4	 477	478	479	480
D/CX	0	1	1	1	1	 1	1	1	1
D17	C7								
D16	C6	0R4	0G2	1R4	1G2	 238R4	238G2	239R4	239G2
D15	C5	0R3	0G1	1R3	1G1	 238R3	238G1	239R3	239G1
D14	C4	0R2	0G0	1R2	1G0	 238R2	238G0	239R2	239G0
D13	C3	0R1	0B4	1R1	1B4	 238R1	238B4	239R1	
D12	C2	0R0		1R0	1B3	 238R0		239R0	
D11	C1	0G5		1G5	1B2	 238G5		239G5	
D10	C0	0G4	0B1	1G4	1B1	 238G4	238B1	239G4	239B1
D9		0G3		1G3	1B0	 238G3		239G3	





262K color: 18-bit/pixel (RGB 6-6-6 bits input)

There are 2 pixels (6 sub-pixels) display data is sent by 4 transfers, when DBI [2:0] bits of 3Ah register are set to "110".

MDT[1:0]="00"

Count	0	1	2	3	4	 478	478	479	480
D/CX	0	1	1	1	1	 1	1	1	1
D17	C7	0R5	0G2	1R5	1G2	238R5	238G2	239R5	239G2
D16	C6	0R4	0G1	1R4	1G1	 238R4	238G1	239R4	239G1
D15	C5	0R3	0G0	1R3	1G0	 238R3	238G0	239R3	239G0
D14	C4	0R2	0B5	1R2	1B5	 238R2		239R2	239B5
D13	C3	0R1	0B4	1R1	1B4	 238R1	238B4	239R1	239B4
D12	C2	0R0	0B3	1R0	1B3	 238R0		239R0	239B3
D11	C1	0G5	0B2	1G5	1B2	 238G5		239G5	239B2
D10	C0	0G4	0B1	1G4	1B1	 238G4	238B1	239G4	239B1
D9		0G3	0B0	1G3	1B0	 238G3	238B0	239G3	239B0

MDT[1:0]="01"


Count	0	1	2	3	 718	719	720
D/CX	0	1	1	1	 1	1	1
D17	C7						
D16	C6	0R5	0G5		 239R5	239G5	239B5
D15	C5	0R4	0G4	0B4	 239R4	239G4	239B4
D14	C4	0R3	0G3		 239R3	239G3	239B3
D13	C3	0R2	0G2		 239R2	239G2	239B2
D12	C2	0R1	0G1	0B1	 239R1	239G1	239B1
D11	C1	0R0	0G0		 239R0	239G0	239B0
D10	C0						
D9							





7.6.5. 16-bit Parallel MCU Interface

The 8080- I system 16-bit parallel bus interface of ILI9340 can be selected by setting hardware pin IM[3:0] to "0001". The following shown figure is the example of interface with 8080- I MCU system interface.



Different display data format is available for two colors depth supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

65K color: 16-bit/pixel (RGB 5-6-5 bits input)

One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "101".

	<u> </u>	, , ,		<u> </u>		3	
Count	0	1	2	3	 238	239	240
D/CX	0	1	1	1	 1	1	1
D15		0R4	1R4	2R4	 237R4	238R4	239R4
D14		0R3	1R3	2R3	 237R3	238R3	239R3
D13		0R2	1R2	2R2	 237R2	238R2	239R2
D12		0R1	1R1	2R1	 237R1	238R1	239R1
D11		0R0	1R0	2R0	 237R0	238R0	239R0
D10		0G5	1G5	2G5	 237G5	238G5	239G5
D9		0G4	1G4	2G4	 237G4	238G4	239G4
D8		0G3	1G3	2G3	 237G3	238G3	239G3
D7	C7	0G2	1G2	2G2	 237G2	238G2	239G2
D6	C6	0G1	1G1	2G1	 237G1	238G1	239G1
D5	C5	0G0	1G0	2G0	 237G0	238G0	239G0
D4	C4	0B4	1B4	2B4	237B4	238B4	239B4
D3	C3		1B3				
D2	C2		1B2				
D1	C1	0B1	1B1	2B1	237B1	238B1	239B1
D0	C0	0B0	1B0	2B0	 237B0	238B0	239B0





262K color: 18-bit/pixel (RGB 6-6-6 bits input)

One pixel (3 sub-pixels) display data is sent by 2 transfers when DBI [2:0] bits of 3Ah register are set to "110".

MDT[1:0]="00"

Count	0	1	2	3	 358	359	360
D/CX	0	1	1	1	 1	1	1
D15		0R5		1G5	 238R5		239G5
D14		0R4		1G4	 238R4	238B4	239G4
D13		0R3		1G3	 238R3		239G3
D12		0R2		1G2	 238R2		239G2
D11		0R1	0B1	1G1	 238R1	238B1	239G1
D10		0R0		1G0	 238R0		239G0
D9							
D8							
D7	C7	0G5	1R5	1B5	 238G5	239R5	239B5
D6	C6	0G4	1R4	1B4	 238G4	239R4	239B4
D5	C5	0G3	1R3	1B3	 238G3	239R3	239B3
D4	C4	0G2	1R2	1B2	 238G2	239R2	239B2
D3	C3	0G1	1R1	1B1	 238G1	239R1	239B1
D2	C2	0G0	1R0	1B0	 238G0	239R0	239B0
D1	C1						
D0	C0						

MDT[1:0]="01"

Count 0 1 2 3 357 358 479 480 D/CX 0 1		_								
D15 0R5 0B5 1R5 1B5 238R5 239R5 239R5 D14 0R4 0B4 1R4 1B4 238R4 239R4 239R4 D13 0R3 0B3 1R3 1B3 238R3 239R3 239B3 D12 0R2 0B2 1R2 1B2 238R2 238B2 239R2 239B2 D11 0R1 0B1 1R1 1B1 238R1 238B1 239R1 239B1 D10 0R0 0B0 1R0 1B0 238R0 239R0 239B0 D9 238G5 239G5 239G5 D6 C6 0G4 1G4 238G3 239G3 D4 C4 0G2 1G2 238G2 239G2 D3 C3 0G1 1G1 238G1 239G1 D2 <t< td=""><td>Count</td><td>0</td><td>1</td><td>2</td><td>3</td><td></td><td> 357</td><td>358</td><td>479</td><td>480</td></t<>	Count	0	1	2	3		 357	358	479	480
D14 0R4 0B4 1R4 1B4 238R4 238B4 239R4 239B4 D13 0R3 0B3 1R3 1B3 238R3 238B3 239R3 239B3 D12 0R2 0B2 1R2 1B2 238R2 238B2 239R2 239B2 D11 0R1 0B1 1R1 1B1 238R1 238B1 239R1 239B1 D10 0R0 0B0 1R0 1B0 238R0 239R0 239B0 D9 238G5 239G5 239B0 D8 238G4 239G4 239G4 D6 C6 0G4 1G4 238G3 239G3 D4 C4 0G2 1G2 238G2 239G2 D3 C3 0G1 1G1 238G1 239G0 D1	D/CX	0	1	1	1			1	1	1
D13 0R3 0B3 1R3 1B3 238R3 238B3 239R3 239B3 D12 0R2 0B2 1R2 1B2 238R2 238B2 239R2 239B2 D11 0R1 0B1 1R1 1B1 238R1 238B1 239R1 239B1 D10 0R0 0B0 1R0 1B0 238R0 239R0 239B0 D9 238G5 239G5 239G0 D6 C6 0G4 1G4 238G4 239G4 D5 C5 0G3 1G3 238G3 239G3 D4 C4 0G2 1G2 238G2 239G2 D3 C3 0G1 1G1 238G1 239G1 D2 C2 0G0 1G0 238G0 239G0 D1 C1 238G0	D15		0R5		1R5	1B5	 238R5		239R5	239B5
D12 0R2 0B2 1R2 1B2 238R2 238B2 239R2 239B2 D11 0R1 0B1 1R1 1B1 238R1 238B1 239R1 239B1 D10 0R0 0B0 1R0 1B0 238R0 239R0 239B0 D9	D14		0R4	0B4	1R4	1B4	 238R4	238B4	239R4	239B4
D11 OR1 OB1 1R1 1B1 238R1 238B1 239R1 239B1 D10 OR0 OB0 1R0 1B0 238R0 239R0 239B0 D9 <t< td=""><td>D13</td><td></td><td>0R3</td><td></td><td>1R3</td><td>1B3</td><td> 238R3</td><td></td><td>239R3</td><td>239B3</td></t<>	D13		0R3		1R3	1B3	 238R3		239R3	239B3
D10 ORO OBO 1R0 1B0 238R0 238B0 239R0 239B0 D9	D12		0R2		1R2	1B2	 238R2		239R2	239B2
D9 D8 D7 C7 0G5 1G5 238G5 239G5 D6 C6 0G4 1G4 238G4 239G4 D5 C5 0G3 1G3 238G3 239G3 D4 C4 0G2 1G2 238G2 239G2 D3 C3 0G1 1G1 238G1 239G1 D2 C2 0G0 1G0 238G0 239G0 D1 C1 238G0 239G0	D11		0R1	0B1	1R1	1B1	 238R1	238B1	239R1	239B1
D8 238G5 239G5 D6 C6 0G4 1G4 238G4 239G4 D5 C5 0G3 1G3 238G3 239G3 D4 C4 0G2 1G2 238G2 239G2 D3 C3 0G1 1G1 238G1 239G1 D2 C2 0G0 1G0 238G0 239G0 D1 C1	D10		0R0		1R0	1B0	 238R0		239R0	239B0
D7 C7 0G5 1G5 238G5 239G5 D6 C6 0G4 1G4 238G4 239G4 D5 C5 0G3 1G3 238G3 239G3 D4 C4 0G2 1G2 238G2 239G2 D3 C3 0G1 1G1 238G1 239G1 D2 C2 0G0 1G0 238G0 239G0 D1 C1	D9									
D6 C6 0G4 1G4 238G4 239G4 D5 C5 0G3 1G3 238G3 239G3 D4 C4 0G2 1G2 238G2 239G2 D3 C3 0G1 1G1 238G1 239G1 D2 C2 0G0 1G0 238G0 239G0 D1 C1	D8									
D5 C5 0G3 1G3 238G3 239G3 D4 C4 0G2 1G2 238G2 239G2 D3 C3 0G1 1G1 238G1 239G1 D2 C2 0G0 1G0 238G0 239G0 D1 C1	D7	C7	0G5		1G5		 238G5		239G5	
D4 C4 0G2 1G2 238G2 239G2 D3 C3 0G1 1G1 238G1 239G1 D2 C2 0G0 1G0 238G0 239G0 D1 C1	D6	C6	0G4		1G4		 238G4		239G4	
D3 C3 0G1 1G1 238G1 239G1 D2 C2 0G0 1G0 238G0 239G0 D1 C1	D5	C5	0G3		1G3		 238G3		239G3	
D2 C2 0G0 1G0 238G0 239G0 D1 C1	D4	C4	0G2		1G2		 238G2		239G2	
D1 C1	D3	C3	0G1		1G1		 238G1		239G1	
	D2	C2	0G0		1G0		 238G0		239G0	
D0 C0	D1	C1								
D0 C0	D0	C0								





MDT[1:0]="10"

Count	0	1	2	3		 357	358	479	480
D/CX	0	1	1	1			1	1	1
D15		0R5	0B1	1R5	1B1	 238R5	238B1	239R5	239B1
D14		0R4		1R4	1B0	 238R4		239R4	239B0
D13		0R3		1R3		 238R3		239R3	
D12		0R2		1R2		 238R2		239R2	
D11		0R1		1R1		 238R1		239R1	
D10		0R0		1R0		 238R0		239R0	
D9		0G5		1G5		 238G5		239G5	
D8		0G4		1G4		 238G4		239G4	
D7	C7	0G3		1G3		 238G3		239G3	
D6	C6	0G2		1G2		 238G2		239G2	
D5	C5	0G1		1G1		 238G1		239G1	
D4	C4	0G0		1G0		 238G0		239G0	
D3	C3			1B5				239B5	
D2	C2	0B4		1B4		 238B4		239B4	
D1	C1			1B3				239B3	
D0	C0	0B2		1B2		 238B2		239B2	


MDT[1:0]="11"

Count	0	1	2	3		 357	358	479	480
D/CX	0	1	1	1			1	1	1
D15			0R3		1R3		238R3		239R3
D14			0R2		1R2		238R2		239R2
D13			0R1		1R1		238R1		239R1
D12			0R0		1R0		238R0		239R0
D11			0G5		1G5		238G5		239G5
D10			0G4		1G4		238G4		239G4
D9			0G3		1G3		238G3		239G3
D8			0G2		1G2		238G2		239G2
D7	C7		0G1		1G1		238G1		239G1
D6	C6		0G0		1G0		238G0		239G0
D5	C5				1B5				239B5
D4	C4		0B4		1B4		238B4		239B4
D3	C3				1B3				239B3
D2	C2				1B2				239B2
D1	C1	0R5	0B1	1R5	1B1	 238R5	238B1	239R5	239B1
D0	C0	0R4	0B0	1R4	1B0	 238R4	238B0	239R4	239B0





The 8080- Π system 16-bit parallel bus interface of ILI9340 can be selected by settings IM [3:0] ="1000". The following shown figure is the example of interface with 8080- Π MCU system interface.



Different display data format is available for two colors depth supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

65K color: 16-bit/pixel (RGB 5-6-5 bits input)

One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "101".

				ĺ			
Count	0	1	2	3	 238	239	240
D/CX	0	1	1	1	 1	1	1
D17		0B4	1R4	2R4	237R4	238R4	239R4
D16		0R3	1R3	2R3	 237R3	238R3	239R3
D15		0R2	1R2	2R2	 237R2	238R2	239R2
D14		0R1	1R1	2R1	 237R1	238R1	239R1
D13		0R0	1R0	2R0	 237R0	238R0	239R0
D12		0G5	1G5	2G5	 237G5	238G5	239G5
D11		0G4	1G4	2G4	 237G4	238G4	239G4
D10		0G3	1G3	2G3	 237G3	238G3	239G3
D8	C7	0G2	1G2	2G2	 237G2	238G2	239G2
D7	C6	0G1	1G1	2G1	 237G1	238G1	239G1
D6	C5	0G0	1G0	2G0	 237G0	238G0	239G0
D5	C4		1B4		237B4	238B4	239B4
D4	C3		1B3				239B3
D3	C2		1B2				239B2
D2	C1	0B1	1B1	2B1	 237B1	238B1	239B1
D1	C0	0B0	1B0	2B0	237B0	238B0	239B0





262K color: 18-bit/pixel (RGB 6-6-6 bits input)

One pixel (3 sub-pixels) display data is sent by 2 transfers when DBI [2:0] bits of 3Ah register are set to "110".

MDT[1:0]="00"

Count	0	1	2	3	 358	359	360
D/CX	0	1	1	1	 1	1	1
D17		0R5		1G5	 238R5		239G5
D16		0R4		1G4	 238R4	238B4	239G4
D15		0R3		1G3	 238R3		239G3
D14		0R2		1G2	 238R2		239G2
D13		0R1	0B1	1G1	 238R1	238B1	239G1
D12		0R0		1G0	 238R0		239G0
D11							
D10							
D8	C7	0G5	1R5	1B5	 238G5	239R5	239B5
D7	C6	0G4	1R4	1B4	 238G4	239R4	239B4
D6	C5	0G3	1R3	1B3	 238G3	239R3	239B3
D5	C4	0G2	1R2	1B2	 238G2	239R2	239B2
D4	C3	0G1	1R1	1B1	 238G1	239R1	239B1
D3	C2	0G0	1R0	1B0	 238G0	239R0	239B0
D2	C1						
D1	C0						

MDT[1:0]="01"

Count	0	1	2	3		 357	358	479	480
D/CX	0	1	1	1			1	1	1
D17		0R5		1R5	1B5	 238R5		239R5	239B5
D16		0R4	0B4	1R4	1B4	 238R4	238B4	239R4	239B4
D15		0R3		1R3	1B3	 238R3		239R3	239B3
D14		0R2		1R2	1B2	 238R2		239R2	
D13		0R1	0B1	1R1	1B1	 238R1	238B1	239R1	239B1
D12		0R0		1R0	1B0	 238R0		239R0	239B0
D11									
D10									
D8	C 7	0G5		1G5		 238G5		239G5	
D7	C6	0G4		1G4		 238G4		239G4	
D6	C5	0G3		1G3		 238G3		239G3	
D5	C4	0G2		1G2		 238G2		239G2	
D4	C3	0G1		1G1		 238G1		239G1	
D3	C2	0G0		1G0		 238G0		239G0	
D2	C1								
D1	C0								





MDT[1:0]="10"

Count	0	1	2	3		 357	358	479	480
D/CX	0	1	1	1			1	1	1
D17		0R5	0B1	1R5	1B1	 238R5	238B1	239R5	239B1
D16		0R4	0B0	1R4	1B0	 238R4	238B0	239R4	239B0
D15		0R3		1R3		 238R3		239R3	
D14		0R2		1R2		 238R2		239R2	
D13		0R1		1R1		 238R1		239R1	
D12		0R0		1R0		 238R0		239R0	
D11		0G5		1G5		 238G5		239G5	
D10		0G4		1G4		 238G4		239G4	
D8	C7	0G3		1G3		 238G3		239G3	
D7	C6	0G2		1G2		 238G2		239G2	
D6	C5	0G1		1G1		 238G1		239G1	
D5	C4	0G0		1G0		 238G0		239G0	
D4	C3			1B5				239B5	
D3	C2	0B4		1B4		 238B4		239B4	
D2	C1			1B3				239B3	
D1	C0	0B2		1B2		 238B2		239B2	

MDT[1:0]="11"


Count	0	1	2	3		 357	358	479	480
D/CX	0	1	1	1			1	1	1
D17			0R3		1R3		238R3		239R3
D16			0R2		1R2		238R2		239R2
D15			0R1		1R1		238R1		239R1
D14			0R0		1R0		238R0		239R0
D13			0G5		1G5		238G5		239G5
D12			0G4		1G4		238G4		239G4
D11			0G3		1G3		238G3		239G3
D10			0G2		1G2		238G2		239G2
D8	C7		0G1		1G1		238G1		239G1
D7	C6		0G0		1G0		238G0		239G0
D6	C5				1B5				239B5
D5	C4		0B4		1B4		238B4		239B4
D4	C3				1B3				239B3
D3	C2				1B2				239B2
D2	C1	0R5	0B1	1R5	1B1	 238R5	238B1	239R5	239B1
D1	C0	0R4	0B0	1R4	1B0	 238R4	238B0	239R4	239B0





7.6.6. 18-bit Parallel MCU Interface

The 8080- I system 18-bit parallel bus interface of ILI9340 can be selected by setting hardware pin IM[3:0] to "0011". The following shown figure is the example of interface with 8080- I MCU system interface.



Different display data format is available for one color depth only supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

65K color: 16-bit/pixel (RGB 5-6-5 bits input)

One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "101".

			-		_	-	•	
Count	0	1	2	3		238	239	240
D/CX	0	1	1	1		1	1	1
D17								
D16								
D15		0R4	1R4	2R4		237R4	238R4	239R4
D14		0R3	1R3	2R3		237R3	238R3	239R3
D13		0R2	1R2	2R2		237R2	238R2	239R2
D12		0R1	1R1	2R1		237R1	238R1	239R1
D11		0R0	1R0	2R0		237R0	238R0	239R0
D10		0G5	1G5	2G5		237G5	238G5	239G5
D9		0G4	1G4	2G4		237G4	238G4	239G4
D8		0G3	1G3	2G3		237G3	238G3	239G3
D7	C7	0G2	1G2	2G2		237G2	238G2	239G2
D6	C6	0G1	1G1	2G1		237G1	238G1	239G1
D5	C5	0G0	1G0	2G0		237G0	238G0	239G0
D4	C4	0B4	1B4	2B4		237B4	238B4	239B4
D3	C3		1B3					
D2	C2		1B2					
D1	C1	0B1	1B1	2B1		237B1	238B1	239B1
D0	C0	0B0	1B0	2B0		237B0	238B0	239B0





262K color: 18-bit/pixel (RGB 6-6-6 bits input)


One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "110".

Count	0	1	2	3	 238	239	240
D/CX	0	1	1	1	 1	1	1
D17		0R5	1R5	2R5	 237R5	238R5	239R5
D16		0R4	1R4	2R4	 237R4	238R4	239R4
D15		0R3	1R3	2R3	 237R3	238R3	239R3
D14		0R2	1R2	2R2	 237R2	238R2	239R2
D13		0R1	1R1	2R1	 237R1	238R1	239R1
D12		0R0	1R0	2R0	 237R0	238R0	239R0
D11		0G5	1G5	2G5	 237G5	238G5	239G5
D10		0G4	1G4	2G4	 237G4	238G4	239G4
D9		0G3	1G3	2G3	 237G3	238G3	239G3
D8		0G2	1G2	2G2	 237G2	238G2	239G2
D7	C7	0G1	1G1	2G1	 237G1	238G1	239G1
D6	C6	0G0	1G0	2G0	 237G0	238G0	239G0
D5	C5		1B5				239B5
D4	C4	0B4	1B4	2B4	237B4	238B4	239B4
D3	C3		1B3				239B3
D2	C2		1B2				239B2
D1	C1	0B1	1B1	2B1	237B1	238B1	239B1
D0	C0		1B0				239B0





The 8080- Π system 18-bit parallel bus interface mode can be selected by settings IM [3:0] ="1011". The following shown figure is the example of interface with 8080- Π MCU system interface.



Different display data format is available for one color depth only supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

65K color: 16-bit/pixel (RGB 5-6-5 bits input)

One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "101".

	'	o, and pray data	,		-	3	
Count	0	1	2	3	 238	239	240
D/CX	0	1	1	1	 1	1	1
D17							
D16							
D15		0R4	1R4	2R4	 237R4	238R4	239R4
D14		0R3	1R3	2R3	 237R3	238R3	239R3
D13		0R2	1R2	2R2	 237R2	238R2	239R2
D12		0R1	1R1	2R1	 237R1	238R1	239R1
D11		0R0	1R0	2R0	 237R0	238R0	239R0
D10		0G5	1G5	2G5	 237G5	238G5	239G5
D9		0G4	1G4	2G4	 237G4	238G4	239G4
D8	C7	0G3	1G3	2G3	 237G3	238G3	239G3
D7	C6	0G2	1G2	2G2	 237G2	238G2	239G2
D6	C5	0G1	1G1	2G1	 237G1	238G1	239G1
D5	C4	0G0	1G0	2G0	 237G0	238G0	239G0
D4	C3		1B4	2B4	237B4	238B4	239B4
D3	C2		1B3				239B3
D2	C1		1B2				239B2
D1	C0	0B1	1B1	2B1	237B1	238B1	239B1
D0			1B0				239B0





262K color: 18-bit/pixel (RGB 6-6-6 bits input)

One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "110".

Count	0	1	2	3	 238	239	240
D/CX	0	1	1	1	 1	1	1
D17		0R5	1R5	2R5	 237R5	238R5	239R5
D16		0R4	1R4	2R4	 237R4	238R4	239R4
D15		0R3	1R3	2R3	 237R3	238R3	239R3
D14		0R2	1R2	2R2	 237R2	238R2	239R2
D13		0R1	1R1	2R1	 237R1	238R1	239R1
D12		0R0	1R0	2R0	 237R0	238R0	239R0
D11		0G5	1G5	2G5	 237G5	238G5	239G5
D10		0G4	1G4	2G4	 237G4	238G4	239G4
D9		0G3	1G3	2G3	 237G3	238G3	239G3
D8	C7	0G2	1G2	2G2	 237G2	238G2	239G2
D7	C6	0G1	1G1	2G1	 237G1	238G1	239G1
D6	C5	0G0	1G0	2G0	 237G0	238G0	239G0
D5	C4		1B5				239B5
D4	C3	0B4	1B4	2B4	237B4	238B4	239B4
D3	C2		1B3				239B3
D2	C1		1B2				239B2
D1	C0	0B1	1B1	2B1	237B1	238B1	239B1
D0			1B0				239B0









7.6.7. 6-bit Parallel RGB Interface

The 6-bit RGB interface is selected by setting the DPI [2:0] bit to "110". When RCM [1:0] are set to "10" and DE mode is selected, the display operation is synchronized with VSYNC, HSYNC and DOTCLK signals. The display data are transferred to the internal GRAM in synchronization with the display operation via 6-bit RGB data bus (D [5:0]) according to the data enable signal (DE) when RCM [1:0] are set to "10". The RGB interface SYNC mode is selected by setting the RCM [1:0] to "11", the valid display data is inputted in pixel unit via D [5:0] according to the VFP/VBP and HFP/HBP settings. Unused pins must be connected to GND to ensure normally operation. Registers can be set by the SPI system interface.

65K color: 16-bit/pixel (RGB 5-6-5 bits input)



262K color: 18-bit/pixel (RGB 6-6-6 bits input)




ILI9340 has data transfer counters to count the first, second, third data transfer in 6-bit RGB interface mode. The transfer counter is always reset to the state of first data transfer on the falling edge of VSYNC. If a mismatch arises in the number of each data transfer, the counter is reset to the state of first data transfer at the start of the frame (i.e. on the falling edge of VSYNC) to restart data transfer in the correct order from the next frame. This function is expedient for moving picture display, which requires consecutive data transfer in light of minimizing effects from failed data transfer and enabling the system to return to a normal state.

Note that internal display operation is performed in units of pixels (RGB: taking 3 inputs of DOTCLK). Accordingly, the number of DOTCLK inputs in one frame period must be a multiple of 3 to complete data transfer correctly. Otherwise it will affect the display of that frame as well as the next frame.



ILI9340









7.6.8. 16-bit Parallel RGB Interface

The 16-bit RGB interface is selected by setting the DPI [2:0] bits to "101". When RCM [1:0] are set to "10" and DE mode is selected, the display operation is synchronized with VSYNC, HSYNC and DOTCLK signals. The display data is transferred to the internal GRAM in synchronization with the display operation via 16-bit RGB data bus (D [17:13] & D [11:1]) according to the data enable signal (DE). The RGB interface SYNC mode is selected by setting the RCM [1:0] to "11", the valid display data is inputted in pixel unit via D [17:13] and D [11:1] according to the VFP/VBP and HFP/HBP settings. The unused D12 and D0 pins must be connected to GND for ensure normally operation. Registers can be set by the SPI system interface.



7.6.9. 18-bit Parallel RGB Interface

The 18-bit RGB interface is selected by setting the DPI [2:0] bits to "110". When RCM [1:0] are set to "10" and DE mode is selected, the display operation is synchronized with VSYNC, HSYNC and DOTCLK signals. The display data are transferred to the internal GRAM in synchronization with the display operation via 18-bit RGB data bus (D [17:0]) according to the data enable signal (DE) when RCM [1:0] are set to "10". The RGB interface SYNC mode is selected by setting the RCM [1:0] to "11", the valid display data is inputted in pixel unit via D [17:0] according to the VFP/VBP and HFP/HBP settings. Registers can be set by the SPI system interface.







8. Command

8.1. Command List

Regulative Command Set													
Command Function	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	Hex
No Operation	0	1	↑	XX	0	0	0	0	0	0	0	0	00h
Software Reset	0	1	↑	XX	0	0	0	0	0	0	0	1	01h
Conward Floser	0	1	↑	XX	0	0	0	0	0	1	0	0	04h
	1	<u> </u>	1	XX	X	X	X	X	X	X	X	X	XX
Read Display Identification	1	1	1	XX				ID1 [Λ	XX
Information	1	<u> </u>	1	XX				ID2 [XX
		<u> </u>	1					ID3 [1
	1		<u> </u>	XX	0		Ι ο				1 0	4	XX 09h
	0	1 ↑		XX	0 X	0 X	0 X	0 X	1 X	0 X	0 X	1 X	
	1		1	XX	^	_ ^			_ ^	^			XX
Read Display Status	1	1	1	XX	V			[31:25]	1	D [4	0.4.01	Χ	00
	1	1	1	XX	X		D [22:20			וןט I	9:16]		61
	1	1	1	XX		X	Х	X	X		D [10:8]	.,	00
	1	1	1	XX		D [7:5]		X	X	X	X	X	00
	0	1	1	XX	0	0	0	0	1	0	1	0	0Ah
Read Display Power Mode	1	1	1	XX	Х	Х	X	X	Х	Х	Х	Х	XX
	1	1	1	XX			D [7			1	0	0	08
	0	1	1	XX	0	0	0	0	1	0	1	1	0Bh
Read Display MADCTL	1	1	1	XX	Х	Х	Χ	Χ	Х	Χ	Х	Χ	XX
	1	1	1	XX		1	D [7		1	1	0	0	00
	0	1	1	XX	0	0	0	0	1	1	0	0	0Ch
Read Display Pixel Format	1	1	1	XX	Х	Х	Χ	Χ	Х	Х	Χ	Χ	XX
	1	1	1	XX	RIM		DPI [2:0]		Х		DBI [2:0]		06
	0	1	1	XX	0	0	0	0	1	1	0	1	0Dh
Read Display Image Format	1	1	1	XX	Х	Χ	Х	Χ	Х	Х	X	Χ	XX
	1	1	1	XX	Х	Χ	X	Χ	X		D [2:0]		00
	0	1	1	XX	0	0	0	0	1	1	1	0	0Eh
Read Display Signal Mode	1	1	1	XX	X	X	Х	Χ	X	X	X	Χ	XX
	1	1	1	XX			D [7	:2]			0	0	00
Bood Diaplay Solf Diagnostic	0	1	1	XX	0	0	0	0	1	1	1	1	0Fh
Read Display Self-Diagnostic Result	1	1	1	XX	X	Χ	Х	Χ	Х	Х	X	Χ	XX
nesuit	1	1	1	XX	D [7	:6]	Х	Χ	Х	Х	Х	Χ	00
Enter Sleep Mode	0	1	↑	XX	0	0	0	1	0	0	0	0	10h
Sleep OUT	0	1	↑	XX	0	0	0	1	0	0	0	1	11h
Partial Mode ON	0	1	↑	XX	0	0	0	1	0	0	1	0	12h
Normal Display Mode ON	0	1	↑	XX	0	0	0	1	0	0	1	1	13h
Display Inversion OFF	0	1	↑	XX	0	0	1	0	0	0	0	0	20h
Display Inversion ON	0	1	↑	XX	0	0	1	0	0	0	0	1	21h
0 0 1	0	1	↑	XX	0	0	1	0	0	1	1	0	26h
Gamma Set	1	1	1	XX				GC [7:0]				01
Display OFF	0	1	↑	XX	0	0	1	0	1	0	0	0	28h
Display ON	0	1	↑	XX	0	0	1	0	1	0	0	1	29h
, ,	0	1	↑	XX	0	0	1	0	1	0	1	0	2Ah
	1	1	↑	XX	-			SC [1	5:81		-		XX
Column Address Set	1	1	↑	XX				SC [XX
30.a.m. 7.aa. 300 300	1	1	↑	XX				EC [1					XX
	1	1	1	XX				EC [XX
	0	1	<u> </u>	XX	0	0	1	0	1	0	1	1	2Bh
	1	1	<u> </u>	XX		1 0	_ '	SP [1	-	1 0	_ '	-	XX
Page Address Set	1												
raye Audiess sei		1		XX				SP [XX
	1	1		XX				EP [1					XX
	1	1		XX	<u> </u>			EP [/ .UJ				XX





			1		1	1	1	1	1	1	ı	ı	
Memory Write	0	1	1	XX	0	0	1	0	1	1	0	0	2Ch
	1	1	1			ı	D	[17:0]	1		Г	ı	XX
	0	1	1	XX	0	0	1	0	1	1	0	1	2Dh
	1	1	1	XX				R	00 [5:0]				XX
	1	1	1	XX				Rr	n [5:0]				XX
	1	1	1	XX				R	31 [5:0]				XX
Color SET	1	1	1	XX				G	00 [5:0]				XX
30101 3E1	1	1	1	XX				Gı	าท [5:0]				XX
	1	1	1	XX				G	3 [5:0]				XX
	1	1	1	XX				B	00 [5:0]				XX
	1	1	1	XX				Br	ın [5:0]				XX
	1	1	1	XX				В	1 [5:0]				XX
	0	1	1	XX	0	0	1	0	1	1	1	0	2Eh
Memory Read	1	1	1	XX	Х	Χ	Х	Χ	Х	Χ	Х	Х	XX
	1	1	1				D	[17:0]					XX
	0	1	1	XX	0	0	1	1	0	0	0	0	30h
	1	1	1	XX				SF	R [15:8]				00
Partial Area	1	1	1	XX	SR [7:0]							00	
	1	1	1	XX	ER [15:8]						01		
	1	1	1	XX				Е	R [7:0]				3F
	0	1	1	XX	0	0	1	1	0	0	1	1	33h
	1	1	1	XX				TF	A [15:8]				00
	1	1	1	XX				TF	A [7:0]				00
Vertical Scrolling Definition	1	1	1	XX				VS	A [15:8]				01
	1	1	1	XX				VS	SA [7:0]				40
	1	1	1	XX				BF	A [15:8]				00
	1	1	1	XX				BF	A [7:0]				00
Tearing Effect Line OFF	0	1	1	XX	0	0	1	1	0	1	0	0	34h
Tankan Effect Line ON	0	1	1	XX	0	0	1	1	0	1	0	1	35h
Tearing Effect Line ON	1	1	1	XX	Х	Χ	Х	Х	Х	Χ	Х	М	00
Marray Assess Construct	0	1	1	XX	0	0	1	1	0	1	1	0	36h
Memory Access Control	1	1	1	XX	MY	MX	MV	ML	BGR	МН	Х	Х	00
	0	1	1	XX	0	0	1	1	0	1	1	1	37h
Vertical Scrolling Start Address	1	1	1	XX				VS	P [15:8]				00
_	1	1	1	XX					SP [7:0]				00
Idle Mode OFF	0	1	1	XX	0	0	1	1	1	0	0	0	38h
Idle Mode ON	0	1	1	XX	0	0	1	1	1	0	0	1	39h
	0	1	1	XX	0	0	1	1	1	0	1	0	3Ah
Pixel Format Set	1	1	1	XX	Х		DPI [2:0	1	Χ		DBI [2:0	1	66
	0	1	1	XX	0	0	1	1	1	1	0	0	3Ch
Write Memory Continue	1	1	1			I	D	[17:0]	•				XX
	0	1	1	XX	0	0	1	1	1	1	1	0	3Eh
Read Memory Continue	1	1	1	XX	Х	X	Х	X	Х	X	Х	X	XX
	1	↑	1	700				[17:0]	1 7			, ,	XX
	0	1	<u> </u>	XX							44h		
Set Tear Scanline	1	1	1	XX	X	X	X	X	X	X	X	STS [8]	00
33. 134. 304.	1	1	1	XX	<u> </u>	ı	ı -·		S [7:0]			[0]	00
	0	1	1	XX	0	1	0	0	0	1	0	1	45h
	1	1	1	XX	X	Х	X	X	X	X	X	X	XX
Get Scanline	<u>'</u>	_ I	1	XX	X	X	X	X	X	X		[9:8]	00
	1	1 ↑	1	XX	^				S [7:0]			, [0.0]	00
	0	1	_ '	XX	0	1	0	1	0	0	0	1	51h
Write Display Brightness	1	1	<u> </u>	XX	U		ı		BV [7:0]	U		<u>'</u>	00
	<u> </u>	<u> </u>		^^	<u> </u>			טנ	ν [/.U]				UU



	0	1	1	XX	0	1	0	1	0	0	1	0	52h
Read Display Brightness	1	1	1	XX	Х	Х	Х	Χ	Х	Х	Х	Х	XX
	1	1	1	XX				DBV	7 [7:0]				00
Write CTDL Display	0	1	1	XX	0	1	0	1	0	0	1	1	53h
Write CTRL Display	1	1	1	XX	Х	Χ	BCTRL	Χ	DD	BL	Х	Χ	00
	0	1	1	XX	0	1	0	1	0	1	0	0	54h
Read CTRL Display	1	1	1	XX	Х	Χ	X	Χ	Х	Х	Х	Χ	XX
	1	1	1	XX	Χ	Χ	BCTRL	Χ	DD	BL	Х	Χ	00
Write Content Adaptive	0	1	1	XX	0	1	0	1	0	1	0	1	55h
Brightness Control	1	1	1	XX	Х	Χ	Х	Χ	Х	Х	0 [1:0]	00
Read Content Adaptive	0	1	↑	XX	0	1	0	1	0	1	1	0	56h
Brightness Control	1	1	1	XX	Х	Χ	Х	Χ	Х	Х	X	Χ	XX
Brighthood Control	1	1	1	XX	Χ	Χ	Χ	Χ	Х	Х	C [1:0]	00
Write CABC Minimum	0	1	1	XX	0	1	0	1	1	1	1	0	5Eh
Brightness	1	1	1	XX				CME	3 [7:0]				00
Read CABC Minimum	0	1	1	XX	0	1	0	1	0	1	1	1	5Fh
Brightness	1	1	1	XX	Х	Χ	Х	Х	Х	Х	Х	Χ	XX
	1	1	1	XX				CME	3 [7:0]				00
	0	1	↑	XX	1	1	0	1	1	0	1	0	DAh
Read ID1	1	1	1	XX	Х	Χ	X	Χ	Х	Х	X	Χ	XX
	1	1	1	XX			Modu	ıle's Ma	nufactur	e [7:0]			XX
	0	1	1	XX	1	1	0	1	1	0	1	1	DBh
Read ID2	1	1	1	XX	Х	Х	Х	X	Х	X	Χ	Χ	XX
	1	1	1	XX			LCD Mo	dule / D	river Ver	sion [7:0)]		XX
	0	1	1	XX	1	1	0	1	1	1	0	0	DCh
Read ID3	1	1	1	XX	Х	Χ	Х	Χ	Χ	Χ	Χ	Χ	XX
	1	↑	1	XX			LCD I	Module /	Driver I	D [7:0]			XX

Extended Command Set													
Command Function	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	Hex
RGB Interface	0	1	1	XX	1	0	1	1	0	0	0	0	B0h
Signal Control	1	1	1	XX	ByPass_MODE	RCM	[1:0]	Χ	VSPL	HSPL	DPL	EPL	40
Frame Control	0	1	1	XX	1	0	1	1	0	0	0	1	B1h
(In Normal Mode)	1	1	1	XX	Х	Χ	Χ	Χ	Х	Х	DIVA	[1:0]	00
(III Normal Wode)	1	1	1	XX	Х	Χ	Χ		В	TNA [4:0	0]		1B
Frame Control	0	1	1	XX	1	0	1	1	0	0	1	0	B2h
(In Idle Mode)	1	1	1	XX	Х	Χ	Χ	Χ	Х	Х	DIVE	8 [1:0]	00
(III luie Mode)	1	1	1	XX	Х	Χ	Χ		B	TNB [4:0)]		1B
Frame Control	0	1	1	XX	1	0	1	1	0	0	1	1	B3h
(In Partial Mode)	1	1	1	XX	Х	Χ	Χ	Χ	Х	Х	DIVC	[1:0]	00
(III Fartial Mode)	1	1	1	XX	Х	Χ	Χ		R	TNC [4:0	0]		1B
	0	1	1	XX	1	0	1	1	0	1	0	0	B4h
Display Inversion Control	1	1	1	XX	Х	Χ	Χ	Χ	Х	NLA	NLB	NLC	02
	1	1	1	XX	Х	Χ			NW	[5:0]			00
	0	1	1	XX	1	0	1	1	0	1	0	1	B5h
	1	1	1	XX	0				VFP [6:	0]			02
Blanking Porch Control	1	1	1	XX	0				VBP [6:	0]			02
	1	1	1	XX	0	0	0			HFP [4:0]		0A
	1	1	↑	XX	0	0	0			HBP [4:0]		14





	0	1	↑	XX	1	0	1	1	0	1	1	0	B6h
	1	1	1	XX	X	X	X	X		i [1:0]		[1:0]	0A
Display Function Control	1	1	1	XX	REV	GS	SS	SM			SC [3:0]	[]	82
,	1	1	1	XX	Х	Х			1	NL [5:0]			27
	1	1	1	XX	Х	Х				CDIV [5:	0]		ХХ
Forton Marila Oat	0	1	1	XX	1	0	1	1	0	1	1	1	B7l
Entry Mode Set	1	1	1	XX	Х	Х	Х	Х	Χ	GON	DTE	GAS	07
	0	1	1	XX	1	0	1	1	1	0	0	0	B8ł
Backlight Control 1	1	1	↑	XX	Х	Х	Χ	Х	Χ	Х	Х	Х	XX
	1	1	1	XX	Х	Х	Χ	Х		T⊦	I_UI [3:0]		04
	0	1	1	XX	1	0	1	1	1	0	0	1	B9I
Backlight Control 2	1	1	1	XX	Х	Х	Χ	X	Χ	X	X	Х	XX
	1	1	1	XX		TH_MV	[3:0]			TH	_ST [3:0]	r	В8
	0	1	1	XX	1	0	1	1	1	0	1	0	BAI
Backlight Control 3	1	1	1	XX	Х	Х	Χ	Х	Χ	X	X	Х	XX
	1	1	1	XX	X	Х	Χ	X		DT	H_UI [3:0]	Γ	04
	0	1	1	XX	1	0	1	1	1	0	1	1	BBI
Backlight Control 4	1	1	1	XX	Х	Х	Χ	X	Х	Х	Х	X	XX
	1	1	1	XX		DTH_M\	/ [3:0]	1		DTI	1_ST [3:0]	Γ	C9
	0	1	1	XX	1	0	1	1	1	1	0	0	BCI
Backlight Control 5	1	1	1	XX	X	X	Х	Х	Х	Х	Х	Х	XX
	1	1	1	XX		DIM2 [1 .	Х		DIM1 [2:		44
Backlight Control 7	0	1	1	XX	1	0	1	1	1	1	1	0	BEI
	1	1	1	XX		_			_DIV [7		1 .		0F
Backlight Control 8	0	1	1	XX	1	0	1	1	1	1	1	1	BFł
	1	1	1	XX	X	X	X	X	X	LEDONR	LEDONPOL	LEDPWMOPL	00
	0	1	1	XX	1	1	0	0	0	0	0	0	COł
Power Control 1	1	1		XX	X	X			<u> </u>	/RH [5:0			26
	1	1	<u>T</u>	XX	X	X	X	X			/C [3:0]	_	00
Power Control 2	0	1		XX	1	1	0	0	0	0	0	1	C1h
Power Control 3	1	1	1	XX	X	X	X 0	0 X	_		3T [3:0] 1	0	00
(For Normal Mode)	1	1		XX	1	1			0	0	· ·	0	C2h B2
Power Control 4	0	1		XX	1	1	CA1 [2 0	0	0	0	DCA0 [2:	1	C3h
(For Idle Mode)	1	1		XX	1	-	CB1 [2		0	0	DCB0 [2:	l .	B2
Power Control 5	0	1	1	XX	1	1	0	0	0	1	0	0	C4l
(For Partial Mode)	1	1	1	XX	1		CC1 [2		0	'	DCC0 [2:		B2
(1 of 1 artial Mode)	0	1	1	XX	1	1	0	0	0	1	0	1	C5l
VCOM Control 1	1	1	^	XX	X			U	VMH	l		<u> </u>	31
VOOW COMMON	1	1	^	XX	X				VML				3C
	0	1		XX	1	1	0	0	0	1	1	1	C7I
VCOM Control 2	1	1	1	XX	nVM		U		VMF	l		<u>'</u>	CO
	0	1	1	XX	1	1	0	1	0	0	0	0	DOI
NV Memory Write	1	1	1	XX	X	Х	Х	X	X		GM_ADR		00
,	1	1	1	XX				•	DATA [[=]	XX
	0	1	1	XX	1	1	0	1	0	0	0	1	D1
	1	1	1	XX			•		/ [23:16	l	•		55
NV Memory Protection Key	1	1	1	XX					Y [15:8				AΑ
	1	1	1	XX					Y [7:0]				66
	0	1	1	XX	1	1	0	1	0	0	1	0	D2
NN/A4 C: : 5	1	1	1	XX	Х	Х	Х	Х	Х	Х	Х	Х	XX
NV Memory Status Read	1	1	1	XX	Х		_CNT	•	Х		D1_CNT [ХХ
	1	1	1	XX	BUSY		CNT		Х		D3_CNT [ХХ





	1	1 .			1			1	1		1		
	0	1	1	XX	1	1	0	1	0	0	1	1	D3h
	1	1	1	XX	Х	Х	Х	Х	Х	Χ	Х	Х	XX
Read ID4	1	1	1	XX	Х	Х	Х	Х	Х	Х	Χ	Х	XX
	1	1	1	XX	X	X	X	X	X	X	X	X	XX
	1	1	1	XX	0	1	0	0	0	0	0	0	40
	0	1	1	XX	1	1	1	0	0	0	0	0	E0h
	1	1	1	XX	Х	Χ	Х	Χ		VP	0 [3:0]		0F
	1	1	1	XX	Х	Χ			VP1 [5	:0]			22
	1	1	1	XX	Х	Χ		ı	VP2 [5	:0]			1F
	1	1	1	XX	Х	Χ	Х	Х		VP	4 [3:0]		0A
	1	1	1	XX	Х	Χ	Х		V	P6 [4	:0]		0E
	1	1	1	XX	Х	Χ	Х	Χ		VP1	13 [3:0]		06
Positive Gamma	1	1	1	XX	Х			VI	P20 [6:0]				4D
Correction	1	1	1	XX		VP36	[3:0]			VP2	27 [3:0]		76
	1	1	1	XX	Х			VI	P43 [6:0]				3B
	1	1	1	XX	Х	Χ	Х	Х		VP	50 [3:0]		03
	1	1	1	XX	Х	Х	Х		VF	P57 [4	1:0]		0E
	1	1	1	XX	Х	Х	Х	Х		VP	59 [3:0]		04
	1	1	1	XX	Х	Х			VP61 [5				13
	1	1	1	XX	Х	Х			VP62 [5	5:0]			0E
	1	1	1	XX	Х	Х	Х	Х		VP6	33 [3:0]		0C
	0	1	1	XX	1	1	1	0	0	0	0	1	E1h
	1	1	1	XX	Х	Х	Х	Χ		VN	0 [4:0]	•	0C
	1	1	1	XX	Х	Х			VN1 [5	:01			23
	1	1	1	XX	Х	Х			VN2 [5				26
	1	1	1	XX	Х	Х	Х	Х			4 [3:0]		04
	1	1	1	XX	Х	Х	Х		V	N6 [4			10
	1	1	1	XX	Х	Х	Х	Х			13 [3:0]		04
Negative Gamma	1	1	1	XX	Х		ı	1V	N20 [6:0]		- []		39
CorrectionE	1	1	^	XX		VN36	[3:0]			VN2	27 [3:0]		24
	1	1	1	XX	Х		[0.0]	1V	N43 [6:0]				4B
	1	1	1	XX	X	Х	Х	Х		VN	50 [3:0]		03
	1	1	1	XX	X	X	X		VV	N57 [4			0B
	1	1	1	XX	X	X	X	Х	1		59 [3:0]		0B
	1	1	1	XX	X	X		, ,,	VN61 [5		, o [o.o]		33
	1	1	1	XX	X	X			VN62 [5				37
	1	1	^	XX	X	X	Х	Х	V1102 [63 [4:0		0F
Digital Gamma Control 1	0	1	1	XX	1	1	1	0	0	0	1	0	E2h
1 st Parameter	1	1	<u> </u>	XX	<u>'</u>	RCA0	· · · · · · · · · · · · · · · · · · ·		U		\0 [3:0]		XX
	1	1	1	XX		RCAx					Ax [3:0]		XX
16 th Parameter	1	1	1	XX		RCA15					.15 [3:0]		XX
Digital Gamma Control 2	0	1	<u> </u>	XX	1	1	1	0	0	0	15 [3.0]	1	E3h
1 st Parameter	1	1	<u> </u>	XX	'	RFA0	l .	ı U	U		\0 [3:0]	<u> </u>	
	1		<u> </u>										XX
: 64 th Parameter	1	1	<u> </u>	XX		RFAx					Ax [3:0]		XX
04 Farameter	1	1	A	XX	4	RFA63		4	0		63 [3:0] 1		XX
	0	1		XX	1	1	1	1	0	1	1	0	F6h
Interface Control	1	1	A	XX	MY_EOR	MX_EOR	MV_EOR	X	BGR_EOR	X	X	WEMODE	01
	1	1		XX	X	X	EPF [X	X 01		T [1:0]	00
	1	1		XX	Х	Χ	ENDIAN	Х	DM [1:	υj	RM	RIM	00

Note 1: Undefined commands are treated as NOP (00h) command.

Note 2: B0 to D9 and DE to FF are for factory use of display supplier. USER can decide if these commands are





available or they are treated as NOP (00h) commands before shipping to USER. Default value is NOP (00h).

Note 3: Commands 10h, 12h, 13h, 26h, 28h, 29h, 30h, 36h (Bit B4 only), 38h and 39h are updated during V-SYNC when ILI9340 is in Sleep OUT mode to avoid abnormal visual effects. During Sleep IN mode, these commands are updated immediately. Read status (09h), Read display power mode (0Ah), Read display MADCTL (0Bh), Read display pixel format (0Ch), Read display image mode (0Dh), Read display signal mode (0Eh) and Read display self diagnostic result (0Fh) of these commands are updated immediately both in Sleep IN mode and Sleep OUT mode.





8.2. Description of Level 1 Command

8.2.1. NOP (00h)

00h					١	NOP (N	o Opera	ition)							
	D/CX	RDX	WRX	D17-8		D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	XX		0	0	0	0	0	0	0	0	00h	
Parameter						No F	aramete	er.							
Description		emory Write		nmand; it does in		•								erminate	
Restriction	None	lone													
Register Availability	Normal Partial I	Mode On, I Mode On, I Mode On, I Mode On, I	dle Mode (dle Mode (Off, Sleep Out On, Sleep Out Off, Sleep Out On, Sleep Out	Y Y Y	es es es es									
Default	Power C	Status On Sequend V Reset V Reset	ce N	It Value J/A J/A											
Flow Chart	None														





8.2.2. Software Reset (01h)

01h					SV	VRESET							
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	0	0	0	0	0	0	0	1	01h
Parameter				•	No F	aramete	er.						
				mand is written,					s the co	mmands	and pa	arameter	s to their
Description				default tables in			-	.)					
	Note: The		emory conte	ents are unaffect	ed by this c	ommand							
									t. Th				UParalas
.		-		ec before sending the registers du	-		_						
Restriction	necessary	y to wait 12	20msec bef	ore sending Slee	ep out comm	nand. So	ftware F	Reset Co	mmand	cannot	be sent	during S	leep Out
	sequence												•
			Status		Availability	1							
Deviates	Normal	Mode On,	Idle Mode (Off, Sleep Out	Yes								
Register				On, Sleep Out	Yes								
Availability				off, Sleep Out on, Sleep Out	Yes Yes								
	1 ditial 1		Sleep In	iii, oloop out	Yes								
						_							
		Status		It Value									
Default		On Sequen V Reset		I/A I/A									
		V Reset		I/A									
				SWRESET(01	lh)								
								Le	gend]		
						\	į (Co	mmand		 		
			Disp	olay whole blank	screen		<u> </u>		ameter	=	 		
Flow Chart					/		i		isplay		-		
Tiow Chart							'	<u></u>	ction	>	-		
					$\overline{}$		į (N	Лode		l l		
				/ Set Commands t S/W Default Values	0			Sequen	tial trans	sfer			
			/	•	_								
				Sleep In Mod	le								





8.2.3. Read display identification information (04h)

04h				RDDIDIF (R	ead Disp	lay Idei	ntificatio	n Inforn	nation)				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	0	0	0	1	0	0	04h
1 st Parameter	1	1	1	XX	Х	Х	Х	Χ	Χ	Χ	Χ	Χ	Χ
2 nd Parameter	1	1	1	XX				ID1	[7:0]				XX
3 rd Parameter	1	1	1	XX				ID2	[7:0]				XX
4 th Parameter	1	1	1	XX				ID3	[7:0]				XX
Description	The 1 st The 2 nd The 3 rd	paramete paramete paramete	r is dumm er (ID1 [7:0 er (ID2 [7:0	oits display identificat ny data. 0]): LCD module's m 0]): LCD module/drive 0]): LCD module/drive	anufactur er versior	er ID.							
Restriction													
Register Availability	Norma Partia	al Mode C al Mode O	n, Idle Mo n, Idle Mo	ode Off, Sleep Out ode On, Sleep Out ode Off, Sleep Out ode On, Sleep Out	Availabil Yes Yes Yes Yes Yes	ity							
Default	5	Status r On Sequ SW Reset	ience S	Default Value Gee description Gee description Gee description									
Flow Chart			2nd Paran 3rd Param	RDDIDI neter: Dummy Read neter: Send LCD module neter: Send panel type an neter: Send module/drive	's manufac	turer info		ion	/	7	F	Command Parameter Display Action Mode	



Description



8.2.4. Read Display Status (09h)

09h				RDI	DST (Re	ad Disp	lay Stat	us)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	0	0	0	0	1	0	0	1	09h
1 st Parameter	1	1	1	XX	X							Х	
2 nd Parameter	1	1	1	XX				D [31:25]			0	00
3 rd Parameter	1	1	1	XX	0	I	D [22:20]		D [1	9:16]		61
4 th Parameter	1	1	1	XX	0	0	0	0	0		D [10:8]		00
5 th Parameter	1	1	1	XX		D [7:5]		0	0	0	0	0	00

This command indicates the current status of the display as described in the table below:

Bit	Description	Value	Status
D31	Booster voltage status	0	Booster OFF
D31	Booster voltage status	1	Booster ON
D30	Pow addrosa arder	0	Top to Bottom (When MADCTL B7='0')
D30	Row address order	1	Bottom to Top (When MADCTL B7='1')
D00	Calumn addraga ardar	0	Left to Right (When MADCTL B6='0').
D29	Column address order	1	Right to Left (When MADCTL B6='1').
D28	Row/column exchange	0	Normal Mode (When MADCTL B5='0').
D20	How/coluitiii excitatige	1	Reverse Mode (When MADCTL B5='1').
D07	Vortical refresh	0	LCD Refresh Top to Bottom (When MADCTL B4='0')
D27	Vertical refresh	1	LCD Refresh Bottom to Top (When MADCTL B4='1').
Doo	DOD/DOD and an	0	RGB (When MADCTL B3='0')
D26	RGB/BGR order	1	BGR (When MADCTL B3='1')
Dos		0	LCD Refresh Left to Right (When MADCTL B2='0')
D25	Horizontal refresh order	1	LCD Refresh Right to Left (When MADCTL B2='1')
D24	Not used	0	
D23	Not used	0	
D22			
	Interface color pixel format	101	16-bit/pixel
D21	definition		
D20		110	18-bit/pixel
		0	Idle Mode OFF
D19	Idle mode ON/OFF	1	Idle Mode ON
		0	Partial Mode OFF
D18	Partial mode ON/OFF	1	Partial Mode ON.
		0	Sleep IN Mode
D17	Sleep IN/OUT	1	Sleep OUT Mode.
		0	Display Normal Mode OFF.
D16	Display normal mode ON/OFF	1	Display Normal Mode ON.
D15	Vertical scrolling status	0	Scroll OFF
D14	Not used	0	
D13	Inversion status	0	Not defined
D12	All pixel ON	0	Not defined
D11	All pixel OFF	0	Not defined
		0	Display is OFF
D10	Display ON/OFF	1	Display is ON
		0	Tearing Effect Line OFF
D9	Tearing effect line ON/OFF	1	Tearing Effect ON
		000	GC0
		001	GC1
D[8:6]	Gamma curve selection	010	GC2
الان ال	Gamma Garve Goldellon	011	GC3
L		other	Not defined

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.





				0	Mode 1, V-Blanking only
	D5	Tearing effect line mo	ode	1	Mode 2, both H-Blanking and V-Blanking.
	D4	Not used		0	
	D3	Not used		0	
	D2	Not used		0	
	D1	Not used		0	
	D0	Not used		0	
	X = Don't care				
Restriction					
		Diat	A		
		Status dle Mode Off, Sleep Out	Availabilit Yes	. y	
Register		dle Mode On, Sleep Out	Yes		
Avoilability		dle Mode Off, Sleep Out	Yes		
Availability		dle Mode On, Sleep Out	Yes		
		leep In	Yes		
Default	Status Power On Sequence SW Reset HW Reset	Default Value se 32'h00610000h 32'h00610000h 32'h00610000h			
Flow Chart	2nd 3rd 4th	Parameter: Dummy Read d Parameter: Send D[31:25] did l Parameter: Send D[19:16] did Parameter: Send D[10:8] displa Parameter: Send D[7:5] displa	splay status play status		Host Command Parameter Driver Display Action Mode Sequential transfer





8.2.5. Read Display Power Mode (0Ah)

	au Dis	spiay P	OWEI IV	lode (UAh)									
0Ah				RDD	PM (Read	Display	y Power	Mode)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	0	0	1	0	1	0	0Ah
1 st Parameter	1	1	1	XX	X	Χ	Χ	Х	Χ	Х	Χ	Х	Х
2 nd Parameter	1	1	1	XX	D7	D6	D5	D4	D3	D2	D1	D0	08
	This co	mmand inc	dicates the	current status of th	e display	as descr	ribed in t	he table	below::				
	Bit	Value	D	escription	Com	ment							
		0		Off or has a fault.		-							
	D7	1		n and working OK									
	Do	0		Mode Off.									
	D6	1	ldle	Mode On.									
	DE	0	Parti	al Mode Off.		-							
	D5	1	Parti	al Mode On.									
Description	D4	0	Sle	ep In Mode									
	D4	1	Slee	p Out Mode									
	D3	0	Display N	Normal Mode Off.									
		1	Display I	Normal Mode On		-							
	D2	0	Dis	play is Off.		-							
	DE	1	Dis	splay is On									
	D1			ot Defined	Set	to '0'	_						
	D0		No	ot Defined	Set	to '0']						
	X = Do	n't care											
Restriction													
			Otatus		A								
	Norm	al Mada O	Status	Off Sloop Out	Availabilit	<u>y</u>							
Register				e Off, Sleep Out e On, Sleep Out	Yes Yes								
A il a la ilit				e Off, Sleep Out	Yes								
Availability				On, Sleep Out	Yes								
	1 and	ai iviode Oi	Sleep In	on, oleep out	Yes								
			Oloop III	L	100								
		Status	Def	ault Value									
Default	Powe	r On Sequ	ence	8'h08h									
Delault		SW Reset		8'h08h									
		HW Reset		8'h08h									
						7				į	L	egend	į
				RDDPM	Л(0Ah)					į			一 !
										į		ommand	<u> </u>
						H	lost 			_	P	arameter	_/ !
					7	D	river					Display	\neg
Flow Chart				,						7 l	\geq	Action	\leq :
			1st Paramete 2nd Paramet	er: Dummy Read er: Send D[7:2] displa	v power mo	de status			,	/ ¦	\geq		\leq :
				[,] a.apia	, , , ,				/	l I		Mode	
	-									I I	(0	ntial +	
										İ	Seque	ential trans	sier
										<u> </u>			<u></u>





8.2.6. Read Display MADCTL (0Bh)

0.∠.0. Rea		, ,			ADCTL (I	Read Di	snlav M	IADCTI)					
VOII	D (0) (14/51/			1	1	1					LIES
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	0	0	1	0	1	1	0Bh
1 st Parameter 2 nd Parameter	1	^	1	XX	X D7	X	X	X D4	X	X D2	X D1	X D0	X
2 Parameter			1 1	XX		D6	D5		D3	D2	וטן	טט	00
			ndicates the	current status of the		as descr							
	Bit	Value	_	Description				Commer	nt				
	D7	0		Bottom (When MA									
		1		m to Top (When MA									
	D6	1		to Right (When MA									
		0		t to Left (When MA al Mode (When MA									
	D5	1		rse Mode (When M									
Description		0		Top to Bottom (W			='0')						
·	D4			Bottom to Top (W									
		0		RGB (When MADC			. ,.						
	D3	1		GR (When MADC									
	D0	0		h Left to Right (Wh			'0').						
	D2	1	LCD Refres	h Right to Left (Wh	en MADO	CTL B2=	'1').						
	D1		Switching	g between Segment	outputs	and RAN	Л	Set to '0	,				
	D0		Switching	g between Segmen	outputs	and RAN	Л	Set to '0	,				
	X = Do	n't care											
Restriction													
			Status		Availabili	tv							
	Norm	nal Mode		e Off, Sleep Out	Yes	.,							
Register				e On, Sleep Out	Yes								
Availability				e Off, Sleep Out	Yes								
,	Parti	al Mode (On, Idle Mode	e On, Sleep Out	Yes								
			Sleep In		Yes								
		Ctatus	Det	in alt Malana									
	Power	Status er On Sec		ault Value 8'h00h									
Default		SW Rese		Change									
		HW Rese		8'h00h									
				<u> </u>									
						7						egend	
				ВВВМАВО	TI (ODb)								一、:
				RDDMADO	TL(UBII)					İ	С	ommand	¦
						Н	lost			į	P	arameter	7 l
						Dı	river			- i		Display	= $+$
Flow Chart	/			V						7 i			\prec :
				er: Dummy Read						/ i	<u></u>	Action	<u> </u>
			2nd Paramet	er: Send D[7:2] display	power mo	ue status			/			Mode	
	'								/	į			
										į	Seque	ential trans	sfer
										<u>'_</u>	·		i





8.2.7. Read Display Pixel Format (0Ch)

0Ch		•				ormat (UC	<u> </u>	LMOD	(Rea	d Di	splay	y Pix	kel Forr	nat)				
	D/CX	R	DX	l w	'RX	D17-8		D7	_)6	D:		D4	D3	D2	D1	D0	HEX
Command	0		1	'	<u> </u>	XX		0		0	0		0	1	1	0	0	0Ch
1 st Parameter	1		1		1	XX		Х	1	X	Х		Х	Х	Х	Х	Х	Х
2 nd Parameter	1		↑		1	XX		RIM			DPI [•		0		DBI [2:0]	•	06
	This co	mm	and i	ndica	ates th	e current stati	us of th	e displa	ay as	des	cribe	ed in	the tab	le below:				
	RIM	DF	PI [2:	0]	R	GB Interface F	ormat		DE	BI [2:	0]	MC	CU Inter	face For	mat			
	0	0	0	0		Reserved			0	0	0			erved				
	0	0	0	1		Reserved			0	0	1		Res	erved				
	0	0	1	0		Reserved			0	1	0		Res	erved				
	0	0	1	1		Reserved			0	1	1		Res	erved				
	0	1	0	0		Reserved			1	0	0		Res	erved				
Description	0	1	0	1		16 bits / pix	el		1	0	1		16 bit	s / pixel				
	0	1	1	0		18 bits / pix	el		1	1	0		18 bits	s / pixel				
	0	1	1	1		Reserved			1	1	1		Res	erved				
	1	1	0	1		16 bits / pix												
			•	·	(6-bi	t 3 times data		er)										
	1	1	1	0	(0.1.1	18 bits / pix		,										
	<u> </u>				(6-bi	t 3 times data	transt	er)										
	X = Do	n't c	are															
Restriction																		
				5	Status			Availal	oility									
	Norm	nal M	ode	On, I	dle Mo	ode Off, Sleep	Out	Ye										
Register	Norm	nal M	ode	On, I	dle Mo	ode On, Sleep	Out	Ye	S									
Availability	Parti	al M	ode (On, Io	dle Mo	de Off, Sleep	Out	Ye	S									
	Parti	al M	ode (On, Io	dle Mo	de On, Sleep	Out	Ye	3									
				SI	leep Ir	1		Ye	3									
		0.					Defa	ult Valu	е									
		Sta	atus			RIM	DF	기 [2:0]		DE	31 [2:0	0]						
Default	Powe	er On	Sec	uenc	e	1'b0	3	b000		3	'b110)						
		SW	Rese	et		No Chang	No	Chang		No	Char	ng						
		HW	Rese	et		1'b0	3	b000		3	'b110)						
																		:
																I L	egend	_
						RD	DCOL	MOD(0Ch)								Command	
											Host	t				! =	Parameter	<u> </u>
											Drive					¦	arameter	=
Flow Chart	_						1	7			DIIVE	71				¦ 🦕	Display	
				1st	Param	eter: Dummy Re	ad									${}^{arphi} <$	Action	> $+$
						neter: Send D[7:		y pixel fo	rmat	statu	S						Mode	\supset \Box
														/				
																Sequ	ential tran	sfer
																! !		=





8.2.8. Read Display Image Format (0Dh)

0Dh		-		RDI	OIM (Read	d Displa	ıy Image	Mode)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	0	0	1	1	0	1	0Dh
1 st Parameter	1	1	1	XX	Х	Χ	Х	Χ	Χ	Χ	Х	Х	Х
2 nd Parameter	1	1	1	XX	0	0	0	0	0		D [2:0]		00
Description	0 0 0 0	[2:0] 000 01 010 011 ther	Gamma Gamma Gamma Gamma	e current status of the escription a curve 1 (G2.2) a curve 2 (G1.8) a curve 3 (G2.5) a curve 4 (G1.0) ot defined	ne display	as desc	cribed in	the table	e below:				
Restriction													
Register Availability	Norma Partia	al Mode Or I Mode Or	n, Idle Mo n, Idle Mo	de Off, Sleep Out de On, Sleep Out de Off, Sleep Out de On, Sleep Out	Availabi Yes Yes Yes Yes	lity							
Default	S	Status On Seque W Reset W Reset	ence	Default Value 3'b000 3'b000 3'b000									
Flow Chart				RDDIN eter: Dummy Read eter: Send D[7:0] displa	M(0Dh)	[Host Driver		/	7	F	egend Command Carameter Display Action Mode	





8.2.9. Read Display Signal Mode (0Eh)

0Eh				RDE	SM (Re	ad Displ	ay Sign	al Mode	·)				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	0	0	1	1	1	0	0Eh
1 st Parameter	1	1	1	XX	Х	Х	Х	Χ	Х	Х	Х	Х	Χ
2 nd Parameter	1	1	1	XX	D7	D6	D5	D4	D3	D2	D1	D0	00
	This co	mmand i	indicates t	he current status of t	he displa	y as des	cribed in	n the tab	le below:				
	Bit	Value		Description									
	D7 -	1	Tearing 6	effect line OFF effect line ON									
	DC	0		effect line mode 1									
	D6 -	1	Tearing e	effect line mode 2	\ 0.55								
	D5 -	0		al sync. (RGB interfac al sync. (RGB interfac									
Description	D4 -	0		ync. (RGB interface)									
	D4 =	1		ync. (RGB interface)									
	D3 -	0	Pixel clos	ck (DOTCLK, RGB in ck (DOTCLK, RGB in	terface) (OFF ON							
	D2 -	0	Data ena	ble (DE, RGB interfa	ce) OFF	J11							
		1		ble (DE, RGB interfa	ce) ON								
	D1 D0	0	Reserved										
			110001100	•			l						
Restriction													
Register Availability	Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes												
Default		Status r On Sec SW Rese	quence et	Default Value 8'h00h 8'h00h 8'h00h									
Flow Chart				meter: Dummy Read ameter: Send D[7:0] displ	M(0Eh)		Host ———— Driver					egend Command Parameter Display Action Mode	





8.2.10. Read Display Self-Diagnostic Result (0Fh)

0Fh				RD	DSDR	(Read D	isplay S	Self-Dia	gnostic	Result)				
	D/CX	RDX	WRX	D1	7-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	Х		0	0	0	0	1	1	1	1	0Fh
1 st Parameter	1	1	1	Х	Χ	Х	Χ	Χ	Х	Х	Χ	Χ	Х	Χ
2 nd Parameter	1	1	1	Х	X	D7	D6	0	0	0	0	0	0	00
Description	Bit D7 D6 D5 D4 D3 D2 D1	Register Lo Function No No No No No No No	ality Detect of Used of Used of Used of Used of Used			t the D7 t the D6			'0' '0' '0' '0' '0'		properly	<i>'</i> .		
Restriction	D0	N	ot Used						'0'					
Register Availability	Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes													
Default	S	Status On Sequen W Reset W Reset	ce 8'	ult Value h00h h00h h00h										
Flow Chart			st Parameter: d Parameter		 Read	DR(0Fh)		Host				Seq	Commando Paramete Display Action Mode	





8.2.11. Enter Sleep Mode (10h)

8.2.11.	Linter	iccp ivi	oae (10	11)	OD! IN	<i>(</i> -							
10h		I	I		SPLIN		Sleep Mo	ode)		I	ı		
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	0	1	0	0	0	0	10h
Parameter	This seems		+ 1.00			No Para				ماما مام	la.'aa.a.d		- DC/DC
				module to e			•		•	ode. In t	nis mou	e e.g. m	e DC/DC
	converter i	is stopped,	Internal osci	llator is stopp	ed, and p	oanel sc	anning is	stopped					
Description			Out		Blar	ık \	STOP						
	MCU inter	face and m	emory are st	ill working an	d the me	mory ke	eps its co	ontents.					
	X = Don't	care											
	This comn	nand has n	o effect who	en module is	already	in sleep	in mode	e. Sleep	In Mode	can onl	y be left	by the S	Sleep Out
Restriction	Command	(11h). It w	vill be neces	sary to wait	5msec b	efore se	ending ne	ext to co	mmand,	this is to	allow t	ime for th	ne supply
nestriction	voltages a	nd clock cir	cuits to stab	ilize. It will be	necessa	iry to wa	it 120ms	ec after s	ending S	Sleep Ou	t comma	and (wher	n in Sleep
	In Mode) b	efore Sleep	In commar	nd can be ser	nt.								
		S	tatus		Availab	ility							
	Normal N	Mode On, Ic	lle Mode Off	, Sleep Out	Yes								
Register	Normal N	Лode On, Ic	lle Mode On	, Sleep Out	Yes								
Availability	Partial M	lode On, Id	le Mode Off,	Sleep Out	Yes								
	Partial M	lode On, Id	le Mode On,	Sleep Out	Yes								
		Sle	eep In		Yes								
Default	Power O SW	tatus n Sequence Reset Reset	Default Sleep IN Sleep IN	I Mode I Mode									
Flow Chart	Displa (Auton	SPLIN (10 SPLIN (10 sy whole blanatic No effetti/OFF comm	nk screen ct to DISP nands)	In mode after	Sto C	p DC/DC onverter		i.			Co	egend ommand arameter Display Action Mode	fer






8.2.12. Sleep Out (11h)

11h					SLP	OUT (S	leep Out	:)												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX							
Command	0	1	<u> </u>	XX	0	0	0	1	0	anel scanning is started. 1.65V ~ 3.3V 2.5V ~ 3.3V 2.5V ~ 3.4 at Mode can only be left by the Sthis is to allow time for the clock registers during this 120msec and gister values are same when this a is doing self-diagnostic functions										
Parameter		1																		
	This comn	SLPOUT (Sleep Out) RDX WRX D17-8 D7 D6 D5 D4 D3 D2 D1 D0 HE: 1																		
	In this mod	SLPOUT (Sleep Out) RDX																		
	_												-							
		V	CI							2.5	5V ~ 3.0	3V								
Description		Internal	Oscillator				Start													
'	[AV	'DD	VCI									-							
	[V	GL	0V				_					-							
	[V	GH	VCI									-							
	X = Don't	care																		
	This comr	mand has no	effect whe	n module is	already i	n sleep	out mod	e. Sleep	Out Mo	de can o	only be le	eft by the	Sleep In							
	Command	l (10h). It wil	Il be necess	ary to wait 5	msec bef	ore sen	ding next	comma	nd, this i	s to allov	w time fo	r the clo	ck circuits							
	stabilize.	Γhe display r	module load	s all display :	supplier's	factory	default v	alues to	the reais	sters duri	ina this 1	20msec	and there							
Restriction						-			_		-									
riestriction		-				_	-		_											
	this 5msec	c. It will be n	ecessary to	wait 120mse	c after se	nding SI	eep In co	ommand	(when ir	Sleep C	Out mode) before	Sleep Out							
						ŭ	·		mand, this is to allow time for the clock circulto the registers during this 120msec and the and register values are same when this load module is doing self-diagnostic functions duri											
					Availabi	lity														
Register																				
Availability		,	,	'																
	Failiaiiv			Sieep Out																
		OIC.	ер ш		163															
	S	tatus	Default	Value																
Defects																				
Default										1.65V ~ 3.3V 2.5V ~ 3.3V Mode can only be left by the Sleep s is to allow time for the clock circu gisters during this 120msec and the ter values are same when this load doing self-diagnostic functions during										
	HW	Reset								1.65V ~ 3.3V 2.5V ~ 3.3V lode can only be left by the Sleep is to allow time for the clock circularisters during this 120msec and the er values are same when this load doing self-diagnostic functions during the service of the clock circularisters.										
Flow Chart	AVDD VCI VGL 0V VGH VCI X = Don't care This command has no effect when module is already in sleep out mode. Sleep Out Mode can only be left by the Sleep In Command (10h). It will be necessary to wait 5msec before sending next command, this is to allow time for the clock circuits stabilize. The display module loads all display supplier's factory default values to the registers during this 120msec and there cannot be any abnormal visual effect on the display image if factory default and register values are same when this load is done and when the display module is already Sleep Out —mode. The display module is doing self-diagnostic functions during this 5msec. It will be necessary to wait 120msec after sending Sleep In command (when in Sleep Out mode) before Sleep Out command can be sent. Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes Status Default Value																			









8.2.13. Partial Mode ON (12h)

12h					PTLO	N (Partia	al Mode (On)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	0	0	0	1	0	0	1	0	12h
Parameter						No Para	meter						
Description	Partial mod	de, the Norr		node The par Mode On cor				•	the Part	ial Area	commar	id (30H).	To leave
Restriction	X = Don't care This command has no effect when Partial mode is active. Status Availability												
Register Availability	Normal M	Mode On, Id Mode On, Id Mode On, Id Mode On, Id	le Mode Off le Mode On e Mode Off		Availabi Yes Yes Yes Yes	ility							
Default	Power O	tatus n Sequence Reset Reset	Normal Normal	efault Value Display Mode Display Mode Display Mode	ON								
Flow Chart	See Partia	l Area (30h))										





8.2.14. Normal Display Mode ON (13h)

13h				NC	DRON	(Norm	al Displa	ay Mode	e On)					
	D/CX	RDX	WRX	D17-8		D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX		0	0	0	1	0	0	1	1	13h
Parameter						No F	Paramete	er						
Description	Normal di	splay mode	e on means	ay to normal m Partial mode of	off.	(12h)								
Restriction	This com	mand has r	o effect wh	en Normal Dis	play m	ode is	active.							
Register Availability	Normal Partial I	Mode On, I Mode On, I Mode On, I Mode On, I	dle Mode (dle Mode (dle Mode (dle Mode (On, Sleep Out	Y Y Y	'es 'es 'es								
Default	Power C	On Sequend V Reset	Norma	al Display Mode al Display Mode	e ON									
Flow Chart	This command has no effect when Normal Display mode is active. Status Normal Mode On, Idle Mode Off, Sleep Out Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In Status Default Value Power On Sequence Normal Display Mode ON SW Reset Normal Display Mode ON HW Reset Normal Display Mode ON													





8.2.15. Display Inversion OFF (20h)

8.2.15.	DISPI	ay III	versi	on OFF (20	111)								
20h					DINV	OFF (Dis	play Inve	rsion OF	F)				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	0	0	0	0	0	20h
Parameter							<u>Paramete</u>	r					
	This co	mmand	is used t	o recover from d	isplay inv	ersion mo	de.						
	This co	mmand	makes n	o change of the	content o	f frame m	emory.						
	This co	mmand	doesn't d	change any othe	r status.								
									D:				
				Mem	ory	ı		1.1	Display F	anel			
											_		
Description						_	N				_		
											_		
						 		+			_		
											_		
					+++	\vdash			+++		_		
	X = Do	n't care											
Restriction	This co	mmand	has no e	ffect when modu	ıle alread	y is invers	ion OFF r	node.					
			_				1						
	Norm	al Made	Stat	us Mode Off, Sleep		vailability Yes	-						
Register				Mode On, Sleep		Yes							
Availability				Mode Off, Sleep		Yes							
	Partia	al Mode		Mode On, Sleep	Out	Yes							
			Slee	o In		Yes							
		Status	3	Default Va	llue								
Default	Powe		quence	Display Inversi									
Delault		SW Res	set	Display Inversi									
		HW Res	set	Display Inversi	on OFF								
							, <u>'</u>		Legen	 d]		
				Display Inv	ersion O	n Mode) !	'					
							/ ¦		Comman	d	į		
					\downarrow		1	<u> </u>			!		
							į		Paramete	<u>'</u>			
Flow Chart				INV	OFF(20h)	-		Display		İ		
I IOW CHAIL					<u> </u>		1		Action	>	į		
					\downarrow		į	\sim			1		
					▼		\		Mode				
				Display Inv	ersion Of	ff Mode) ¦				į		
							ĺ	Sequ	ıential tra	nsfer			
							i_			_ 			





8.2.16. Display Inversion ON (21h)

21h				511 511 (211		VON (Dis	splay Inve	rsion ON	l)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1		XX	0	0	1	0	0	0	0	1	21h	
Parameter							Paramete	r						
Description	This co	ommano Display	d makes r	to enter into disp to change of the change any othe in mode, the Disp	content o	f frame m	emory. Ev				ame men	nory to the	e display.	
Restriction						! - !	ia a ON as							
Register Availability	X = Don't care This command has no effect when module already is inversion ON mode. Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes													
Default		Status er On Se SW Res HW Res	equence set	Defa Display Ir Display Ir Display Ir	nversion (OFF								
Flow Chart				Display Inv	✓ ′ON(21h)				Commar Paramete Display Action Mode uential tra	er /				





8.2.17. Gamma Set (26h)

8.2.17.	Gamma	1 JCI (2	.011)										
26h					GAM	SET (Ga	ımma Se	et)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	0	0	1	1	0	26h
Parameter	1	1	1	XX				GC					01
	This comm	nand is use	d to select the	ne desired G	amma cu	irve for t	ne currer	nt display	. A max	imum of	4 fixed (gamma c	urves can
	be selected	d. The curv	e is selected	by setting th	ne approp	riate bit	in the pa	rameter	as descr	ibed in tl	ne Table	:	
	GC [7:0]		Curve Selec	cted									
	01h	Ga	mma curve 1										
Description	02h	Ga	mma curve 2	2 (G1.8)									
	04h	Ga	mma curve 3	3 (G2.5)									
	08h	Ga	mma curve 4	4 (G1.0)									
	Note: All of	ther values	are undefine	ed.									
	X = Don't o	care											
			t about in to	able chove o	ro involid	النبد ممم	not obon	ao tho o	urrant aa	looted C	ommo o	un (o until	volid
Restriction			ı ənown in ta	able above ar	e iiivalia	anu Will	noi chan	ge me cl	arrent se	iecieu G	annila C	urve UII(II	vallu
	value is red	ceived.											
		S	tatus		Availab	ility							
Register			dle Mode Off		Yes								
			dle Mode On		Yes								
Availability			le Mode Off,		Yes								
	Partial IV		<u>le Mode On,</u> eep In	Sleep Out	Yes Yes								
		Oli	ccp III		103								
	St	tatus	Default '	Value									
Default	Power O	n Sequenc	e 8'h0	1h									
Delault	SW	Reset	8'h0	1h									
	HW	Reset	8'h0	1h									
						7	Ţ.		Lege				
							, 		Lege	ilu	_ !		
				GAMSET	(26h)		· !		Comm				
							i		Comm	anu	」 		
				\downarrow			I		Param	eter	/ ¦		
				▼			7 i		Displa				
Flow Chart			/ 1	st Parametei	r: GC[7:0]		/ ¦		Dispid	цу 	/ i		
			/			/	į	<	Actio	n>	> 		
		4	•			/	I I		NA - 1		į		
				\downarrow			į		Mod	ie	/		
				▼							į		
				New Gamm			İ	(Se	quential	transfer) ¦		
				Loade	ea		¦						
			_			_/							





8.2.18. Display OFF (28h)

28h	-	-	11 (20	,		DISPOFI	F (Display	(OFF)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	0	1	0	0	0	28h
Parameter						No	Paramete	r					
Description	page in	nserted. ommand	makes no	no change of cort change any other mal visible effect	ntents of f	rame men		e, the ou	Display F		emory is d	disabled a	nd blank
	X = Do	on't care											
Restriction	This co	ommand	has no e	effect when mod	ule is alre	ady in dis	play off m	ode.					
Register Availability	Norm Parti	nal Mode ial Mode	On, Idle On, Idle	Mode Off, Slee Mode On, Slee Mode Off, Sleep Mode On, Sleep	p Out p Out o Out	Yes Yes Yes Yes Yes Yes Yes Yes Yes							
Default		Status er On Se SW Res HW Res	equence	Default Value Display OFF Display OFF Display OFF									
Flow Chart				DISF	POFF (28h	n)		Sec	Comma Parame Display Action Mode	ter /			





8.2.19. Display ON (29h)

8.2.19.	DISP	ay O	N (291	1)									
29h						DISPON	l (Display	ON)					
_	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	<u> </u>	XX	0	0 No	1 Paramete	0	1	0	0	1	29h
Parameter	This or	mmand	ie neod +	o recover from [Paramete		Frame Ma	mory is s	nahlad		
								non ne i	raille Me	inory is e	navieu.		
				o change of con			nory.						
	This co	mmand	does no	t change any oth	ner status								
									Б.	. 5			
				Memory					Disp	lay Par	iel 		
			+		+++	_		4	+		+++	-	
Description			+		+++	_		+			HH	-	
			土			_	\setminus	コ				<u>-</u>	
			4		\sqcup	_	$\overline{}$	4			\sqcup	- -	
			+			_	V	\dashv			HH	-	
			土			_		\exists				-	
			1		\Box	_		4				- -	
			I					l					
	X = Do	n't care.											
Restriction				effect when mode	ule is alre	ady in disi	play on m	ode.					
							-						
			Stat	tus	Α	vailability							
Register				Mode Off, Sleep		Yes							
				Mode On, Sleep Mode Off, Sleep		Yes Yes	_						
Availability				Mode On, Sleep		Yes							
			Slee			Yes							
		Status	3	Default Value	1								
Default	Powe		quence	Display OFF									
Delault		SW Res	set	Display OFF	1								
		HW Res	set	Display OFF	_								
							\ !	I	_egen	b	-		
				Displ	lay Off Mo	de) [\neg	į		
							/ ¦		Command	k	1		
							į		Paramete	r /			
							ļ		Display		-		
Flow Chart				DIS	SPON(29I	n)	1			=	į		
							1	<_	Action	_>	:		
							į		Mode		 		
							\			_	-		
				Displ	lay On Mo	de		Sequ	ential trar	nsfer	İ		
							/ I			$ \leq $	•		
							•						





8.2.20. Column Address Set (2Ah)

8.2.20. C	Colum	ın Ad	dress	Set (2Ah))								
2Ah					C	ASET (Co	lumn Add	ress Set)				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	0	1	0	1	0	2Ah
1 st Parameter	1	1	1	XX	SC15	SC14	SC13	SC12	SC11	SC10	SC9	SC8	
2 nd Parameter	1	1	1	XX	SC7	SC6	SC5	SC4	SC3	SC2	SC1	SC0	Note1
3 rd Parameter	1	1	1	XX	EC15	EC14	EC13	EC12	EC11	EC10	EC9	EC8	Note1
4 th Parameter	1	1	↑	XX	EC7	EC6	EC5	EC4	EC3	EC2	EC1	EC0	Note1
Description	other of repress	driver st	atus. Th	to define area of e values of SC line in the Fram	[15:0] e Memo	and EC [1			vhen RAN			_	
Restriction	Note 1	: When	SC [15:0	be equal to or le	greater	than 00EF		MADCTL'	s B5 = 0)	or 013Fh			
		-1.84	Sta			Availabilit	У						
Register				Mode Off, Slee		Yes	-						
				Mode On, Slee		Yes	_						
Availability				Mode Off, Slee Mode On, Slee		Yes Yes	_						
	Parti	ai wode	Slee		p Out	Yes							
		Status	3			Default V	alue						
	Powe	er On Se	equence	SC [15:0]=00	00h	E	C [15:0]=	00EFh					
Default		SW Res	set	SC [15:0]=00	00h If	MADCTL's	s B5 = 0: I	EC [15:0]	=00EFh				

If MADCTL's B5 = 1: EC [15:0]=013Fh


EC [15:0]=00EFh

SC [15:0]=0000h

HW Reset












8.2.21. Page Address Set (2Bh)

8.2.21. F	uge /	-uui c	-33 0	et (2Bn)									
2Bh					F	PASET (Pa	age Addro	ess Set)					
<u></u>	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	0	1	0	1	1	2Bh
1 st Parameter	1	1	1	XX	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8	Note1
2 nd Parameter	1	1	1	XX	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	Note
3 rd Parameter	1	1	1	XX	EP15	EP14	EP13	EP12	EP11	EP10	EP9	EP8	Note1
4 th Parameter	1	1	<u> </u>	XX	EP7	EP6	EP5	EP4	EP3	EP2	EP1	EP0	
Description	other of	driver st	atus. Th		[15:0] a	nd EP [1:						_	
Restriction	Note 1	: When	SP [15:0	be equal to or le] or EP [15:0] is l be ignored.			n (When N	//ADCTL's	s B5 = 0) (or 00EFh	(When M	ADCTL's	B5 = 1),
	NI - ··	- I NA I		itus		Availability	У						
Register				e Mode Off, Slee e Mode On, Slee		Yes Yes	-						
•				Mode Off, Slee		Yes							
Availability				Mode On, Sleep		Yes							
				ep In	p our	Yes							
		Status	3			Default Va	alue						
	Powe	r On Se	quence	SP [15:0]=000		⁹ [15:0]=0							
Default		SW Res	set	SP [15:0]=000)()h	MADCTL's MADCTL's							
ı		HW Res	not.	SP [15:0]=000		¹ [15:0]=0							









8.2.22. **Memory Write (2Ch)**

8.2.22. N	iemor	y wr	ite (20	Cn)									
2Ch						RAMWR	(Memory	Write)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	0	1	1	0	0	2Ch
1 st Parameter	1	1	<u></u>					[17:0]					XX
: N th Parameter	1	1	<u> </u>					[17:0]					XX
in Parameter	•			to tropofor dota	from MC	NII to from		[17:0]	mmand.	makaa na	ahanaa t	a tha ath	XX
Description	status. Page p	When positions in frame	this com	to transfer data mand is accept art Column/Star , and the colum care.	ted, the c	olumn reg	jister and e differen	t in accord	register	are reset	to the S	tart Colur) Then D	mn/Start [17:0] is
Restriction	In all c	olor mo	des, there	e is no restrictio	n on leng	th of para	meters.						
Register Availability	Norm Parti	al Mode al Mode	e On, Idle On, Idle On, Idle	Mode Off, Slee Mode On, Slee Mode Off, Slee Mode On, Slee Pp In	ep Out ep Out ep Out	Availabilit Yes Yes Yes Yes Yes Yes Yes	у						
Default		Statu: er On Se SW Res HW Re	equence set	Contents of Contents of	memory i	set rando s not clea	red						
Flow Chart			/ 2 3 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	st Parameter: Sond Parameter: Sond Parameter: Enth Parameter: Sond Parameter: Enth Parameter: Sond Parameter: Sond Parameter: Sond Parameter: Sond Parameter: Sond Parameter: Enth Parameter:	C[15:8] :C[7:0] C[15:8] 7:0] 2Bh) P[15:8] :P[7:0] P[15:8] P[7:0] 2Ch)		7	If Needed		Common Parar Disp Act Mo	olay ion de	7	





8.2.23. Color Set (2Dh)

2Dh						RGBSE	T (Color	Set)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	0	1	1	0	1	2Dh
1 st Parameter	1	1	1	XX				R00	[5:0]				XX
n th Parameter	1	1	1	XX				Rnn	[5:0]				XX
32 nd Parameter	1	1	1	XX				R31	[5:0]				XX
33 rd Parameter	1	1	1	XX				G00	[5:0]				XX
n th Parameter	1	1	1	XX				Gnn	[5:0]				XX
96 th Parameter	1	1	1	XX				G64	[5:0]				XX
97 th Parameter	1	1	1	XX				B00	[5:0]				XX
n th Parameter	1	1	1	XX					[5:0]				XX
128 th Parameter	1	1	<u></u>	XX				B31	[5:0]				XX
Description	This co	mmand	has no	en to the LUT re effect on other o mory is written t	command			-					s effect
Restriction													
Register Availability	Norm Partia	al Mode al Mode	On, Idle	e Mode Off, Slee e Mode On, Slee Mode Off, Slee Mode On, Slee	ep Out ep Out ep Out	Availability Yes Yes Yes Yes Yes Yes Yes	/						
Default		Status er On Se SW Res HW Res	equence	Randon Contents of L	t Value n values UT prote n values	cted							
Flow Chart				RGBSE 1st Paramet : 32nd Parame 33rd Parame : 96th Parame 97th Parame : 128th Parame	er: R00[5 ter: R31[! ter: G00[4 ter: G63[4 ter: B00[5	5:0] 5:0] 5:0]			Leg Common Param Disp Acti Mo Sequentia	mand neter lay on	7		





8.2.24. Memory Read (2Eh)

2Eh					RAMRD (Memory Read)									
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	↑	XX	0	0	1	0	1	1	1	0	2Eh	
1 st Parameter	1	1	↑	XX	Х	Х	Х	Х	Х	Х	Х	Х	Х	
2 nd Parameter	1	1	↑				D.	1 [17:0]					XX	
:	1	1	↑				D	x [17:0]					XX	
(N+1) th Parameter	1	1	1				Dı	n [17:0]					XX	

This command transfers image data from ILI9340's frame memory to the host processor starting at the pixel location specified by preceding set_column_address and set_page_address commands.

If Memory Access control B5 = 0:

The column and page registers are reset to the Start Column (SC) and Start Page (SP), respectively. Pixels are read from frame memory at (SC, SP). The column register is then incremented and pixels read from the frame memory until the column register equals the End Column (EC) value. The column register is then reset to SC and the page register is incremented. Pixels are read from the frame memory until the page register equals the End Page (EP) value or the host processor sends another command.

If Memory Access Control B5 = 1:

The column and page registers are reset to the Start Column (SC) and Start Page (SP), respectively. Pixels are read from frame memory at (SC, SP). The page register is then incremented and pixels read from the frame memory until the page register equals the End Page (EP) value. The page register is then reset to SP and the column register is incremented. Pixels are read from the frame memory until the column register equals the End Column (EC) value or the host processor sends another command.

Restriction There is no restriction on length of parameters.

Register

Availability

Description


Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Status	Default Value
Power On Sequence	Contents of memory is set randomly
SW Reset	Contents of memory is set randomly
HW Reset	Contents of memory is set randomly









Description

a-Si TFT LCD Single Chip Driver 240RGBx320 Resolution and 262K color




8.2.25. Partial Area (30h)


30h	PLTAR (Partial Area)													
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	↑	XX	0	0	1	1	0	0	0	0	30h	
1 st Parameter	1	1	↑	XX	SR15	SR14	SR13	SR12	SR11	SR10	SR9	SR8	00	
2 nd Parameter	1	1	↑	XX	SR7	SR6	SR5	SR4	SR3	SR2	SR1	SR0	00	
3 rd Parameter	1	1	↑	XX	ER15	ER14	ER13	ER12	ER11	ER10	ER9	ER8	01	
4 th Parameter	1	1	1	XX	ER7	ER6	ER5	ER4	ER3	ER2	ER1	ER0	3F	
	This co	This command defines the partial mode's display area. There are 2 parameters associated with this command, the first												

This command defines the partial mode's display area. There are 2 parameters associated with this command, the first defines the Start Row (SR) and the second the End Row (ER), as illustrated in the figures below. SR and ER refer to the Frame Memory Line Pointer.


If End Row>Start Row when MADCTL B4=0:-



If End Row>Start Row when MADCTL B4=1:-



If End Row<Start Row when MADCTL B4=0:-



If End Row = Start Row then the Partial Area will be one row deep.

X = Don't care.

Restriction SR [15...0] and ER [15...0] cannot be 0000h nor exceed 013Fh.





Register Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes Status Default Value SR [15:0] ER [15:0] Power On Sequence 16'h0000h 16'h013Fh SW Reset 16'h 0000h 16'h 013Fh HW Reset 16'h 0000h 16'h 013Fh 1. To Enter Partial Mode
Register Availability Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes Status Default Value SR [15:0] Power On Sequence 16'h0000h 16'h013Fh SW Reset 16'h 0000h 16'h 013Fh HW Reset 16'h 0000h 16'h 013Fh 1. To Enter Partial Mode
Normal Mode On, Idle Mode On, Sleep Out
Availability Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes Status Default Value SR [15:0] ER [15:0] Power On Sequence 16'h0000h 16'h013Fh SW Reset 16'h 0000h 16'h 013Fh HW Reset 16'h 0000h 16'h 013Fh 1. To Enter Partial Mode
Partial Mode On, Idle Mode On, Sleep Out Yes
Sleep In Yes
Default Status Default Value SR [15:0] ER [15:0]
Default Default Status SR [15:0] ER [15:0]
Default Default SR [15:0] ER [15:0]
Default Default Status SR [15:0] ER [15:0]
Power On Sequence
SW Reset 16'h 0000h 16'h 013Fh HW Reset 16'h 0000h 16'h 013Fh 1. To Enter Partial Mode
HW Reset 16'h 0000h 16'h 013Fh 1. To Enter Partial Mode
1. To Enter Partial Mode
DITAD(OOL)
PLTAR(30h)
PLTAR(30h)
Legend Legend
1st Parameter: SR[15:8] Command
2nd Parameter SR[7:0] Parameter
3rd Parameter: ER[15:8] Display
/ 4th Parameter FB[7:0] /
Action Action
Mode
PTLON(12h)
Sequential transfer
Partial Mode
2. To Leave Partial Mode
Partial Mode
Flow Chart
Legend
DISPOFF(28h)
Command
Parameter
NORON(13h)
Display
Partial Mode OFF Action
Mode
RAMRW(2Ch)
Sequential transfer
V
Image Data
Image Data D1[17:0],D2[17:0]Dn[17:0]
Image Data D1[17:0],D2[17:0]Dn[17:0]
Image Data D1[17:0],D2[17:0]
Image Data D1[17:0],D2[17:0].Dn[17:0] DISPON(29h)





8.2.26. Vertical Scrolling Definition (33h)

33h					VSCRDE	VSCRDEF (Vertical Scrolling Definition)									
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	1	XX	0	0	1	1	0	0	1	1	33h		
1 st Parameter	1	1	1	XX	TFA [15:8]										
2 nd Parameter	1	1	1	XX		TFA [7:0]									
3 rd Parameter	1	1	1	XX				VSA	[15:8]				01		
4 th Parameter	1	1	1	XX				VSA	[7:0]				40		
5 th Parameter	1	1	1	XX		BFA [15:8]									
6 th Parameter	1	1	1	XX	BFA [7:0]								00		


This command defines the Vertical Scrolling Area of the display.

When MADCTL B4=0

The 1st & 2nd parameter TFA [15...0] describes the Top Fixed Area (in No. of lines from Top of the Frame Memory and Display).

The 3rd & 4th parameter VSA [15...0] describes the height of the Vertical Scrolling Area (in No. of lines of the Frame Memory [not the display] from the Vertical Scrolling Start Address). The first line read from Frame Memory appears immediately after the bottom most line of the Top Fixed Area.

The 5th & 6th parameter BFA [15...0] describes the Bottom Fixed Area (in No. of lines from Bottom of the Frame Memory and Display). TFA, VSA and BFA refer to the Frame Memory Line Pointer.



Description

When MADCTL B4=1


The 1st & 2nd parameter TFA [15...0] describes the Top Fixed Area (in No. of lines from Bottom of the Frame Memory and Display).

The 3rd & 4th parameter VSA [15...0] describes the height of the Vertical Scrolling Area (in No. of lines of the Frame Memory [not the display] from the Vertical Scrolling Start Address). The first line read from Frame Memory appears immediately after the top most line of the Top Fixed Area.

The 5th & 6th parameter BFA [15...0] describes the Bottom Fixed Area (in No. of lines from Top of the Frame Memory and Display).

























8.2.27. Tearing Effect Line OFF (34h)

34h					TE	OFF (Tearin	ng Effect I	Line OFF))				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	1	0	1	0	0	34h
Parameter						No F	arameter						
Description		mmand n't care.		to turn OFF (Active	e Low)	the Tearing	Effect out	put signal	I from the	TE signa	al line.		
Restriction	This co	mmand	has no e	effect when Tearin	g Effec	t output is a	Iready OF	F.					
Register Availability	Norm Parti	al Mode al Mode	On, Idle On, Idle	Mode Off, Sleep of Mode Off, Sleep of Mode Off, Sleep of Mode On, Sleep of Mode On, Sleep of Mode On, Sleep of Mode On, Sleep of Mode On, Sleep of Mode Off, Sleep of	Out Out Out	Availability Yes Yes Yes Yes Yes Yes Yes							
Default		Status or On Se SW Res HW Res	equence	Default Value OFF OFF									
Flow Chart				TE Line O	F(34h			Pa D	egend ommand orameter Display Action Mode	fer	,		






8.2.28. Tearing Effect Line ON (35h)

0.2.20.	TEON (Tearing Effect Line ON)												
35h	TEON (Tearing Effect Line ON) D/CX RDX WRX D17-8 D7 D6 D5 D4 D3 D2 D1 D0 HEX												
_											1		
Command	0	1	<u> </u>	XX	0	0	1	1	0	1	0	1	35h
Parameter	1	1	<u> </u>	XX	0	0	0	0	0	0	0	M	00
	This co	ommand	l is used	to turn ON the T	earing E	ffect outpo	ut signal f	from the 1	ΓE signa	l line. Th	is output	is not aff	ected by
	changi	ng MAD	CTL bit I	B4. The Tearing E	Effect Lin	e On has	one para	meter whi	ch descr	ibes the	mode of	the Teari	ng Effect
	Output	Line.											
	·												
	When I	When M=0:											
	The Tearing Effect Output line consists of V-Blanking information only:												
	مالم، خالم،												
	tvdl tvdh												
Description	Verti	Vertical Time Scale											
·	<i>*************************************</i>												
	When M=1 :												
	The Tearing Effect Output Line consists of both V-Blanking and H-Blanking information:												
	The realing Enect Output Line consists of both v-bianking and H-Bianking information:												
	tvdl → tvdh →												
	Vertical Time Scale												
	Vertical Time Scale												
	Note: [During S	leep In M	lode with Tearing	Effect Lir	ne On, Tea	aring Effec	ct Output p	oin will be	e active l	_ow.		
		n't care.	-	J		•	Ü						
Restriction	This co	mmand	has no e	effect when Tearin	g Effect	output is a	Iready ON	1					
							Ī						
			Sta			/ailability							
Register				Mode Off, Sleep		Yes							
				Mode On, Sleep of Mode Off, Sleep of		Yes Yes							
Availability						Yes							
	Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes												
				•	1								
		Status		Default Value									
Default		er On Se	•	OFF									
	SW Reset OFF HW Reset OFF												
		nvv Hes	otl .	OFF									











8.2.29. Memory Access Control (36h)


36h		MADCTL (Memory Access Control)													
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	1	XX	0	0	1	1	0	1	1	0	36h		
Parameter	1	1	1	XX	MY	MX	MV	ML	BGR	МН	0	0	00		

This command defines read/write scanning direction of frame memory.

This command makes no change on the other driver status.


Bit	Name	Description
MY	Row Address Order	
MX	Column Address Order	These 3 bits control MCU to memory write/read direction.
MV	Row / Column Exchange	
ML	Vertical Refresh Order	LCD vertical refresh direction control.
BGR	RGB-BGR Order	Color selector switch control
ban	NGB-BGN Oldel	(0=RGB color filter panel, 1=BGR color filter panel)
MH	Horizontal Refresh ORDER	LCD horizontal refreshing direction control.

Note: When BGR bit is changed, the new setting is active immediately without update the content in Frame Memory again.









8.2.30. Vertical Scrolling Start Address (37h)


37h		VSCRSADD (Vertical Scrolling Start Address)													
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	↑	XX	0	0	1	1	0	1	1	1	37h		
1 st Parameter	1	1	1	XX				VSP	[15:8]				00		
2 nd Parameter	1	↑	1	XX	VSP [7:0]							00			

This command is used together with Vertical Scrolling Definition (33h). These two commands describe the scrolling area and the scrolling mode. The Vertical Scrolling Start Address command has one parameter which describes the address of the line in the Frame Memory that will be written as the first line after the last line of the Top Fixed Area on the display as illustrated below:-

When MADCTL B4=0

Example:

When Top Fixed Area = Bottom Fixed Area = 00, Vertical Scrolling Area = 320 and VSP='3'.




Description

When MADCTL B4=1

Example:

When Top Fixed Area = Bottom Fixed Area = 00, Vertical Scrolling Area = 320 and VSP='3'.



Note: (1) When new Pointer position and Picture Data are sent, the result on the display will happen at the next Panel Scan

to avoid tearing effect. VSP refers to the Frame Memory line Pointer.

(2) This command is ignored when the ILI9340 enters Partial mode.

X = Don't care





Restriction			
	_		
	Stat	us	Availability
	Normal Mode On, Idle	Mode Off, Sleep Out	Yes
Register	Normal Mode On, Idle	Mode On, Sleep Out	Yes
Availability	Partial Mode On, Idle	Mode Off, Sleep Out	No
	Partial Mode On, Idle	Mode On, Sleep Out	No
	Sleep	o In	Yes
	Ctatus	Default Value	
	Status	VSP [15:0]	
Default	Power On Sequence	16'h0000h	
	SW Reset	16'h0000h	
	HW Reset	16'h0000h	
Flow Chart	See Vertical Scrolling De	efinition (33h) descripti	on.





8.2.31. Idle Mode OFF (38h)

38h					IDN	IOFF (Idle	Mode Ol	FF)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	0	0	1	1	1	0	0	0	38h
Parameter						No Para	ameter						
	This con	mmand is ι	used to red	cover from Idle	e mode o	n.							
Description	In the id	le off mode	e, LCD car	n display max	imum 26	2,144 colo	rs.						
	X = Don	't care.											
Restriction	This con	mmand has	s no effect	when module	e is alread	dy in idle d	off mode.						
	Nieman	I Marala Ou	Status	l- 0" 0l /		ailability							
Register				le Off, Sleep (le On, Sleep (Yes Yes							
Availability				e Off, Sleep C		Yes							
Availability				e On, Sleep C		Yes							
			Sleep In	,		Yes							
Default	S	Status On Seque SW Reset	ence Idle	efault Value e mode OFF e mode OFF e mode OFF									
Flow Chart				Idle mod	(38h)			Con Par Di A	gend mmand rameter splay dion Mode	fer			






8.2.32. Idle Mode ON (39h)

39h			-			IDMON (Idle Mode ON)											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX				
Command	0	1	111.51	XX	0	0	1	1	1	0	0	1	39h				
Parameter			•		•	No	Paramete	er	*	•	•	•					
Description	In the id Frame Blace Blue Red Mage Gree Cya Yello	Memory Memory Relation in the control of the cont	Men S B4 B3 F OXXX OXXX 1XXX OXXX 1XXX	XX XX XX XX XX XX XX	vs. Displa G4 G3 G2 C0 0XXXXX 0XXXXX 1XXXXX 1XXXXX	y Color	B ₄ B ₃ B ₂ E 0XXXXX 1XXXXX 0XXXXX 1XXXXX 0XXXXX	e second		Panel Di		n R, G and	B in the				
Restriction	X = Do	n't care		effect when mo	1XXXXX dule is alr		e off mode										
Register Availability	Norm Partia	al Mode al Mode	On, Idle On, Idle	Mode Off, Sle Mode On, Sle Mode Off, Slee Mode On, Slee	ep Out ep Out ep Out	Availability Yes Yes Yes Yes Yes Yes Yes	<i>y</i>										
Default	Status Default Value Power On Sequence Idle mode OFF SW Reset Idle mode OFF HW Reset Idle mode OFF																











8.2.33. COLMOD: Pixel Format Set (3Ah)

o.∠.აა.	COLIN	PIXSET (Pixel Format Set (3An)														
3Ah							Р	IXSE	ET (Pix	el Form	at Set)					
	D/CX	RDX	WRX	D1	7-8	$oldsymbol{oldsymbol{oldsymbol{oldsymbol{\Gamma}}}$	D7		D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	Х	Χ		0		0	1	1	1	0	1	0	3Ah
Parameter	1	1	1	Х			0			DPI [2:0		0		DBI [2:0		66
	This cor	mmand s	ets the pi	xel forma	at for th	ne Ro	GB ir	mage	e data	used by	the interfa	ace. DPI [2	2:0] is the	pixel for	mat select	of RGB
	interface	e and DE	3I [2:0] is	the pixel	format	of N	1CU	inter	face. It	f a partic	ular interf	ace, eithe	r RGB int	terface or	MCU inte	rface, is
	not used	d then th	e corresp	ondina bi	ts in th	ie pa	ıramı	eter	are ign	ored. Th	e pixel for	rmat is sh	own in th	e table be	elow.	
	DPI [2		GB Interfa			÷	BI [2				e Format	7	• • • • • • • • • • • • • • • • • • • •	0 (45.0 50		
	0 0	0	Rese		aı	0	0	0	IVICO	Reserv						
	0 0	1	Rese			0	0	1		Reserv						
Description	0 1	0	Rese			0	1	0		Reserv						
,	0 1	1	Rese	rved	_	0	1	1		Reserv	red					
	1 0	0	Rese		_	1	0	0		Reserv		_				
	1 0	1	16 bits		_	1	0	1		16 bits /						
	1 1	1	18 bits		\dashv	1	1	1		18 bits / Reserv		-				
	1 1 1 Reserved 1 1 1 Reserved If using RGB Interface must selection serial interface.															
	X = Don	C = Don't care														
Restriction																
			Stat					Α١	/ailabil	ity						
Register			On, Idle						Yes							
Availability			On, Idle On, Idle						Yes Yes							
Availability			On, Idle						Yes							
			Sleep						Yes							
		Ct-	4					Def	ault Va	alue						
		Sta	tus		[DPI [2:0]			DB	I [2:0]					
Default	Power	On Seq				3'b1					b110					
		SW F					ange	9			Change					
		HW F	teset			3'b1	10			31	b110					
									—		r			<u>:</u>		
												Lege	nd			
					СО	LMO	D (3	Ah)			-	Comma	and	ļ		
														, ¦		
	Parameter															
Flow Chart				/ DF	PI[2:0]	RGB	pixe	l forn	nat			Displa	y)			
l ion onait			/	DE	BI[2:0]	MCU	pixe	l forr	nat		<	Actio	\overline{n}	 		
										_/	i	Mode	,	l I		
						1	!		7		i \	- IVIOUE		l I		
				٢	An	v Co	mma	nd			[(s	equential t	ransfer) İ		
				L		, 55								í i		
											'					





8.2.34. Write_Memory_Continue (3Ch)

3Ch	Write_Memory_Continue												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	1	1	1	0	0	3Ch
1 St Double to 1	4	4	*	D1	D1	D1	D1	D1	D1	D1	D1	D1	000
1 st Parameter	<u> </u>	I		[178]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	3FF
X th Parameter	4	4	*	Dx	Dx	Dx	Dx	Dx	Dx	Dx	Dx	Dx	000
A Parameter		ı		[178]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	3FF
N th Davasatav	4	4		Dn	Dn	Dn	Dn	Dn	Dn	Dn	Dn	Dn	000
N th Parameter		l		[178]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	3FF

This command transfers image data from the host processor to the display module's frame memory continuing from the pixel location following the previous write_memory_continue or write_memory_start command.

If set address mode B5 = 0:

Data is written continuing from the pixel location after the write range of the previous write_memory_start or write_memory_continue. The column register is then incremented and pixels are written to the frame memory until the column register equals the End Column (EC) value. The column register is then reset to SC and the page register is incremented. Pixels are written to the frame memory until the page register equals the End Page (EP) value and the column register equals the EC value, or the host processor sends another command. If the number of pixels exceeds (EC – SC + 1) * (EP – SP + 1) the extra pixels are ignored.

If set_address_mode B5 = 1:

Description

Data is written continuing from the pixel location after the write range of the previous write_memory_start or write_memory_continue. The page register is then incremented and pixels are written to the frame memory until the page register equals the End Page (EP) value. The page register is then reset to SP and the column register is incremented. Pixels are written to the frame memory until the column register equals the End column (EC) value and the page register equals the EP value, or the host processor sends another command. If the number of pixels exceeds (EC - SC + 1) * (EP - SP + 1) the extra pixels are ignored.

Sending any other command can stop frame Write.

Frame Memory Access and Interface setting (B3h), WEMODE=0

When the transfer number of data exceeds (EC-SC+1)*(EP-SP+1), the exceeding data will be ignored.

Frame Memory Access and Interface setting (B3h), WEMODE=1

When the transfer number of data exceeds (EC-SC+1)*(EP-SP+1), the column and page number will be reset, and the exceeding data will be written into the following column and page.

Restriction

A write_memory_start should follow a set_column_address, set_page_address or set_address_mode to define the write address. Otherwise, data written with write_memory_continue is written to undefined addresses.





	i			<u> </u>
	State	us	Availability	
	Normal Mode On, Idle	Mode Off, Sleep Out	Yes	
Register	Normal Mode On, Idle	Mode On, Sleep Out	Yes	
Availability	Partial Mode On, Idle I	Mode Off, Sleep Out	Yes	
	Partial Mode On, Idle I	Mode On, Sleep Out	Yes	
	Sleep In		No	
	Status	Default Value)	
Default	Power On Sequence	Random value	е	
Derauit	SW Reset	No change		
	HW Reset	No change		
Flow Chart	Im D1[17	age Data 7:0],D2[17:0] ,Dn[17:0] t Command		Legend Command Parameter Display Action Mode Sequential transfer





3Eh					Read_	Memory	_Contin	nue					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	0	0	1	1	1	1	1	0	3Eh
1 st Parameter	1	↑	1	XX	Х	Х	Х	Х	Х	Х	Х	Х	Х
2 nd Parameter	4	^	4	D1	D1	D1	D1	D1	D1	D1	D1	D1	000
2 Parameter	I		ı	[178]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	3FF
x st Parameter	4	*	4	Dx	Dx	Dx	Dx	Dx	Dx	Dx	Dx	Dx	000
x Farainetei	ı			[178]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	3FF
N st Parameter	4	^	4	Dn	Dn	Dn	Dn	Dn	Dn	Dn	Dn	Dn	000
n Parameter	I		ı	[178]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	3FF
	This comma	and transfe	rs image da	ata from the c	display m	nodule's	frame m	emory to	the hos	t proces	sor cont	inuing fro	om the
	location following the previous read_memory_continue (3Eh) or read_memory_start (2Eh) command.												

If set_address_mode B5 = 0:

Pixels are read continuing from the pixel location after the read range of the previous read_memory_start or read_memory_continue. The column register is then incremented and pixels are read from the frame memory until the column register equals the End Column (EC) value. The column register is then reset to SC and the page register is incremented. Pixels are read from the frame memory until the page register equals the End Page (EP) value and the column register equals the EC value, or the host processor sends another command.

Description

If set_address_mode B5 = 1:

Pixels are read continuing from the pixel location after the read range of the previous read_memory_start or read_memory_continue. The page register is then incremented and pixels are read from the frame memory until the page register equals the End Page (EP) value. The page register is then reset to SP and the column register is incremented. Pixels are read from the frame memory until the column register equals the End Column (EC) value and the page register equals the EP value, or the host processor sends another command.

This command makes no change to the other driver status.

Restriction

A read_memory_start should follow a set_column_address, set_page_address or set_address_mode to define the read location. Otherwise, data read with read_memory_continue is undefined.

Register	
Availability	


Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Status	Default Value
Otatao	Dordan Taido
Power On Sequence	Random data
SW Reset	No change
HW Reset	No change











8.2.36. Set Tear Scanline (44h)

	et_Tear_	_Scanii	ne (44r	1)									
44h	D/OY	DDY	MDY	D47.0		Τ –	canline		DC	DC	D.1	DC	LIEV
Command	D/CX 0	RDX 1	WRX	D17-8 XX	D7 0	D6 1	D5 0	D4 0	D3 0	D2 1	D1 0	D0 0	HEX 44h
												STS	
1 st Parameter	1	1	<u> </u>	XX	0	0	0	0	0	0	0	[8]	00
2 nd Parameter	1	1	↑	XX	STS [7]	STS [6]	STS [5]	STS [4]	STS [3]	STS [2]	STS [1]	STS [0]	00
Description	The TE sign describes th Vertical T	nal is not at ne Tearing ime Scal	e	ty Tearing Ef thanging set_ ut Line mode	address	_mode b	tvo	ne Tearir				e parame	
Restriction	The Tearing	g Effect Ou	tput line sha	all be active l	ow wher	the disp	olay mod	dule is in	Sleep m	node.			
Register Availability	Normal Mo	ode On, Idl ode On, Idl ode On, Idl	e Mode On	, Sleep Out , Sleep Out Sleep Out Sleep Out	Availab Yes Yes Yes Yes	S							
Default			ST ST	Default Value FS [8:0]=000 FS [8:0]=000 FS [8:0]=000	0h 0h								
Flow Chart		Ser	set_tear_ ad 1st parame if 2nd parame TE Out	scanline eter STS[8] eter STS[7:0]						Para D Ac Se	meter isplay tion Mode equentia		





8.2.37. Get Scanline (45h)

45h						Get_Sca	nline						
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	1	0	0	0	1	0	1	45h
1 st Parameter	1	1	1	XX	Х	Х	Х	Х	Χ	Χ	Χ	Χ	Х
2 nd Parameter	1	↑	1	XX	0	0	0	0	0	0	GTS [9]	GTS [8]	00
3 rd Parameter	1	1	1	XX	GTS [7]	GTS [6]	GTS [5]	GTS [4]	GTS [3]	GTS [2]	GTS [1]	GTS [0]	00
Description	display devi	ice is define	ed as VSYN	an line, GTS NC + VBP + \ eturned by ge	, used to	update	the disp	lay devic	e. The to	otal num	ber of so	an lines	
Restriction	None												
Register Availability	Normal Mo	ode On, Idl ode On, Idl ode On, Idl			Availab Yes Yes Yes Yes	S							
Default			GT GT	Default Value GTS [9:0] TS [9:0]=000 TS [9:0]=000	0h 0h								
Flow Chart			Send 1s	get_scanline Wait 3us Dummy Read st parameter GT	5[9:8]	··			Pa	gend mmand rameter Display Action Mode Sequentia transfer			





8.2.38. Write Display Brightness (51h)

51h			-		WR	DISBV (W	rite Displ	ay Brightr	ness)				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	1	0	1	0	0	0	1	51h
Parameter	1	1	↑	XX	DBV[7]	DBV[6]	DBV[5]	DBV[4]	DBV[3]	DBV[2]	DBV[1]	DBV[0]	00
Description	It should	be chec	ked what	is the rela	tionship becification.		s written v	alue and o					ionship
Restriction	None												
Register Availability	Normal Partial	Mode C Mode O Mode O	on, Idle M	s lode Off, S lode On, S ode Off, S ode On, S	leep Out leep Out	Availabil Yes Yes Yes Yes	ity						
Default	Power (Status On Sequ W Reset W Reset	:		efault Value DBV [7:0] 8'h00h 8'h00h	e							
Flow Chart					WRDISB DBV[70 New Displ Brightnes	lay		¥	Leger Comm Parame Displ Actio Mod Sequer trans	and ter ay on le ntial			





8.2.39. Read Display Brightness (52h)

52h			, =	,	9 (JZII	<u> </u>	ad Display	, Brightne	ee Value)				
3211	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	VVIIX	XX	0	1	0	1	0	0	1	0	52h
1 st Parameter	1	<u>'</u>	1	XX	X	X	X	X	X	X	X	X	X
2 nd Parameter	1	^	1	XX	DBV[7]	DBV[6]	DBV[5]	DBV[4]	DBV[3]	DBV[2]	DBV[1]	DBV[0]	00
Description	It shou	ld be ch	ecked w	the brighthat the recont the dis	tness valu elationship	e of the di between	splay. this returne	ed value ai	nd output k	orightness	of the disp	olay. This	
Restriction	(= more	e than 2	RDX cy	cle) on D	BI Mode.		on the data		e MCU wa	nts to read	d more than	n one para	meter
Register Availability	Norm Parti	al Mode al Mode al Mode	e On, Idle e On, Idle e On, Idle	e Mode C Mode O	off, Sleep (on, Sleep (ff, Sleep C n, Sleep C	Out \\Out \Out	/es /es /es /es /es /es						
Default		Status er On Se SW Res HW Res	equence		Default \ DBV [7 8'h00 8'h00	7:0] Oh Oh							
Flow Chart					Send	1 RDDISB 1 st Parame 2 nd Parame	Dis	Host play	Para D A	egend mmand ameter display Action Mode quential ansfer			






8.2.40. Write CTRL Display (53h)

53h	WRCTRLD (Write Control Display)												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	0	1	0	1	0	0	1	1	53h
Parameter	1	1	<u></u>	XX	0	0	BCTRL	0	DD	BL	0	0	00
	This commar	nd is used	to control	display brigh	ntness.	•		•	•			•	
	BCTRL: Brightness Control Block On/Off, This bit is always used to switch brightness for display.												
	0 = Off (Brightness registers are 00h, DBV[70])												
	1 = On (Brightness registers are active, according to the other parameters.)												
	DD: Display Dimming, only for manual brightness setting												
	DD: Display Dimming, only for manual brightness setting DD = 0: Display Dimming is off												
			_										
	DD = 1:	: Display L	Dimming is	on									
Description	BL: Backligh	t Control	On/Off										
	0 = Off (Completely turn off backlight circuit. Control lines must be low.)												
	1 = On												
	Dimming fun	ction is ac	lapted to th	e brightness	register	s for dis	play when	bit BCT	RL is ch	anged a	t DD=1,	e.g. BC	ΓRL: 0 →
	1 or 1 → 0.												
	When BL bit change from "On" to "Off", backlight is turned off without gradual dimming, even if dimming-on (DD=1) are												
	selected.) are
	selected.								-		ŭ	(22) are
) are
Restriction	None											(22) are
Restriction		St	atus		Availa	bility						(==) are
Restriction	None			, Sleep Out	Availa Ye) are
Restriction Register	None Normal Mo	de On, Idl	e Mode Off	S, Sleep Out		s) are
	None Normal Mo	de On, Idl de On, Idl	e Mode Off e Mode On		Ye	es es) are
Register	None Normal Mo Normal Mo Partial Moo	de On, Idl de On, Idl de On, Idl	e Mode Off e Mode On e Mode Off	, Sleep Out	Ye Ye	es es) are
Register	None Normal Mo Normal Mo Partial Moo	de On, Idl de On, Idl de On, Idl	e Mode Off e Mode On e Mode Off	, Sleep Out , Sleep Out	Ye Ye Ye	es es es) are
Register	None Normal Mo Normal Mo Partial Mod Partial Mod Sleep In	de On, Idl de On, Idl de On, Idl de On, Idl	e Mode Off e Mode On e Mode Off	, Sleep Out , Sleep Out , Sleep Out	Yee Yee Yee Yee	es es es es) are
Register	None Normal Mo Normal Mo Partial Mod Partial Mod	de On, Idl de On, Idl de On, Idl de On, Idl	e Mode Off e Mode On e Mode Off e Mode On	, Sleep Out , Sleep Out , Sleep Out Def:	Ye Ye Ye Ye Ye Ye Ault Value	es es es es) are
Register Availability	None Normal Mo Normal Mo Partial Mod Sleep In Stat	de On, Idl de On, Idl de On, Idl de On, Idl de On, Idl	e Mode Off e Mode Off e Mode Off e Mode On	, Sleep Out , Sleep Out , Sleep Out Defa	Yee Yee Yee Yee Ault Value DD	es es es es	BL) are
Register	None Normal Mo Normal Mo Partial Moc Sleep In Stat Power On S	de On, Idl de On, Idl de On, Idl de On, Idl de On, Idl	e Mode Off e Mode On e Mode Off e Mode On BCTI	, Sleep Out , Sleep Out , Sleep Out Def:	Ye Ye Ye Ye Aulit Value DD 1'b0	es es es es	BL 1'b0) are
Register Availability	None Normal Mo Normal Mo Partial Mod Sleep In Stat	de On, Idl de On, Idl de On, Idl de On, Idl de On, Idl tus Sequence	e Mode Off e Mode Off e Mode Off e Mode On	Defall	Yee Yee Yee Yee Ault Value DD	es es es es	BL) are












8.2.41. Read CTRL Display (54h)

Diction	RDCTRLD (Read Control Display)										54h			
Command	HEX	D0	D1	D2	D3					D17-8	WRX	RDX	D/CX	
1	54h										<u> </u>			Command
2	XX										1	↑		
This command is used to return brightness setting. BCTRL: Brightness Control Block On/Off, '0' = Off (Brightness registers are 00h) '1' = On (Brightness registers are active, according to the DBV[70] parameters.) DD: Display Dimming '0' = Display Dimming is off '1' = Display Dimming is on BL: Backlight On/Off '0' = Off (Completely turn off backlight circuit. Control lines must be low.) '1' = On The display module is sending 2nd parameter value on the data lines if the MCU wants to read more than one of the control	00											^		
Description 10' = Display Dimming is off 11' = Display Dimming is on BL: Backlight On/Off 10' = Off (Completely turn off backlight circuit. Control lines must be low.) 11' = On The display module is sending 2nd parameter value on the data lines if the MCU wants to read more than one proceed of the more than 2 RDX cycle) on DBI. Only 2nd parameter is sent on DSI (The 1st parameter is not sent). Register Availability Register Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Sleep In Status Default Value BCTRL DD BL Power On Sequence 1'b0 1'b0 1'b0 SW Reset 1'b0 1'b0 1'b0 1'b0 1'b0					ers.)	aramete	e DBV[70] p	ng to the		ock On/Off, rs are 00h)	Control Blo	Brightness C	BCTRL : I	
BL: Backlight On/Off '0' = Off (Completely turn off backlight circuit. Control lines must be low.) '1' = On The display module is sending 2nd parameter value on the data lines if the MCU wants to read more than one process. Control lines must be low.) The display module is sending 2nd parameter value on the data lines if the MCU wants to read more than one process. Control lines must be low.) The display module is sending 2nd parameter value on the data lines if the MCU wants to read more than one process. Control lines must be low.) The display module is sending 2nd parameter value on the data lines if the MCU wants to read more than one process. Control lines must be low.) The display module is sending 2nd parameter value on the data lines if the MCU wants to read more than one process. Control lines must be low.) The display module is sending 2nd parameter value on the data lines if the MCU wants to read more than one process. Control lines must be low.) The display module is sending 2nd parameter value on the data lines if the MCU wants to read more than one process. Control lines must be low.) The display module is sending 2nd parameter value on the data lines if the MCU wants to read more than one process. Control lines must be low.) The display module is sending 2nd parameter value on the data lines if the MCU wants to read more than one process. Control lines must be low.) The display module is sending 2nd parameter value on the data lines if the MCU wants to read more than one process. Control lines must be low.) The display module is sending 2nd parameter value on the data lines if the MCU wants to read more than one process. Control lines must be low.) The display module is sending 2nd parameter value on the data lines if the MCU wants to read more than one process. Control lines must be low.) The display module is sending 2nd parameter value on the data lines if the MCU wants to read more than one process. Control lines is the MCU wants to read more than one process. Control lines mus		Description '0' = Display Dimming is off												
Restriction (= more than 2 RDX cycle) on DBI. Only 2nd parameter is sent on DSI (The 1st parameter is not sent). Status						w.)	es must be lo	ntrol line	ircuit. C	f backlight		Off (Complet	'0' = C	
Normal Mode On, Idle Mode Off, Sleep Out Yes	parameter	ı one pa	nore thar	read m	wants to	ne MCU				OBI.	cycle) on I	han 2 RDX ((= more t	Restriction
Normal Mode On, Idle Mode Off, Sleep Out Yes							1				- · ·			
Normal Mode On, Idle Mode On, Sleep Out							-			2((0) (Nieuw	
Partial Mode On, Idle Mode Off, Sleep Out Yes							-							Davistan
Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes Default Value Status BCTRL DD BL Power On Sequence 1'b0 1'b0 SW Reset 1'b0 1'b0 1'b0 1'b0														-
Sleep In Yes Default Value BCTRL DD BL Power On Sequence 1'b0 1'b0 1'b0 SW Reset 1'b0 1'b0 1'b0							-							Availability
Default Value Status Default Value BCTRL DD BL Power On Sequence 1'b0 1'b0 1'b0 SW Reset 1'b0 1'b0 1'b0									JT	on, Sieep C	ате глюае С			
Status BCTRL DD BL Power On Sequence 1'b0 1'b0 1'b0 SW Reset 1'b0 1'b0 1'b0								res				1	Sleep ir	
Status BCTRL DD BL Power On Sequence 1'b0 1'b0 1'b0 SW Reset 1'b0 1'b0 1'b0														
Default BCTRL DD BL Power On Sequence 1'b0 1'b0 1'b0 SW Reset 1'b0 1'b0 1'b0								lue				Status	٩	
SW Reset 1'b0 1'b0 1'b0														
														Default
							1'b0		1'b0	'b0	1			
HW Reset 1'b0 1'b0 1'b0							1'b0		1'b0	'b0	1	V Reset	HV	











8.2.42. Write Content Adaptive Brightness Control (55h)

55h		WRCABC (Write Content Adaptive Brightness Control)											
5311	D/CV	RDX		D17-8	D7	D6	D5	D4	D3		D1	DO	ΠΕΛ
Comment	D/CX		WRX							D2	D1	D0	HEX
Command	1	1	A	XX	0	0	0	0	0	0	0	1	55h
Parameter	This com	mand is us	•	XX parameters ferent modes	_	e conte		d adaptiv	ve brigh	tness co			00 ble
Description	C [1:0] 2'b00 2'b01 2'b10 2'b11	Use	Default Va Off or Interface Still Pictu Moving Ima	Image re									
Restriction	None												
Register Availability	Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes												
Default	Power 0	Status On Sequer V Reset V Reset	nce	Default \ C [1:0]= C [1:0]=	=00h =00h								
Flow Chart	HW Reset C[1:0]=00h Legend Command Parameter Display Action New Adaptive Image Mode Sequential transfer												





8.2.43. Read Content Adaptive Brightness Control (56h)

8.2.43. Re	ead Con	d Content Adaptive Brightness Control (56h)											
56h				RDCABC (F	Read Co	ntent A	daptive	Brightn	ess Cor	ntrol)	_		
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	1	0	1	0	1	1	0	56h
1 st Parameter	1	1	1	XX	Х	Х	Х	X	Χ	Х	Х	X	XX
2 nd Parameter	1	1	1	XX	0	0	0	0	0	0	C [1]	C [0]	00
Description	It is possib	ole to use 4	1 different n	he settings f	_			•	_			•	w.
Description	C [1:0]		Default Val	ue									
	2'b00		Off										
	2'b01	Use	r Interface										
	2'b10	 	Still Pictur										
	2'b11	<u> </u>	Moving Ima	ge									
Restriction	(= more th	an 2 RDX	cycle) on [2nd paramet DBI. DSI (The 1st				s if the N	1CU war	nts to rea	ad more t	han one p	arameter
			-										
			Status			ilability							
				Off, Sleep Ou		Yes							
Register				On, Sleep Ou		Yes							
Availability				off, Sleep Ou		Yes							
		ilode On, il	ale Mode C	n, Sleep Ou		Yes							
	Sleep In					Yes							
	S	tatus		Default Va	alue								
		n Sequenc	ce	C [1:0]=0									
Default		Reset		C [1:0]=0									
		Reset											
Flow Chart	HW	/ Reset		Read R Send 1st I	DCAE	eter	H. Disp	ost lay	Par D	egend emman ameter Display Action Mode quentiransfer	d > > > al		





8.2.44. Write CABC Minimum Brightness (5Eh)

5Eh						Back	light Cor	ntrol 1					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	1	0	1	1	1	1	0	5Eh
Parameter	1	1	^	XX	CMB	CMB	CMB	CMB	CMB	CMB	CMB	CMB	00
Farameter	'	'		^^	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	00
Description	CMB[7:1 When C process This fur brightne When c ignored. In princ	D]: CABC CABC is a sing function do east to less to less.	minimum active, CA ion is wor es not aff s than CA rightness tionship is	n brightnes BC canno ked as nor fect to the BC minimum is turned	s control, t reduce t mal, even other fun um brightr	this param he display if the brig action, man ness. Smooth RL=0 of "V	neter is us brightnes htness ca nual brigh oth transit	display for ed to avoid as to less t nnot be ch thess setti tion and dir the Display	d too much han CABC anged. ing. Manu mming fun (53h)"), C	n brightne C minimur al brightn ction can CABC mir	m brightne less can b be worked himum brig	ess setting be set the d as norma ghtness se	display al. etting is
			Status	1		Availabi	lity						
	Norma	al Mode C	On, Idle M	ode Off, S	leep Out	Yes							
Register	Norma	al Mode C	On, Idle M	ode On, S	leep Out	Yes							
Availability	Partia	I Mode C	n, Idle Mo	ode Off, Sl	eep Out	Yes							
	Partia	I Mode C	n, Idle Mo	ode On, Sl	eep Out	Yes							
	Sleep	In				Yes							
Default	5	Status On Sequence SW Reserved	t	C No	ault Value MB [7:0] 8'h00h o Change 8'h00h								





8.2.45. Read CABC Minimum Brightness (5Fh)

5Fh						Back	light Con	trol 1					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	1	0	1	1	1	1	1	5Fh
1 st Parameter	1	1	1	XX	Х	Х	Х	Х	X	Х	Х	Х	Х
2 nd Parameter	1	1	1	XX	CMB [7]	CMB [6]	CMB [5]	CMB [4]	CMB [3]	CMB [2]	CMB [1]	CMB [0]	00
Description	This command returns the minimum brightness value of CABC function. In principle the relationship is that 00h value means the lowest brightness and FFh value means the highest brightness. CMB[7:0] is CABC minimum brightness specified with "Write CABC minimum brightness (5Eh)" command. In principle relationship is that 00h value means the lowest brightness for CABC and FFh value means the highest brightness for CABC. Status Availability												
		Status Availability											
				ode Off, S		Yes							
Register	Norma	al Mode C	On, Idle M	ode On, S	leep Out	Yes							
Availability	Partia	I Mode C	n, Idle M	ode Off, Sl	eep Out	Yes							
	Partia	l Mode C	n, Idle M	ode On, Sl	eep Out	Yes							
	Sleep	In				Yes							
				Dof	ault Value								
		Status Default Value CMB [7:0]											
Default	Power	On Sequ	uence		3'h00h								
	S	SW Rese	t	No	Change								
		lW Rese			3'h00h								
	THY HOSEL OHIOTH												





8.2.46. Read ID1 (DAh)

DAh						RDID1 (I	Read ID1	1)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	0	1	1	0	1	0	DAh
1 st Parameter	1	1	1	XX	Χ	X	Х	Х	Х	Х	Х	Х	Х
2 nd Parameter	1	↑	1	XX				ID1	[7:0]				XX
Description	The 1 st pa	aramete aramete	r is dumı	he LCD module's r my data. r module's manufa			ınd it is s	pecified	by User				
Restriction													
			Statu	s	Av	ailability							
	Normal	Mode C	n, Idle N	Mode Off, Sleep Ou	ut	Yes							
Register	Normal	Mode C	n, Idle N	Mode On, Sleep Οι	ut	Yes							
Availability	Partial	Mode O	n, Idle M	lode Off, Sleep Ou	t	Yes							
	Partial	Partial Mode On, Idle Mode On, Sleep Out Yes											
		Sleep In Yes											
Default	Status Default Value (Before MTP program) Power On Sequence SW Reset Default Value (After MTP program) MTP value MTP value												
		v Reset		8 110011		WITE	value						
Flow Chart													





8.2.47. Read ID2 (DBh)

DBh						RDID2	(Read ID)2)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	0	1	1	0	1	1	DBh
1 st Parameter	1	1	1	XX	Х	Х	Χ	Х	Х	Χ	Χ	Х	Х
2 nd Parameter	1	↑	1	XX	1				ID2 [6:0]				XX
Description	changes The 1 st pa	each tim aramete aramete can be p	ne a revis r is dumi er is LCD	track the LCD makes to made to may data. I module/driver was med by MTP fun	the disp	lay, materia	al or const	truction sp	ecificatio	ins.		greement) and
Restriction													
Register Availability	Normal Partial	Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes											
Default	Power 0												
Flow Chart						DBh) Dummy Reac Send ID2[7:0					Pa D	egend mmand rameter isplay Action Mode	





8.2.48. Read ID3 (DCh)

DCh						RDID	3 (Read I	D3)						
_	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	XX	1	1	0	1	1	1	0	0	DCh	
1 st Parameter	1	1	1	XX	Х	X	Χ	Х	Х	Х	Х	Х	Х	
2 nd Parameter	1	↑	1	XX				ID3	[7:0]				XX	
Description	The 1 st The 2 ^{nt} The ID	parame	eter is du eter is LO	s the LCD modu mmy data. CD module/drive nmed by MTP fu	r ID.	and It is sp	ecified by	User.						
Restriction														
Register Availability	Norm Parti	Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes Default Value Default Value												
Default														
Flow Chart				1st F 2nd	RDID3	Dummy Rea: Send ID3[7	Ho Driv				C P	egend ommand arameter Display Action Mode		





8.3. Description of Level 2 Command

8.3.1. RGB Interface Signal Control (B0h)

B0h	IFMODE (Interface Mode Control)													
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	↑	XX	1	0	1	1	0	0	0	0	B0h	
Parameter	1	1	↑	xx	ByPass_MODE	RCM [1]	RCM [0]	0	VSPL	HSPL	DPL	EPL	40	
Description	Sets the operation status of the display interface. The setting becomes effective as soon as the command is received. EPL: DE polarity ("0"= High enable for RGB interface, "1"= Low enable for RGB interface) DPL: DOTCLK polarity set ("0"= data fetched at the rising time, "1"= data fetched at the falling time) HSPL: HSYNC polarity ("0"= Low level sync clock, "1"= High level sync clock) VSPL: VSYNC polarity ("0"= Low level sync clock, "1"= High level sync clock) RCM [1:0]: RGB interface selection (refer to the RGB interface section). ByPass_MODE: Select display data path whether Memory or Direct to Shift register when RGB Interface is used. ByPass_MODE Display Data Path 0 Direct to Shift Register (default) 1 Memory													
Restriction	EXTC s	EXTC should be high to enable this command												
Register Availability	Status Availability Normal Mode ON, Idle Mode OFF, Sleep OUT Yes Normal Mode ON, Idle Mode ON, Sleep OUT Yes Partial Mode ON, Idle Mode OFF, Sleep OUT Yes Partial Mode ON, Idle Mode ON, Sleep OUT Yes Sleep IN Yes													
Default		Status or ON Se SW Res HW Res	equence	ByPass_MOI 1'b0 1'b0 1'b0		ult Value VSPL 1'b0 1'b0 1'b0	HSPL 1'b0 1'b0 1'b0	DPL 1'b0 1'b0 1'b0	EPL 1'b0 1'b0 1'b0					





8.3.2. Frame Rate Control (In Normal Mode/Full Colors) (B1h)

B1h				FRMCTR1	Frame R	ate Cont	rol (In No	rmal Mo	de / Full d	colors))			
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	1	0	1	1	0	0	0	1	B1h
1 st Parameter	1	1	↑	XX	0	0	0	0	0	0	DIVA	\ [1:0]	00
2 nd Parameter	1	1	↑	XX	0	0	0		F	RTNA [4:0)]		1B

Formula to calculate frame frequency:

Frame Rate= fosc

Clocks per line x Division ratio x (Lines + VBP + VFP)

Sets the division ratio for internal clocks of Normal mode at MCU interface.

fosc: internal oscillator frequency(Oscillator/26)

Clocks per line: RTNA setting
Division ratio: DIVA setting
Lines: total driving line number
VBP: back porch line number
VFP: front porch line number

	RTI	NA [4:0]		Frame Rate (Hz)
1	0	0	0	0	119
1	0	0	0	1	112
1	0	0	1	0	106
1	0	0	1	1	100
1	0	1	0	0	95
1	0	1	0	1	90
1	0	1	1	0	86
1	0	1	1	1	83

	RTI	VA [4:0]		Frame Rate (Hz)
1	1	0	0	0	79
1	1	0	0	1	76
1	1	0	1	0	73
1	1	0	1	1	70(default)
1	1	1	0	0	68
1	1	1	0	1	65
1	1	1	0	1	63
1	1	1	1	1	61

Description

DIVA [1:0]: division ratio for internal clocks when Normal mode.

DIVA	[1:0]	Division Ratio	
0	0	fosc	
0	1	fosc / 2	
1	0	fosc / 4	
1	1	fosc / 8	

RTNA [4:0]: RTNA[4:0] is used to set 1H (line) period of Normal mode at MCU interface.

	рΤΙ	NA [4 • ∩1		Clock per		
	ΠΠ	νΑ [·	+.0]		Line		
0	0	0	0	0	Setting prohibited		
0	0	0	0	1	Setting prohibited		
0	0	0	1	0	Setting prohibited		
0	0	0	1	1	Setting prohibited		
0	0	1	0	0	Setting prohibited		
0	0	1	0	1	Setting prohibited		
0	0	1	1	0	Setting prohibited		
0	0	1	1	1	Setting prohibited		
0	1	0	0	0	Setting prohibited		
0	1	0	0	1	Setting prohibited		
0	1	0	1	0	Setting prohibited		

		RTI	VA [4 •∩1		Clock per
		1111	νΛ [·	+.0]		Line
L	0	1	0	1	1	Setting prohibited
L	0	1	1	0	0	Setting prohibited
(0	1	1	0	1	Setting prohibited
(0	1	1	1	0	Setting prohibited
(0	1	1	1	1	Setting prohibited
	1	0	0	0	0	16 clocks
	1	0	0	0	1	17 clocks
	1	0	0	1	0	18 clocks
	1	0	0	1	1	19 clocks
	1	0	1	0	0	20 clocks
	1	0	1	0	1	21 clocks

	RTI	NA [4:0]		Clock per Line
1	0	1	1	0	22 clocks
1	0	1	1	1	23 clocks
1	1	0	0	0	24 clocks
1	1	0	0	1	25 clocks
1	1	0	1	0	26 clocks
1	1	0	1	1	27 clocks
1	1	1	0	0	28 clocks
1	1	1	0	1	29 clocks
1	1	1	1	0	30 clocks
1	1	1	1	1	31 clocks





Restriction	EXTC should be high to enable this command								
	Sta	itus		Availability	v				
	Normal Mode ON, Idle		Sleep OUT	Yes					
Register	Normal Mode ON, Idle	Mode ON, S	leep OUT	Yes					
Availability	Partial Mode ON, Idle	Mode OFF, S	leep OUT	Yes					
	Partial Mode ON, Idle	Mode ON, SI	Yes						
	Slee	p IN		Yes					
								_	
	Status		Default Value						
		DIVA [1:0]	RTNA [4:0]						
Default	Power ON Sequence	2'b00	5'h1Bh						
	SW Reset	2'b00 5'h1Bh							
	HW Reset	2'b00 5'h1Bh							





8.3.3. Frame Rate Control (In Idle Mode/8 colors) (B2h)

B2h		FRMCTR2 (Frame Rate Control (In Idle Mode / 8I colors))											
	D/CX RDX WRX D17-8 D7 D6 D5 D4 D3 D2 D1					D1	D0	HEX					
Command	0	1	↑	XX	1	0	1	1	0	0	1	0	B2h
1 st Parameter	r 1 1 ↑ XX 0 0 0 0 0					0	DIVB	[1:0]	00				
2 nd Parameter	1	1	↑	XX	0	0	0		F	RTNB [4:0)]		1B

Formula to calculate frame frequency

Frame Rate= fosc

Clocks per line x Division ratio x (Lines + VBP + VFP)

Sets the division ratio for internal clocks of Idle mode at MCU interface.

fosc : internal oscillator frequency(Oscillator/26)

Clocks per line: RTNB setting
Division ratio: DIVB setting
Lines: total driving line number
VBP: back porch line number
VFP: front porch line number

	RTI	NB [4:0]	Frame Rate (Hz)	
1	0	0	0	0	119
1	0	0	0	1	112
1	0	0	1	0	106
1	0	0	1	1	100
1	0	1	0	0	95
1	0	1	0	1	90
1	0	1	1	0	86
1	0	1	1	1	83

	RT	NB [4:0]	Frame Rate (Hz)	
1	1	0	0	0	79
1	1	0	0	1	76
1	1	0	1	0	73
1	1	0	1	1	70(default)
1	1	1	0	0	68
1	1	1	0	1	65
1	1	1	0	1	63
1	1	1	1	1	61

Description

DIVB [1:0]: division ratio for internal clocks when Idle mode.

DIVB	[1:0]	Division Ratio		
0	0	fosc		
0	1	fosc / 2		
1	0	fosc / 4		
1	1	fosc / 8		

RTNB [4:0]: RTNB[4:0] is used to set 1H (line) period of Idle mode at MCU interface.

	RTI	NB [4:0]		Clock per
					Line
0	0	0	0	0	Setting prohibited
0	0	0	0	1	Setting prohibited
0	0	0	1	0	Setting prohibited
0	0	0	1	1	Setting prohibited
0	0	1	0	0	Setting prohibited
0	0	1	0	1	Setting prohibited
0	0	1	1	0	Setting prohibited
0	0	1	1	1	Setting prohibited
0	1	0	0	0	Setting prohibited
0	1	0	0	1	Setting prohibited
0	1	0	1	0	Setting prohibited

	RTI	NB [4:0]		Clock per Line
					LITIE
0	1	0	1	1	Setting prohibited
0	1	1	0	0	Setting prohibited
0	1	1	0	1	Setting prohibited
0	1	1	1	0	Setting prohibited
0	1	1	1	1	Setting prohibited
1	0	0	0	0	16 clocks
1	0	0	0	1	17 clocks
1	0	0	1	0	18 clocks
1	0	0	1	1	19 clocks
1	0	1	0	0	20 clocks
1	0	1	0	1	21 clocks

	RTI	NB [4:0]		Clock per Line
1	0	1	1	0	22 clocks
1	0	1	1	1	23 clocks
1	1	0	0	0	24 clocks
1	1	0	0	1	25 clocks
1	1	0	1	0	26 clocks
1	1	0	1	1	27 clocks
1	1	1	0	0	28 clocks
1	1	1	0	1	29 clocks
1	1	1	1	0	30 clocks
1	1	1	1	1	31 clocks
<u>'</u>		<u> </u>	<u> ' </u>		01 0100103





Restriction	EXTC should be high to enable this command						
	Sta	atus		Availability			
	Normal Mode ON, Idle	Mode OFF, S	leep OUT	Yes			
Register	Normal Mode ON, Idle	Normal Mode ON, Idle Mode ON, Sleep OUT					
Availability	Partial Mode ON, Idle	al Mode ON, Idle Mode OFF, Sleep OUT					
	Partial Mode ON, Idle	Yes					
	Slee	Yes					
	Status	Default Value					
	Sidius	DIVB [1:0]	RTNB [4:0	0]			
Default	Power ON Sequence	2'b00	5'h1Bh				
	SW Reset	2'b00	5'h1Bh				
	HW Reset	2'b00	5'h1Bh				





8.3.4. Frame Rate control (In Partial Mode/Full Colors) (B3h)

B3h		FRMCTR3 (Frame Rate Control (In Partial Mode / Full colors))											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	0	1	1	0	0	1	1	B3h
1 st Parameter	1	1	1	XX	0	0	0	0	0	0	DIVO	[1:0]	00
2 nd Parameter	1								1B				

Formula to calculate frame frequency:

Frame Rate=

Clocks per line x Division ratio x (Lines + VBP + VFP)

Sets the division ratio for internal clocks of Partial mode (Idle mode off) at MCU interface.

fosc : internal oscillator frequency(Oscillator/26)

Clocks per line: RTNC setting
Division ratio: DIVC setting
Lines: total driving line number
VBP: back porch line number
VFP: front porch line number

	RTI	NC [4:0]	Frame Rate (Hz)	
1	0	0	0	0	119
1	0	0	0	1	112
1	0	0	1	0	106
1	0	0	1	1	100
1	0	1	0	0	95
1	0	1	0	1	90
1	0	1	1	0	86
1	0	1	1	1	83

	RTI	NC [4:0]		Frame Rate (Hz)
1	1	0	0	0	79
1	1	0	0	1	76
1	1	0	1	0	73
1	1	0	1	1	70(default)
1	1	1	0	0	68
1	1	1	0	1	65
1	1	1	0	1	63
1	1	1	1	1	61

Description

DIVC [1:0]: division ratio for internal clocks when Partial mode.

DIVO	[1:0]	Division Ratio			
0	0	fosc			
0	1	fosc / 2			
1	0	fosc / 4			
1	1	fosc / 8			

RTNC [4:0]: RTNC [4:0] is used to set 1H (line) period of Partial mode at MCU interface.

	RTI	NC [4 ·∩1	Clock per	
	1(11	10 [·	+.UJ		Line
0	0	0	0	0	Setting prohibited
0	0	0	0	1	Setting prohibited
0	0	0	1	0	Setting prohibited
0	0	0	1	1	Setting prohibited
0	0	1	0	0	Setting prohibited
0	0	1	0	1	Setting prohibited
0	0	1	1	0	Setting prohibited
0	0	1	1	1	Setting prohibited
0	1	0	0	0	Setting prohibited
0	1	0	0	1	Setting prohibited
0	1	0	1	0	Setting prohibited

	RTI	NC [4:0]	Clock per Line	
0	1	0	1	1	Setting prohibited
0	1	1	0	0	Setting prohibited
0	1	1	0	1	Setting prohibited
0	1	1	1	0	Setting prohibited
0	1	1	1	1	Setting prohibited
1	0	0	0	0	16 clocks
1	0	0	0	1	17 clocks
1	0	0	1	0	18 clocks
1	0	0	1	1	19 clocks
1	0	1	0	0	20 clocks
1	0	1	0	1	21 clocks

	RTI	NC [4:0]	Clock per Line	
1	0	1	1	0	22 clocks
1	0	1	1	1	23 clocks
1	1	0	0	0	24 clocks
1	1	0	0	1	25 clocks
1	1	0	1	0	26 clocks
1	1	0	1	1	27 clocks
1	1	1	0	0	28 clocks
1	1	1	0	1	29 clocks
1	1	1	1	0	30 clocks
1	1	1	1	1	31 clocks





Restriction	EXTC should be high to enable this command								
	Sta	Availability							
	Normal Mode ON, Idle	Mode OFF, S	Yes						
Register	Normal Mode ON, Idle	Mode ON, S	leep OUT	Yes					
Availability	Partial Mode ON, Idle	Mode OFF, S	leep OUT	Yes					
	Partial Mode ON, Idle	Mode ON, SI	eep OUT	Yes					
	Slee	Sleep IN							
	Chahua	Default Value							
	Status	DIVC [1:0]	RTNC [4:0)]					
Default	Power ON Sequence	2'b00	5'h1Bh						
	SW Reset	2'b00	5'h1Bh						
	HW Reset	2'b00	5'h1Bh						



Description

a-Si TFT LCD Single Chip Driver 240RGBx320 Resolution and 262K color



8.3.5. Display Inversion Control (B4h)

B4h		INVTR (Display Inversion Control)											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	1	0	1	1	0	1	0	0	B4h
1 st Parameter	1	1	↑	XX	0	0	0	0	0	NLA	NLB	NLC	02
2 nd Parameter	1	1	↑	XX	0	0			NW	[5:0]			00

Display inversion mode set

NLA: Inversion setting in full colors normal mode (Normal mode on)

NLB: Inversion setting in Idle mode (Idle mode on)

NLC: Inversion setting in full colors partial mode (Partial mode on / Idle mode off)

NLA / NLB / NLC	Inversion				
0	Line inversion				
1	Frame inversion				

NW [5:0]: N-line inversion setting in NLA=0, NLB=0 and NLC=0.

		NW	[5:0]	N-line Inversion						
0	0	0	0	0	0	1 lines				
0	0	0	0	0	1	2 lines				
0	0	0	0	1	0	3 lines				
0	0	0	0	1	1	4 lines				
0	0	0	1	0	0	5 lines				
0	0	0	1	0	1	6 lines				
0	0	0	1	1	0	7 lines				
0	0	0	1	1	1	8 lines				
0	0	1	0	0	0	9 lines				
0	0	1	0	0	1	10 lines				
0	0	1	0	1	0	11 lines				
0	0	1	0	1	1	12 lines				
0	0	1	1	0	0	13 lines				
0	0	1	1	0	1	14 lines				
0	0	1	1	1	0	15 lines				
0	0	1	1	1	1	16 lines				
0	1	0	0	0	0	17 lines				
0	1	0	0	0	1	18 lines				
0	1	0	0	1	0	19 lines				
0	1	0	0	1	1	20 lines				
0	1	0	1	0	0	21 lines				
0	1	0	1	0	1	22 lines				
0	1	0	1	1	0	23 lines				
0	1	0	1	1	1	24 lines				
0	1	1	0	0	0	25 lines				
0	1	1	0	0	1	26 lines				
0	1	1	0	1	0	27 lines				
0	1	1	0	1	1	28 lines				
0	1	1	1	0	0	29 lines				
0	1	1	1	0	1	30 lines				
0	1	1	1	1	0	31 lines				
0	1	1	1	1	1	32 lines				

		NW	[5:0]			N-line Inversion
1	0	0	0	0	0	33 lines
1	0	0	0	0	1	34 lines
1	0	0	0	1	0	35 lines
1	0	0	0	1	1	36 lines
1	0	0	1	0	0	37 lines
1	0	0	1	0	1	38 lines
1	0	0	1	1	0	39 lines
1	0	0	1	1	1	40 lines
1	0	1	0	0	0	41 lines
1	0	1	0	0	1	42 lines
1	0	1	0	1	0	43 lines
1	0	1	0	1	1	44 lines
1	0	1	1	0	0	45 lines
1	0	1	1	0	1	46 lines
1	0	1	1	1	0	47 lines
1	0	1	1	1	1	48 lines
1	1	0	0	0	0	49 lines
1	1	0	0	0	1	50 lines
1	1	0	0	1	0	51 lines
1	1	0	0	1	1	52 lines
1	1	0	1	0	0	53 lines
1	1	0	1	0	1	54 lines
1	1	0	1	1	0	55 lines
1	1	0	1	1	1	56 lines
1	1	1	0	0	0	57 lines
1	1	1	0	0	1	58 lines
1	1	1	0	1	0	59 lines
1	1	1	0	1	1	60 lines
1	1	1	1	0	0	61 lines
1	1	1	1	0	1	62 lines
1	1	1	1	1	0	63 lines
1	1	1	1	1	1	64 lines

Restriction EXTC should be high to enable this command





	Sta	atus			Availabil
	Normal Mode ON, Idle	Mode (OFF, SI	ep OUT	Yes
Register	Normal Mode ON, Idle	Mode (ON, Sle	ep OUT	Yes
Availability	Partial Mode ON, Idle	Mode C	FF, Sle	ep OUT	Yes
•	Partial Mode ON, Idle	Mode (ON, Sle	ep OUT	Yes
1	Slee	p IN			Yes
	Ctatus		Defa	ult Value	
	Status	NLA	NLB	NLC	NW [5:0]
Default	Power ON Sequence	1'b0	1'b1	1'b0	6'h00h
	SW Reset	1'b0	1'b1	1'b0	6'h00h
	H/W Reset	1'b0	1'b1	1'b0	6'h00h





8.3.6. Blanking Porch Control (B5h)

B5h	PRCTR (Blanking Porch)												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	0	1	1	0	1	0	1	B5h
1 st Parameter	1	1	↑	XX	0	VFP [6:0]						02	
2 nd Parameter	1	1	↑	XX	0	VBP [6:0]						02	
3 rd Parameter	1	1	↑	XX	0	0 0 HFP [4:0]				0A			
4 th Parameter	1	1	↑	XX	0	0	0 0 HBP [4:0]					14	

VFP [6:0] / **VBP [6:0]:** The VFP [6:0] and VBP [6:0] bits specify the line number of vertical front and back porch period respectively.

VFP [6:0] VBP [6:0]	Number of HSYNC of front/back porch	VFP [6:0] VBP [6:0]	Number of HSYNC of front/back porch
0000000	Setting inhibited	1000000	64
0000001	Setting inhibited	1000001	65
0000010	2	1000010	66
0000011	3	1000011	67
0000100	4	1000100	68
0000101	5	1000101	69
0000110	6	1000110	70
0000111	7	1000111	71
0001000	8	1001000	72
0001001	9	1001001	73
0001010	10	1001010	74
0001011	11	1001011	75
0001100	12	1001100	76
0001101	13	1001101	77
:	:	:	:
:	:	:	:
0111101	61	1111101	125
0111110	62	1111110	126
0111111	63	1111111	127

Description

Note: VFP + VBP ≤ 254 HSYNC signals

HFP [4:0] / **HBP [4:0]**: The HFP [4:0] and HBP [4:0] bits specify the line number of horizontal front and back porch period respectively.

HFP [4:0] HBP [4:0]	Number of DOTCLK of the front/back porch			
00000	Setting prohibited			
00001	Setting prohibited			
00010	2			
00011	3			
00100	4			
00101	5			
00110	6			
00111	7			
01000	8			
01001	9			
01010	10			
01011	11			
01100	12			
01101	13			
01110	14			
01111	15			

HFP [4:0]	Number of DOTCLK of front/back porch				
HBP [4:0]	Number of BOTOLIX of Holl/back porch				
10000	16				
10001	17				
10010	18				
10011	19				
10100	20				
10101	21				
10110	22				
10111	23				
11000	24				
11001	25				
11010	26				
11011	27				
11100	28				
11101	29				
11110	30				
11111	31				

*HBP need to setting more than 58 clock and less than 200 clocks in By-pass mode. There is 8 bit setting in HBP register.





Restriction	EXTC should be high to enable this command						
	Sta	tus		Ava	ailability		
Б	Normal Mode ON, Idle	Mode OFF, Sle	ep OUT		Yes		
Register	Normal Mode ON, Idle	Mode ON, Sle	ep OUT		Yes		
Availability	Partial Mode ON, Idle	Mode OFF, Sle	ep OUT		Yes		
	Partial Mode ON, Idle	ep OUT		Yes			
	Slee	p IN			Yes		
	Chahua	De					
	Status	VFP [6:0]	VBP [6:	:0]	HFP [4:0]	HBP [4:0]	
Default	Power ON Sequence	7'h02h	7'h02ł	1	5'h0Ah	5'h14h	
	SW Reset	7'h02h	7'h02ł	ı	5'h0Ah	5'h14h	
	HW Reset	7'h02h	7'h02ł	ı	5'h0Ah	5'h14h	
				'		•	





8.3.7. Display Function Control (B6h)

B6h		DISCTRL (Display Function Control)											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	0	1	1	0	1	1	0	B6h
1 st Parameter	1	1	1	XX	0	0	0	0	PTG	[1:0]	PT	[1:0]	0A
2 nd Parameter	1	1	1	XX	REV	GS	SS SM ISC [3:0]		82				
3 rd Parameter	1	1	1	XX	0	0	NL [5:0] 2			27			
4 th Parameter	1	1	1	XX	0	0	PCDIV [5:0]			XX			

PTG [1:0]: Set the scan mode in non-display area.

PTG1	PTG0	Gate outputs in non-display area	Source outputs in non-display area	VCOM output	
0	0	Normal scan	Set with the PT [2:0] bits	VCOMH/VCOML	
0	1	Setting prohibited			
1	0 Interval scan		Set with the PT [2:0] bits		
1	1 Setting prohibited				

PT [1:0]: Determine source/VCOM output in a non-display area in the partial display mode.

рт	[4.0]	Source output or	n non-display area	VCOM output on non-display area			
PI	[1:0]	Positive polarity Negative polarity		Positive polarity	Negative polarity		
0	0	V63	V0	VCOML	VCOMH		
0	1	V0	V63	VCOML	VCOMH		
1	0	AGND	AGND	AGND	AGND		
1	1	Hi-Z	Hi-Z	AGND	AGND		

SS: This bit controls MPU to memory write/read direction by column address order.

REV: Select whether the liquid crystal type is normally white type or normally black type.

Description

REV	Liquid crystal type
0	Normally black
1	Normally white

ISC [3:0]: Specify the scan cycle interval of gate driver in non-display area when PTG [1:0] ="10" to select interval scan.

Then scan cycle is set as odd number from 0~29 frame periods. The polarity is inverted every scan cycle.

ISC [3:0]	Scan Cycle	$f_{FLM} = 60Hz$
0000	1 frame	17ms
0001	3 frames	51ms
0010	5 frames	85ms
0011	7 frames	119ms
0100	9 frames	153ms
0101	11 frames	187ms
0110	13 frames	221ms
0111	15 frames	255ms
1000	17 frames	289ms
1001	19 frames	323ms
1010	21 frames	357ms
1011	23 frames	391ms
1100	25 frames	425ms
1101	27 frames	459ms
1110	29 frames	493ms
1111	31 frames	527ms






GS: Sets the direction of scan by the gate driver in the range determined by SCN [4:0] and NL [4:0]. The scan direction determined by GS = 0 can be reversed by setting GS = 1.

GS	Gate Output Scan Direction
0	G1 → G320
1	G320 → G1

SM: Sets the gate driver pin arrangement in combination with the GS bit to select the optimal scan mode for the module.



NL [5:0]: Sets the number of lines to drive the LCD at an interval of 8 lines. The GRAM address mapping is not affected by the number of lines set by NL [5:0]. The number of lines must be the same or more than the number of lines necessary for the size of the liquid crystal panel.

		NL [5:0]	LCD Drive Line		
0	0	0	0	0	0	Setting prohibited
0	0	0	0	0	1	16 lines
0	0	0	0	1	0	24 lines
0	0	0	0	1	1	32 lines
0	0	0	1	0	0	40 lines
0	0	0	1	0	1	48 lines

		NL [5:0]	LCD Driver Line		
0	1	0	1	0	1	176 lines
0	1	0	1	1	0	184 lines
0	1	0	1	1	1	192 lines
0	1	1	0	0	0	200 lines
0	1	1	0	0	1	208 lines
0	1	1	0	1	0	216 lines





	0 0 0 1 1 0 56	3 lines	0	1	1 0	1	1		24 line			
		l lines	0	1	1 1	0	0	2	32 line	S		
		2 lines	0	1	1 1	0	1	2	40 line	S		
	0 0 1 0 0 1 80) lines	0	1	1 1	1	0	2	48 line	S		
	0 0 1 0 1 0 88	3 lines	0	1	1 1	1	1	2	56 line	S		
		3 lines			0 0	0	0		64 line			
		4 lines	1	0	0 0	0	1	2	72 line	S		
		2 lines			0 0	1	0		280 line			
		0 lines			0 0	1	1	_	88 line			
		8 lines			0 1	0	0		96 line			
		6 lines			0 1	0	1		04 line			
		4 lines			0 1	1	0		12 line			
		2 lines	1		0 1	1	1		20 line			
		0 lines		(Others	i		Setti	ng inhil	oited		
	0 1 0 1 0 0 16	8 lines										
	PCDIV [5:0]:											
					Ь	$\cap T$	א וי					
		exte	ernal fo	sc=		010)LN					
					2×(PCD	IV -	+1)				
Restriction	EXTC should be high to enable this command											
								1				
	Sta	atus			Av	ailabi	lity					
	Normal Mode ON, Idle	Mode OFF, S	Sleep C	TUC		Yes						
Register	Normal Mode ON, Idle	Mode ON, S	leep O	UT		Yes						
Availability	Partial Mode ON, Idle					Yes						
Availability	Partial Mode ON, Idle					Yes						
			еер О	U I	-			_				
	Slee	p IN			1	Yes]				
I												
											_	
		_ Default Value										
	20.1					Defa	ault \	/alue				
	Status	PTG [1:0]	PT [1	:01	BEV				SM	ISC (3:0)	1 NI [5:0]	
Default		PTG [1:0]	PT [1		REV	G	S	SS	SM 1'b0	ISC [3:0]		
Default	Power ON Sequence	2'b10	2'b1	0	1'b1	G:	S 00	SS 1'b0	1'b0	4'b0010	6'h27h	
Default	Power ON Sequence SW Reset	2'b10 2'b10	2'b1 2'b1	0		1'b	S 00 00	SS 1'b0 1'b0	1'b0 1'b0	4'b0010 4'b0010	6'h27h 6'h27h	
Default	Power ON Sequence	2'b10	2'b1	0	1'b1	G:	S 00 00	SS 1'b0	1'b0	4'b0010	6'h27h 6'h27h	





8.3.8. Entry Mode Set (B7h)

D/CX 0 1	RDX 1 1 1 ow volta GAS 0 1	WRX ↑ ↑ ge detect	D17-8 XX XX stion control. Low voltage det	D7 1 0	D6 0 0	D5 1 0	D4 1 0	D3 0 0	D2 1 GON	D1 1 DTE	D0 1 GAS	HEX B7h 07
1	1 ow volta GAS 0	1	XX	0								
1	ow volta GAS 0		ition control.		0	0	0	0	GON	DTE	GAS	07
GAS : Lo	GAS 0	ge detec										
GON/D' GON 0 0 1	DTE 0 1 0 1	G1~G3	VGH VGL		• G320 as	follows						
EXTC s	hould be	high to	enable this comr	nand								
Status Normal Mode ON, Idle Mode OFF, Sleep OUT Normal Mode ON, Idle Mode ON, Sleep OUT Partial Mode ON, Idle Mode OFF, Sleep OUT Partial Mode ON, Idle Mode ON, Sleep OUT Sleep IN						ty						
	GON 0 0 1 1 Norma Norma Partia	GON DTE 0 0 1 1 1 0 1 1 EXTC should be Normal Mode Normal Mode Partial Mode (GON DTE G1~G3 0 0 1 1 1 0 1 1 No EXTC should be high to State Normal Mode ON, Idle Normal Mode ON, Idle Partial Mode ON, Idle Partial Mode ON, Idle	GON DTE G1~G320 Gate Output 0 0 VGH 0 1 VGH 1 0 VGL 1 Normal display EXTC should be high to enable this common status Normal Mode ON, Idle Mode OFF, Sleep Partial Mode ON, Idle Mode OFF, Sleep Partial Mode ON, Idle Mode ON, Sleep Sleep IN	GON DTE G1~G320 Gate Output 0 0 VGH 0 1 VGH 1 0 VGL 1 1 Normal display EXTC should be high to enable this command Status Normal Mode ON, Idle Mode OFF, Sleep OUT Normal Mode ON, Idle Mode OFF, Sleep OUT Partial Mode ON, Idle Mode ON, Sleep OUT Sleep IN	GON DTE G1~G320 Gate Output 0 0 VGH 0 1 VGH 1 0 VGL 1 1 Normal display EXTC should be high to enable this command Status Availabilit Normal Mode ON, Idle Mode OFF, Sleep OUT Yes Partial Mode ON, Idle Mode OFF, Sleep OUT Yes Partial Mode ON, Idle Mode ON, Sleep OUT Yes Sleep IN Yes	O O VGH O 1 VGH 1 O VGL 1 Normal display EXTC should be high to enable this command Status Availability Normal Mode ON, Idle Mode OFF, Sleep OUT Yes Normal Mode ON, Idle Mode ON, Sleep OUT Yes Partial Mode ON, Idle Mode OFF, Sleep OUT Yes Partial Mode ON, Idle Mode ON, Sleep OUT Yes Partial Mode ON, Idle Mode ON, Sleep OUT Yes Sleep IN Yes	GON DTE G1~G320 Gate Output 0 0 VGH 0 1 VGH 1 0 VGL 1 1 Normal display EXTC should be high to enable this command Status Availability Normal Mode ON, Idle Mode OFF, Sleep OUT Yes Normal Mode ON, Idle Mode OFF, Sleep OUT Yes Partial Mode ON, Idle Mode ON, Sleep OUT Yes Partial Mode ON, Idle Mode ON, Sleep OUT Yes Sleep IN Yes	GON DTE G1~G320 Gate Output 0 0 VGH 0 1 VGH 1 0 VGL 1 1 Normal display EXTC should be high to enable this command Status Availability Normal Mode ON, Idle Mode OFF, Sleep OUT Yes Normal Mode ON, Idle Mode OFF, Sleep OUT Yes Partial Mode ON, Idle Mode OFF, Sleep OUT Yes Partial Mode ON, Idle Mode ON, Sleep OUT Yes Partial Mode ON, Idle Mode ON, Sleep OUT Yes	GON DTE G1~G320 Gate Output 0 0 VGH 0 1 VGH 1 0 VGL 1 1 Normal display EXTC should be high to enable this command Status Availability Normal Mode ON, Idle Mode OFF, Sleep OUT Yes Normal Mode ON, Idle Mode OFF, Sleep OUT Yes Partial Mode ON, Idle Mode OFF, Sleep OUT Yes Partial Mode ON, Idle Mode ON, Sleep OUT Yes Sleep IN Yes	GON DTE G1~G320 Gate Output 0 0 VGH 0 1 VGH 1 0 VGL 1 1 Normal display EXTC should be high to enable this command Status Availability Normal Mode ON, Idle Mode OFF, Sleep OUT Yes Normal Mode ON, Idle Mode ON, Sleep OUT Yes Partial Mode ON, Idle Mode OFF, Sleep OUT Yes Partial Mode ON, Idle Mode ON, Sleep OUT Yes Sleep IN Yes	GON DTE G1~G320 Gate Output 0 0 VGH 0 1 VGH 1 0 VGL 1 1 Normal display EXTC should be high to enable this command Status Availability Normal Mode ON, Idle Mode OFF, Sleep OUT Yes Normal Mode ON, Idle Mode ON, Sleep OUT Yes Partial Mode ON, Idle Mode OFF, Sleep OUT Yes Partial Mode ON, Idle Mode ON, Sleep OUT Yes Sleep IN Yes Sleep IN Yes

Default

Chahua	Default Value						
Status	GON	DTE	GAS				
Power ON Sequence	1'b1	1'b1	1'b1				
SW Reset	1'b1	1'b1	1'b1				
HW Reset	1'b1	1'b1	1'b1				

8.3.9. Backlight Control 1 (B8h)

B8h		Backlight Control 1											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	1	0	1	1	1	0	0	0	B8h
Parameter		1	↑	XX	0	0	0	0	TH_UI [3]	TH_UI [2]	TH_UI [1]	TH_UI [0]	04





TH_UI [3:0]: These bits are used to set the percentage of grayscale data accumulate histogram value in the user interface (UI) mode. This ratio of maximum number of pixels that makes display image white (=data "255") to the total of pixels by image processing. TH_UI [3:0] Description TH_UI [3:0] Description 4'0h 99% 4'8h 84% Description 4'1h 98% 4'9h 82% 4'2h 96% 4'Ah 80% 4'3h 94% 4'Bh 78% 4'4h 4'Ch 92% 76% 4'5h 90% 4'Dh 74% 4'6<u>h</u> 4'Eh 88% 72% 4'Fh 4'7h 86% 70% Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Register Normal Mode On, Idle Mode On, Sleep Out Yes Availability Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes Default Value Status TH_UI [3:0] Default Power On Sequence 4'b0100 SW Reset No change **HW Reset** 4'b0100





8.3.10. Backlight Control 2 (B9h)

B9h		Backlight Control 2											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	0	1	1	1	0	0	1	B9h
Parameter	1	1	1	XX	TH_MV [3]	TH_MV [2]	TH_MV [1]	TH_MV [0]	TH_ST [3]	TH_ST [2]	TH_ST [1]	TH_ST [0]	B8

TH_ST [3:0]: These bits are used to set the percentage of grayscale data accumulate histogram value in the still picture mode. This ratio of maximum number of pixels that makes display image white (=data "255") to the total of pixels by image processing.

TH_ST [3:0]	Description
4'0h	99%
4'1h	98%
4'2h	96%
4'3h	94%
4'4h	92%
4'5h	90%
4'6h	88%
4'7h	86%


TH_ST [3:0]	Description
4'8h	84%
4'9h	82%
4'Ah	80%
4'Bh	78%
4'Ch	76%
4'Dh	74%
4'Eh	72%
4'Fh	70%

TH_MV [3:0]: These bits are used to set the percentage of grayscale data accumulate histogram value in the moving image mode. This ratio of maximum number of pixels that makes display image white (=data "255") to the total of pixels by image processing.

Description

TH_MV [3:0]	Description
4'0h	99%
4'1h	98%
4'2h	96%
4'3h	94%
4'4h	92%
4'5h	90%
4'6h	88%
4'7h	86%

TH_MV [3:0]	Description
4'8h	84%
4'9h	82%
4'Ah	80%
4'Bh	78%
4'Ch	76%
4'Dh	74%
4'Eh	72%
4'Fh	70%







	Status	Availability			
	Normal Mode On, Idle M	Yes			
Register	Normal Mode On, Idle M	Normal Mode On, Idle Mode On, Sleep Out			
Availability	Partial Mode On, Idle M	ode Off, Sleep Out	Yes		
1	Partial Mode On, Idle M	ode On, Sleep Out	Yes		
	Sleep In	Yes			
		fault Value			
	Status	TH_MV [3:0]	TH_ST [3:0]		
Default	Power On Sequence	4'b1(
	SW Reset	SW Reset No change			
	HW Reset	4'b1011	4'		
			•		





8.3.11. Backlight Control 3 (BAh)

BAh	Backlight Control 3												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	0	1	1	1	0	1	0	BAh
Parameter	1	1	1	XX	0	0	0	0	DTH_UI [3]	DTH_UI [2]	DTH_UI [1]	DTH_UI [0]	04

DTH_UI [3:0]: This parameter is used set the minimum limitation of grayscale threshold value in User Icon (UI) image mode.

This register setting will limit the minimum Dth value to prevent the display image from being too white and the display quality is not acceptable.

Description

DTH_UI [3:0]	Description
4'0h	252
4'1h	248
4'2h	244
4'3h	240
4'4h	236
4'5h	232
4'6h	228
4'7h	224

DTH_UI [3:0]	Description
4'8h	220
4'9h	216
4'Ah	212
4'Bh	208
4'Ch	204
4'Dh	200
4'Eh	196
4'Fh	192

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Ctatura	Default Value			
Status	DTH_UI [3:0]			
Power On Sequence	4'b0100			
SW Reset	No change			
HW Reset	4'b0100			





8.3.12. Backlight Control 4 (BBh)

BBh	Backlight Control 4												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	0	1	1	1	0	1	1	BBh
Parameter	1	1	1	XX	DTH_MV [3]	DTH_MV [2]	DTH_MV [1]	DTH_MV [0]	DTH_ST [3]	DTH_ST [2]	DTH_ST [1]	DTH_ST [0]	C9


DTH_ST [3:0]/DTH_MV [3:0]: This parameter is used set the minimum limitation of grayscale threshold value. This register setting will limit the minimum Dth value to prevent the display image from being too white and the display quality is not acceptable.

DTH_ST [3:0]	Description
4'0h	224
4'1h	220
4'2h	216
4'3h	212
4'4h	208
4'5h	204
4'6h	200
4'7h	196

DTH_ST [3:0]	Description
4'8h	192
4'9h	188
4'Ah	184
4'Bh	180
4'Ch	176
4'Dh	172
4'Eh	168
4'Fh	164

DTH_MV [3:0]	Description
4'0h	224
4'1h	220
4'2h	216
4'3h	212
4'4h	208
4'5h	204
4'6h	200
4'7h	196

DTH_MV [3:0]	Description
4'8h	192
4'9h	188
4'Ah	184
4'Bh	180
4'Ch	176
4'Dh	172
4'Eh	168
4'Fh	164



Register Availability

Description

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes





Chahua	Default Value						
Status	DTH_MV [3:0]	DTH_ST [3:0]					
Power On Sequence	4'b1100	4'b1001					
SW Reset	No change	No change					
HW Reset	4'b1100	4'b1001					






8.3.13. Backlight Control 5 (BCh)

BCh		Backlight Control 5											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	0	1	1	1	1	0	0	BCh
Parameter	1	1	1	XX	DIM2 [3]	DIM2 [2]	DIM2 [1]	DIM2 [0]	0	DIM1 [2]	DIM1 [1]	DIM1 [0]	44

DIM1 [2:0]: This parameter is used to set the transition time of brightness level to avoid the sharp brightness transition on vision.

DIM1 [2:0]	Description
3'0h	1 frame
3'1h	1 frame
3'2h	2 frames
3'3h	4 frames
3'4h	8 frames
3'5h	16 frames
3'6h	32 frames
3'7h	64 frames

Description



DIM2 [3:0]: This parameter is used to set the threshold of brightness change.

When the brightness transition difference is smaller than DIM2 [3:0], the brightness transition will be ignored.

For example:

If | brightness B – brightness A| < DIM2 [2:0], the brightness transition will be ignored and keep the brightness A.

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Chahua	Default Value						
Status	DIM2 [3:0]	DIM1 [2:0]					
Power On Sequence	4'b0100	4'b0100					
SW Reset	No change	No change					
HW Reset	4'b0100	4'b0100					





8.3.14. Backlight Control 7 (BEh)

BEh		Backlight Control 7											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	0	1	1	1	1	1	0	BEh
Parameter	1	1	1	XX	PWM_ DIV[7]	PWM_ DIV[6]	PWM_ DIV[5]	PWM_ DIV[4]	PWM_ DIV[3]	PWM_ DIV[2]	PWM_ DIV[1]	PWM_ DIV[0]	0F


PWM_DIV [7:0]: PWM_OUT output frequency control. This command is used to adjust the PWM waveform frequency of

PWM_OUT. The PWM frequency can be calculated by using the following equation.

$$f_{PWM_OUT} = \frac{16MHz}{(PWM_DIV[7:0]+1)\times255}$$

Description

PWM_DIV [7:0]	f _{PWM_OUT}					
8'h0	62.74 KHz					
8'h1	31.38 KHz					
8'h2	20.915KHz					
8'h3	15.686KHz					
8'h4	12.549 KHz					
8'hFB	249Hz					
8'hFC	248Hz					
8'hFD	247Hz					
8'hFE	246Hz					
8'hFF	245Hz					



Note: The output frequency tolerance of internal frequency divider in CABC is ±10%

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Status	Default Value					
Power On Sequence	PWM_DIV [7:0]=0Fh					
SW Reset	No change					
HW Reset	PWM_DIV [7:0]=0Fh					





8.3.15. Backlight Control 8 (BFh)

	JORIN	jiit O	OHUO	0 (D	,									
BFh		T = - · ·						klight Co		T -		T =		
	D/CX			D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	XX	1	0	1	1	1	1	1	1	BFh	
Parameter	1	1	1	XX	0	0	0	0	0	LEDONR	LEDONPOL	LEDPWMPOL	00	
	LEDF	PWMPC	L: The b	t is used	d to defi	ine polarit	ty of LE	DPWM si	gnal.					
	BL	LEDF	PWMPOL		L	EDPWM	pin							
	0		0	0										
	0		1	1										
	1		0	Oı	riginal p	olarity of	PWM s	signal						
	1		1	Inv	ersed p	oolarity of	PWM:	signal						
	LED O	LEDONPOL: This bit is used to control LEDON pin. BL LEDONPOL LEDON pin												
	0	LLD	0			0								
Description	0		1			1								
	1		0	LEDONR										
	1		1			sed LEDC	NR							
	LED	DONR: THE DONR 0 1	nis bit is u	Des	control L scription Low High		n.							
			St	atus			Avail	ability						
	Nor	mal Mo	de On, Id	e Mode	Off, Sle	eep Out	Υ	es						
Register	Nor	mal Mo	de On, Id	e Mode	On, Sle	ep Out	Υ	es						
Availability	Par	tial Mod	de On, Idl	e Mode	Off, Sle	ep Out	Υ	es						
	Par	tial Mod	de On, Idl	e Mode	On, Sle	ep Out	Υ	es						
	Slee	Sleep In Yes												
		Ct-t			Default Value									
		Stat	us	LEC	LEDONR LEDONPOL LEDPW									
Default	Pow	ver On S	Sequence	1	1'b0 1'b0			1'b()					
		SW R			hange	No cha		No cha						
		HW R			'b0	1'b		1'b(



Description

a-Si TFT LCD Single Chip Driver 240RGBx320 Resolution and 262K color



8.3.16. Power Control 1 (C0h)

C0h		PWCTRL 1 (Power Control 1)												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	XX	1	1	0	0	0	0	0	0	C0h	
1 st Parameter	1	1	1	XX	0	0	VRH [5:0] 2							
2 nd Parameter	1	1	↑	XX	0	0	0 0 VC [3:0] 00							

VRH [5:0]: Set the GVDD level, which is a reference level for the VCOM level and the grayscale voltage level.

	'	/RH	[5:0			GVDD		'	√RH	[5:0			GVDD
0	0	0	0	0	0	Setting prohibited	1	0	0	0	0	0	4.45 V
0	0	0	0	0	1	Setting prohibited	1	0	0	0	0	1	4.50 V
0	0	0	0	1	0	Setting prohibited	1	0	0	0	1	0	4.55 V
0	0	0	0	1	1	3.00 V	1	0	0	0	1	1	4.60 V
0	0	0	1	0	0	3.05 V	1	0	0	1	0	0	4.65 V
0	0	0	1	0	1	3.10 V	1	0	0	1	0	1	4.70 V
0	0	0	1	1	0	3.15 V	1	0	0	1	1	0	4.75 V
0	0	0	1	1	1	3.20 V	1	0	0	1	1	1	4.80 V
0	0	1	0	0	0	3.25 V	1	0	1	0	0	0	4.85 V
0	0	1	0	0	1	3.30 V	1	0	1	0	0	1	4.90 V
0	0	1	0	1	0	3.35 V	1	0	1	0	1	0	4.95 V
0	0	1	0	1	1	3.40 V	1	0	1	0	1	1	5.00 V
0	0	1	1	0	0	3.45 V	1	0	1	1	0	0	5.05 V
0	0	1	1	0	1	3.50 V	1	0	1	1	0	1	5.10 V
0	0	1	1	1	0	3.55 V	1	0	1	1	1	0	5.15 V
0	0	1	1	1	1	3.60 V	1	0	1	1	1	1	5.20 V
0	1	0	0	0	0	3.65 V	1	1	0	0	0	0	5.25 V
0	1	0	0	0	1	3.70 V	1	1	0	0	0	1	5.30 V
0	1	0	0	1	0	3.75 V	1	1	0	0	1	0	5.35 V
0	1	0	0	1	1	3.80 V	1	1	0	0	1	1	5.40 V
0	1	0	1	0	0	3.85 V	1	1	0	1	0	0	5.45 V
0	1	0	1	0	1	3.90 V	1	1	0	1	0	1	5.50 V
0	1	0	1	1	0	3.95 V	1	1	0	1	1	0	5.55 V
0	1	0	1	1	1	4.00 V	1	1	0	1	1	1	5.60 V
0	1	1	0	0	0	4.05 V	1	1	1	0	0	0	5.65 V
0	1	1	0	0	1	4.10 V	1	1	1	0	0	1	5.70 V
0	1	1	0	1	0	4.15 V	1	1	1	0	1	0	5.75 V
0	1	1	0	1	1	4.20 V	1	1	1	0	1	1	5.80 V
0	1	1	1	0	0	4.25 V	1	1	1	1	0	0	5.85 V
0	1	1	1	0	1	4.30 V	1	1	1	1	0	1	5.90 V
0	1	1	1	1	0	4.35 V	1	1	1	1	1	0	5.95 V
0	1	1	1	1	1	4.40 V	1	1	1	1	1	1	6.00 V

Note1: Make sure that VC and VRH setting restriction: GVDD \leq (AVDD - 0.5) V.

VC [3:0]: Sets VCI1 regulator voltage.

	VC [3:0]	VCI1 Voltage					
0	0	0	0	2.30V				
0	0	0	1	2.35V				
0	0	1	0	2.40V				
0	0	1	1	2.45V				
0	1	0	0	2.50V				
0	1	0	1	2.55V				
0	1	1	0	2.60V				
0	1	1	1	2.65V				
1	0	0	0	2.70V				
1	0	0	1	2.75V				
1	0	1	0	2.80V				
1	0	1	1	2.85V				
1	1	0	0	2.90V				
1	1	0	1	2.95V				
1	1	1	0	3.00V				
1	1	1	1	External VCI				

Note: Do not set any higher VCI1 level than VCI - 0.2V.





Restriction	EXTC should be high to enable this command								
	Sta	Availability							
	Normal Mode ON, Idle	Yes							
Register	Normal Mode ON, Idle	Yes							
Availability	Partial Mode ON, Idle	Yes							
_	Partial Mode ON, Idle	Yes							
	Slee	Yes							
Default	_	Default Value							
	Status	VC [3:0]	VRH [5:0]						
	Power ON Sequence 4'b0000 6'h26h		6'h26h						
	SW Reset	4'b0000	6'h26h						
	HW Reset	4'b0000 6'h26h							





8.3.17. Power Control 2 (C1h)

8.3.17. I	Power Control 2 (C1n)												
C1h	PWCTRL 2 (Power Control 2)												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	0	0	0	0	0	1	C1h
Parameter	1	1	1	XX	0	0	0	0		ВТ	[3:0]		00
Description	BT [3:0]: Sets the factor used in the step-up circuits. Select the optimal step-up factor for the operating voltage. To reduce power consumption, set a smaller factor.									ctor.			
Restriction	EXTC :	should b	e high to e	nable this com	mand								
Register Availability	Status Normal Mode ON, Idle Mode OFF, Sleep OUT Normal Mode ON, Idle Mode ON, Sleep OUT Partial Mode ON, Idle Mode OFF, Sleep OUT Partial Mode ON, Idle Mode ON, Sleep OUT Sleep IN					Availabil Yes Yes Yes Yes	ity						
Default		Status er ON Se SW Res HW Res	quence et	Default Value BT [3:0] 4'b0000 4'b0000									





8.3.18. Power Control 3 (For Normal Mode) (C2h)

C2h					PW	CTF	RL 3 (Pow	er C	ontrol 3)					
	D/CX	RDX	WRX	D17-8	D7	[D6	С)5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1		1	(0	0	0	0	1	0	C2h
Parameter	1	1	1	XX	1			DCA ⁻	1 [2:0)]	0	I	DCA0 [2:0)]	B2
Description	frequer Adjust DCA1 frequer Adjust DCA(0 0 0 0 0 0 1 0	(2:0]: S nocy enhance the frequency enhance the frequency enhance (2:0)	ances the uency tak elects the ances the uency tak	e operating from drivability of the trade-operating from drivability of the drivability of the trade-operating the trade-operating the trade-operating the trade-operation of the trade	he step-up ff between quency of he step-up ff between	the the the the the	displastep-leuit and displaste	nd th ay quup ci	e quality rcuit e quality	ality of dis and the co 2/3/4 for a ality of dis and the co	play but urrent cor Normal n play but urrent cor cycle for for for for for for for for for for	increases nsumption node. The increases nsumption step-up of sc / 2 sc / 4 sc / 8 sc / 16 sc / 32	s the current into according to the current state of the current state o	ent consu ount. Itep-up op ent consu ount.	imption.
Restriction	1	1 0 1 fosc / 32 1 1 0 fosc / 64 1 0 1 fosc / 64 1 0 fosc / 128													
				ıtus		Ava	ailabi	lity							
Register				Mode OFF, SI	•		Yes								
-				Mode ON, Sle	•		Yes								
Availability				Mode OFF, Sle			Yes								
	Parti	ai ivioue		Mode ON, Sle p IN	eh OO I		Yes Yes								
Default		Status er ON Se SW Res HW Res	equence set	Default DCA0 [2:0] 3'b010 3'b010 3'b010	Value DCA1 [2: 3'b011 3'b011 3'b011	0]	. 30								





8.3.19. Power Control 4 (For Idle Mode) (C3h)

C3h				-	PW	/CTR	RL 4 (Pow	er C	ontrol 4)					
	D/CX	RDX	WRX	D17-8	D7	[D6	[)5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1		1		0	0	0	0	1	1	C3h
Parameter	1	1	1	XX	1			DCB	1 [2:0	0]	0		DCB0 [2:0)]	B2
Description	enhand frequer DCB1 frequer	ces the oncy taking [2:0]: Sincy enha	drivability ng the trace Selects the ances the	operating free of the step-up de-off between e operating fr drivability of t ing the trade-o	circuit and the displa equency of the step-up	d the y qua of the o circ	qua ality a step uit a	lity o and the o-up and the	f disp ne cu circu e qu	olay but in rrent cons hit 2/3/4 fo ality of dis	creases sumption or Idle mapped to the policy but	the current into accoode. The increases	nt consumunt. higher s the curre	nption. Ac	ljust the
	DCD	10.01	Cton un	avala far atan	un airauit 1		DC	D4 F	2.01	Cton un	avala far	atan un a	siravit 0/0/	4	
		0 [2:0]	Step-up	cycle for step- fosc / 1	up circuit i		0	B1 [2:0]	Step-up		step-up o	circuit 2/3/	4	
		0 1		fosc / 2			0	0	1			sc / 2			
		1 0		fosc / 4			0	1	0			sc / 8			
	 	1 1		fosc / 8			0	1	1			sc / 16			
	1 (0 0		fosc / 16			1	0	0			sc / 32			
	1 (0 1		fosc / 32			1	0	1		fos	c / 64			
		1 0		fosc / 64			1	1	0			c / 128			
	1	1 1		Setting prohibit	ted		1	1	1		Setting	prohibite	d		
Restriction	EXTC	should b	e high to	enable this co	mmand										
			Sto	atus		Δν	ailabi	lity							
	Norm	al Mode		Mode OFF, SI	eep OUT	700	Yes	iity							
Register				Mode ON, Sle			Yes								
Availability	Parti	al Mode	ON, Idle	Mode OFF, Sle	eep OUT		Yes								
	Parti	al Mode	ON, Idle	Mode ON, Sle	ep OUT		Yes								
			Slee	p IN			Yes								
		Status	6	Defaul	t Value	:0]									
Default	Powe	r ON Se	equence	3'b010	3'b011										
		SW Res		3'b010	3'b011										
		H/W Res		3'b010	3'b011										
		, • • 1 10-	001	0.0010	0 0011										





8.3.20. Power Control 5 (For Partial Mode) (C4h)

C4h					PW	/CTRL	5 (P	ower	r Co	ntrol 5)					
	D/CX	RDX	WRX	D17-8	D7	De	П	D5	5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	1	1		0		0	0	1	0	0	C4h
Parameter	1	1	1	XX	1		D	CC1	[2:0	1	0	[DCC0 [2:0)]	B2
Description	frequer Adjust DCC1 frequer Adjust DCC0 0 0 0 0 1 0 1 0	ncy enhalthe frequency enhalthe frequency enhalthe frequency 0 [2:0] 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 0 1 0 0 0 0 1 0	elects the ances the ances the uency tak Step-up	e operating from drivability of the trade-operating from drivability of the drivability of the trade-operating the trade-operation of the	he step-up ff between equency of the step-up ff between up circuit 1	the distribution of the di	and splay ep-up and splay DCC on the splay of the splay o	If the qualification of the qu	qua lity a cuit qua lity a	and the co 2/3/4 for ality of dis	eplay but urrent cor Partial m eplay but urrent cor cycle for for for for for for for for for for	increases nsumption node. The increases nsumption	s the curre in into acco e higher s is the curre in into acco	ent consu ount. tep-up op ent consu	imption.
Restriction	EXTC	should b	e high to	enable this co	mmand										
Register Availability	Norm Partia	al Mode al Mode	ON, Idle ON, Idle ON, Idle ON, Idle	Mode OFF, SI Mode ON, SIe Mode OFF, SIe Mode ON, SIe PP IN	eep OUT	Y Y	ability es es es es	у							
Default		Status r ON Se SW Res HW Res	quence	Defaul DCC0 [2:0] 3'b010 3'b010 3'b010	t Value DCC1 [2 3'b011 3'b011										





8.3.21. V	COM	Con	trol 1(C5h)												
C5h						VMC.	TRL1 (vc	ОМ Со	ntrol	1)					
	D/CX	RDX	WRX	D17-8		D7	D6		D5	D4	D3		D2	D1	D0	HEX
Command	0	1	1	XX		1	1		0	0	0		1	0	1	C5h
1 st Parameter	1	1	<u> </u>	XX		0					VMH [6					31
2 nd Parameter	1	1	1 ↑	XX		0					VML [6	:0]				3C
	VMH [6:0] : Se	et the VCC	MH voltage.												
	VMH		VCOMH(\		[6:0]	VCON			VMH		VCOMH		_	'MH [6:0]	VCOME	
	0000		2.700 2.725		0000	3.5			1000		4.300			1100000	5.100 5.125	
	0000		2.725		0001	3.5 3.5			1000		4.325 4.350		_	1100001	5.12	
	0000		2.775		0011	3.5			1000		4.375			1100011	5.175	
	0000		2.800	_	0100	3.6			1000		4.400		_	1100100	5.200	
	0000		2.825	_	0101	3.6			1000		4.425		_	1100101	5.225 5.250	
	0000		2.850 2.875		0110 0111	3.6 3.6			1000		4.450 4.475			1100110	5.25	
	0001		2.900		1000	3.7			1001		4.500			1101000	5.300	
	0001		2.925		1001	3.7			1001		4.525		_	1101001	5.32	
	0001		2.950 2.975		1010 1011	3.7			1001		4.550 4.575		_	1101010 1101011	5.350 5.375	
	0001		3.000		1100	3.7			1001		4.600			1101011	5.373	
	0001	101	3.025		1101	3.8			1001		4.625			1101101	5.42	
	0001		3.050		1110	3.8			1001		4.650			1101110	5.450	
	0001		3.075	_	0000	3.8			1001		4.675 4.700		_	1101111	5.475 5.500	
	0010		3.125		0001	3.9			1010		4.700			1110001	5.525	
	0010	010	3.150		0010	3.9	50		1010	010	4.750)		1110010	5.550)
	0010		3.175		0011	3.9			1010		4.775		_	1110011	5.575	
	0010		3.200 3.225		0100 0101	4.0			1010		4.800 4.825			1110100 1110101	5.600 5.625	
	0010		3.250		0110	4.0			1010		4.850			11101110	5.650	
	0010		3.275	_	0111	4.0			1010		4.875		_	1110111	5.675	
	0011		3.300		1000	4.1			1011		4.900			1111000	5.700 5.725	
	0011		3.325		1001 1010	4.1 4.1			1011		4.925 4.950			1111001	5.750	
Description	0011		3.375		1011	4.1			1011		4.975			1111011	5.775	
	0011		3.400		1100	4.2			1011		5.000			1111100	5.800	
	0011		3.425 3.450		1101 1110	4.2			1011		5.025 5.050		_	1111101 1111110	5.825 5.850	
	0011		3.475		1111	4.2			1011		5.075			11111111111111111111111111111111111111	5.87	
	VML [6	[6:0]	et the VCC VCOML(V -2.500	ML voltage) VML 0100		VCOMI		F	VML [6		VCOML(V -0.900	<u>') </u>		L [6:0]	VCOML(V -0.100)
	0000		-2.475	0100		-1.67		F	10000		-0.875			00001	-0.075	
	0000	010	-2.450	0100	010	-1.65	50	F	10000	10	-0.850		110	00010	-0.050]
	0000		-2.425	0100		-1.62		-	10000		-0.825	\dashv		00011	-0.025	-
	0000		-2.400 -2.375	0100		-1.60 -1.57		+	10001		-0.800 -0.775	\dashv		00100	0 Reserved	-
	0000		-2.350	0100		-1.55		r	10001		-0.750			00110	Reserved	_
	0000		-2.325	0100		-1.52	25	F	10001		-0.725			00111	Reserved	
	0001		-2.300 -2.275	0101		-1.50 -1.47		-	10010		-0.700 -0.675	\dashv		01000	Reserved Reserved	
	0001		-2.275 -2.250	0101		-1.47		+	10010		-0.650	\dashv		01001	Reserved	
	0001	011	-2.225	0101	011	-1.42	25	L	10010	11	-0.625		110	01011	Reserved	
	0001		-2.200	0101		-1.40		F	10011		-0.600	_		01100	Reserved	
	0001		-2.175 -2.150	0101		-1.37 -1.35		-	10011		-0.575 -0.550	\dashv		01101	Reserved Reserved	
	0001		-2.125	0101		-1.32		F	10011		-0.525	=		01111	Reserved	
	0010		-2.100	0110		-1.30	00	ľ	10100		-0.500			10000	Reserved	
	0010		-2.075	0110		-1.27		F	10100		-0.475			10001	Reserved	
	0010		-2.050	0110		-1.25		-	10100		-0.450	\dashv		10010	Reserved	_
	0010	ווטו	-2.025	0110	UII	-1.22	20		10100	11	-0.425		<u> </u>	10011	Reserved	

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.





	0010100 -2.000	0110100 -	1.200	1010100	-0.400	1110100	Reserved	
	0010101 -1.975	0110101 -	1.175	1010101	-0.375	1110101	Reserved	
	0010110 -1.950	0110110 -	1.150	1010110	-0.350	1110110	Reserved	
	0010111 -1.925	0110111 -	1.125	1010111	-0.325	1110111	Reserved	
	0011000 -1.900	0111000 -	1.100	1011000	-0.300	1111000	Reserved	
	0011001 -1.875	0111001 -	1.075	1011001	-0.275	1111001	Reserved	
	0011010 -1.850	0111010 -	1.050	1011010	-0.250	1111010	Reserved	
	0011011 -1.825	0111011 -	1.025	1011011	-0.225	1111011	Reserved	
	0011100 -1.800	0111100 -	1.000	1011100	-0.200	1111100	Reserved	
	0011101 -1.775	0111101 -	0.975	1011101	-0.175	1111101	Reserved	
	0011110 -1.750	0111110 -	0.950	1011110	-0.150	1111110	Reserved	
	0011111 -1.725	0111111 -	0.925	1011111	-0.125	1111111	Reserved	
Restriction	EXTC should be high to	enable this command						
ricothiction	Extro onodia po migri to							
	Sta	tus	Availabi	lity				
	Normal Mode ON, Idle	Mode OFF, Sleep OUT	Yes					
Register	Normal Mode ON, Idle	Mode ON, Sleep OUT	Yes					
Availability	Partial Mode ON, Idle I	Mode OFF, Sleep OUT	Yes					
	Partial Mode ON, Idle	Mode ON, Sleep OUT	Yes					
	Slee	· · · · · · · · · · · · · · · · · · ·	Yes					
	Olec	p 114	100					
	Status	Default Value						
		VMH [6:0] VML	[6:0]					
Default	Power ON Sequence	7'h31 7'h	3C					
	SW Reset	7'h31 7'h	3C					
	HW Rest	7'h31 7'h	3C					





8.3.22. VCOM Control 2(C7h)

C7h					VM	CTRL1 (VCOM Co	ontrol 1)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	0	0	0	1	1	1	C7h
Parameter	1	1	↑	XX	nVM				VMF [6:0]]			C0

nVM: nVM equals to "0" after power on reset and VCOM offset equals to program MTP value. When nVM set to "1", setting of VMF [6:0] becomes valid and VCOMH/VCOML can be adjusted.

VMF [6:0]: Set the VCOM offset voltage.

	- [0:0]: (oct the voor				
	VMF[6:0]	VCOMH	VCOML	VMF[6:0]	VCOMH	VCOML
	0000000	VMH	VML	1000000	VMH	VML
	0000001	VMH – 63	VML – 63	1000001	VMH + 1	VML + 1
	0000010	VMH – 62	VML – 62	1000010	VMH + 2	VML + 2
	0000011	VMH – 61	VML – 61	1000011	VMH + 3	VML + 3
	0000100	VMH – 60	VML – 60	1000100	VMH + 4	VML + 4
	0000101	VMH – 58	VML – 58	1000101	VMH + 5	VML + 5
	0000110	VMH – 58	VML – 58	1000110	VMH + 6	VML + 6
	0000111	VMH – 57	VML – 57	1000111	VMH + 7	VML + 7
	0001000	VMH – 56	VML – 56	1001000	VMH + 8	VML + 8
	0001001	VMH – 55	VML – 55	1001001	VMH + 9	VML + 9
	0001010	VMH – 54	VML – 54	1001010	VMH + 10	VML + 10
	0001011	VMH – 53	VML – 53	1001011	VMH + 11	VML + 11
	0001100	VMH – 52	VML – 52	1001100	VMH + 12	VML + 12
	0001101	VMH – 51	VML -51	1001101	VMH + 13	VML + 13
	0001110	VMH – 50	VML – 50	1001110	VMH + 14	VML + 14
	0001111	VMH – 49	VML – 49	1001111	VMH + 15	VML + 15
	0010000	VMH – 48	VML – 48	1010000	VMH + 16	VML + 16
	0010001	VMH – 47	VML – 47	1010001	VMH + 17	VML + 17
	0010010	VMH – 46	VML – 46	1010010	VMH + 18	VML + 18
	0010011	VMH – 45	VML – 45	1010011	VMH + 19	VML + 19
	0010100	VMH – 44	VML – 44	1010100	VMH + 20	VML + 20
Description	0010101	VMH – 43	VML – 43	1010101	VMH + 21	VML + 21
Docomption	0010110	VMH – 42	VML – 42	1010110	VMH + 22	VML + 22
	0010111	VMH – 41	VML – 41	1010111	VMH + 23	VML + 23
	0011000	VMH – 40	VML – 40	1011000	VMH + 24	VML + 24
	0011001	VMH – 39	VML – 39	1011001	VMH + 25	VML + 25
	0011010	VMH – 38	VML – 38	1011010	VMH + 26	VML + 26
	0011011	VMH – 37	VML – 37	1011011	VMH + 27	VML + 27
	0011100	VMH – 36	VML – 36	1011100	VMH + 28	VML + 28
	0011101	VMH – 35	VML – 35	1011101	VMH + 29	VML + 29
	0011110	VMH – 34	VML – 34	1011110	VMH + 30	VML + 30
	0011111	VMH – 33	VML – 33	1011111	VMH + 31	VML + 31
	0100000	VMH – 32	VML – 32	1100000	VMH + 32	VML + 32
	0100001	VMH – 31	VML - 31	1100001	VMH + 33	VML + 33
	0100010	VMH – 30	VML - 30	1100010	VMH + 34	VML + 34
	0100011	VMH - 29	VML - 29	1100011	VMH + 35	VML + 35
	0100100	VMH – 28 VMH – 27	VML – 28 VML – 27	1100100	VMH + 36 VMH + 37	VML + 36
	0100101	VMH – 26	VML – 26	1100101 1100110	VMH + 38	VML + 37 VML + 38
		VMH – 25				
	0100111	VMH – 24	VML – 25 VML – 24	1100111	VMH + 39 VMH + 40	VML + 39 VML + 40
	0101000	VMH – 23	VML – 23		VMH + 41	VML + 41
	0101001	VMH – 23	VML – 23	1101001 1101010	VMH + 41	VML + 41
		VMH – 21				
	0101011		VML - 21	1101011	VMH + 43	VML + 43 VML + 44
	0101100	VMH – 20 VMH – 19	VML – 20 VML – 19	1101100 1101101	VMH + 44 VMH + 45	VML + 44 VML + 45
			VML – 19		VMH + 45	VML + 45
	0101110	VMH – 18 VMH – 17	VML – 18	1101110	VMH + 46 VMH + 47	VML + 46
	0101111	VMH – 17	VML – 17	1101111	VMH + 48	VML + 47
	0110000	VMH – 16	VML – 15	1110000	VMH + 49	VML + 49
	0110001	VMH – 14	VML – 13	1110001	VMH + 50	VML + 50
	0110010	VMH – 13	VML – 14	1110010	VMH + 51	VML + 51
	0110011	V 1V11 1 1 0	4 141E 10	1110011	V IVII I T U I	VIVIL T UI





	0110100 VMH – 12	VML – 12	11101	00 VMH + 52	VML + 52	
	0110101 VMH – 11	VML – 11	11101	01 VMH + 53	VML + 53	
	0110110 VMH – 10	VML – 10	11101	10 VMH + 54	VML + 54	
	0110111 VMH – 9	VML – 9	11101	11 VMH + 55	VML + 55	
	0111000 VMH – 8	VML – 8	11110	00 VMH + 56	VML + 56	
	0111001 VMH – 7	VML – 7	11110	01 VMH + 57	VML + 57	
	0111010 VMH – 6	VML – 6	11110	10 VMH + 58	VML + 58	
	0111011 VMH – 5	VML – 5	11110	11 VMH + 59	VML + 59	
	0111100 VMH – 4	VML – 4	11111	00 VMH + 60	VML + 60	
	0111101 VMH – 3	VML – 3	11111	01 VMH + 61	VML + 61	
	0111110 VMH – 2	VML – 2	11111	10 VMH + 62	VML + 62	
	0111111 VMH – 1	VML – 1	11111	11 VMH + 63	VML + 63	
Restriction	EXTC should be high to	enable this com	mand			
	-			-		
	Sta	tus		Availability		
	Normal Mode ON, Idle	Mode OFF, Slee	ep OUT	Yes		
Register	Normal Mode ON, Idle	Mode ON, Slee	p OUT	Yes		
Availability	Partial Mode ON, Idle I	Mode OFF, Slee	p OUT	Yes		
	Partial Mode ON, Idle	Mode ON, Slee	p OUT	Yes		
	Slee	p IN		Yes		
	Otation	Defa	ult Value			
	Status	nVM	VMF	[6:0]		
Default	Power ON Sequence	1'b1	7'h	40h		
	SW Reset	1'b1	7'h	40h		
	HW Reset	1'b1	7'h	40h		





8.3.23. NV Memory Write (D0h)

D0h				-	N/	/MWR (N	/ Memor	v Write)					
Doll			I	ı					ı	I	I	I	ı
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	<u> </u>	XX	1	1	0	1	0	0	0	0	D0h
1 st Parameter	1	1	<u> </u>	XX	0	0	0	0	0	PG	M_ADR [2:0]	00
2 nd Parameter	1	1	<u> </u>	XX					ATA [7:0]				XX
	This co	mmand	is used to	o program the N	/ memor	y data. Af	ter a succ	cessful M	ΓP operat	ion, the in	formation	of PGM_	_DATA
	[7:0] wi	ill progra	mmed to	NV memory.									
		. •		•									
	PGM_	ADR [2:0	0] : The se	elect bits of ID1,	ID2, ID3	and VMF	[6:0] prog	gramming.					
	PGM	_ADR [2	2:0] Pro	grammed NV Me	emory Se	election							
Description	0		0	ID1 progra									
	0	0	1	ID2 progra	mming								
	0	1	0	ID3 progra	mming								
	1	0	0	VMF [6:0] pro	grammin	g							
	(Others		Reserv	ed								
	DCM I	DATA 17	'• 0 1: The r	orogrammed data									
	PGIVI_I	JAIA [/	. u j. me p	Drogrammed data	1.								
Restriction	EXTC :	should b	e high to	enable this com	mand								
				itus		Availabi	lity						
Dogistor				Mode OFF, Slee		Yes							
Register				Mode ON, Slee		Yes							
Availability				Mode OFF, Slee		Yes							
	Parti	al Mode		Mode ON, Sleep	OUT	Yes							
			Slee	p IN		Yes							
				D - 6	It \ / - It								
		Status	;		ault Valu		7.01						
Default	Davis	ON C.		PGM_ADR [2:0	_	M_DATA [
Delault		er ON Se		3'b000		ATP value							
		SW Res		3'b000		ATP value							
		HW Res	et	3'b000		/ITP value							





8.3.24. NV Memory Protection Key (D1h)

D1h					NVMPK	EY (NV	Memory	Protection I	Key)						
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	1	XX	1	1	0	1	0	0	0	1	D1h		
1 st Parameter	1	1	1	XX				KEY [2	3:16]				55h		
2 nd Parameter	1	1	1	XX				KEY [15:8]				AAh		
3 rd Parameter	1	1	1	XX				KEY	[7:0]				66h		
Description	_	- A66h to		y programming ITP programmi		•				ŭ			ing will		
Restriction	EXTC	EXTC should be high to enable this command													
Register Availability	Norn Parti	nal Mode al Mode	e ON, Idle e ON, Idle ON, Idle e ON, Idle	atus Mode OFF, Sle Mode ON, Sle Mode OFF, Sle Mode ON, Sle Mode ON, Sle ep IN	eep OUT	Availa Ye Ye Ye Ye	es								
Default		Status er ON Se SW Res HW Res	equence set	Default V KEY [23:0]=5 KEY [23:0]=5 KEY [23:0]=5	55AA66h 55AA66h										





SW Reset

HW Reset

Χ

Χ

Χ

DC!				s Read	<u> </u>	/N.E. /N.P. / N.P.	0:		D					
D2h					RDN	/M (NV Me	mory Sta	itus Re	ead)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	. D3	3 D2	2	D1	D0	HE
Command	0	1	1	XX	1	1	0	1	0	0		1	0	D2
1 st Parameter	1	1	1	XX	X	X	X	Χ	X	X		Χ	X	Х
2 nd Parameter	1	1	1	XX	0		2_CNT [2	2:0]	0		ID	1_CNT [2	2:0]	XX
3 rd Parameter	1	1	1	XX	BUSY	VM	F_CNT [2:0]	0		ID	3_CNT [2	2:0]	X
Description	automa ID1_ ID3_ 0 0 1	CNT [2:	ter writin 0] / ID2_0 0] / VMF Status 0 1	g the PGM_ CNT [2:0] _CNT [2:0] 	DATA [7:0] 1 Descr Availa No Prog Programm Programm Programm	o NV memoription ability rammed led 1 time led 2 times led 3 times		IV men	mory prog	gram reco	rd. T	Γhe bits v	vill increa	se "+"
	0 1		ldl Bu:	sy										
Restriction	EXICS	should be	e nigh to	enable this	command									
Register Availability	Norm Partia	al Mode	ON, Idle ON, Idle ON, Idle ON, Idle	Mode OFF, Mode ON, S Mode ON, S Mode ON, S Pp IN	Sleep OUT	Availabili Yes Yes Yes Yes Yes Yes	У							
										-				
		Status				Default Valu								
				ID3_CNT	ID2_CNT	ID1_CN7		_	BUSY					
Default		r ON Sed		X	X	X	>	,	Х	1				





8.3.26. Read ID4 (D3h)

D3h						RDID4	(Read ID	04)						
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	XX	1	1	0	1	0	0	1	1	D3h	
1 st Parameter	1	1	1	XX	Х	Х	Χ	Х	Х	Х	Х	Х	XX	
2 nd Parameter	1	1	1	XX	Х	Х	Χ	Х	Х	Х	Х	Х	XX	
3 rd Parameter	1	1	1	XX	Х	X	Χ	Х	Х	Х	Х	X	XX	
4 th Parameter	1	1	1	XX	0	1	0	0	0	0	0	0	40h	
	Read I	C device	e code.											
Description	The 1 st	parame	eter is dun	nmy read period										
	The 4 th	parame	eter mean	the IC model na	ame.									
Restriction	EXTC:	XTC should be high to enable this command												
							_							
				atus		Availabi	ity							
Register				Mode OFF, Sle		Yes								
negistei				Mode ON, Slee		Yes								
Availability				Mode OFF, Slee	•	Yes								
	Parti	al Mode		Mode ON, Slee	p OUT	Yes								
			Slee	ep IN		Yes								
		Status	3	Default Value										
Default	Powe	r ON Se	equence	24'hXXXX40h										
Boidan		SW Res	set	24'hXXXX40h										
		HW Res	set	24'hXXXX40h										





8.3.27. Positive Gamma Correction (E0h)

0	RDX 1	WRX	D17-8										
1	1		D17-0	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
		1	XX	1	1	1	0	0	0	0	0	E0h	
	1	1	XX	Х	Χ	X X VP0 [3:0]							
1	1	1	XX	Χ	Χ	VP1 [5:0]							
1	1	1	XX	Х	Χ	VP2 [5:0]							
1	1	1	Χ	Х	Χ	Χ	Х		VP4	[3:0]		0A	
1	1	1	XX	Х	Χ	Χ		,	VP6 [4:0]			0E	
1	1	1	XX	Х	Χ	Χ	Χ		VP13	[3:0]		06	
1	1	1	XX	Х			\	/P20 [6:0]				4D	
1	I 1 ↑ XX VP36 [3:0] VP27 [3:0]									76			
1	1 ↑ XX X VP43 [6:0]								3B				
1	1	1	XX	Х	Χ	Χ	Х		VP50	[3:0]		03	
1	1	1	XX	Х	Χ	Χ		١	/P57 [4:0]			0E	
1	1	1	XX	Х	Χ	Χ	Χ		VP59	[3:0]		04	
1	1	1	XX	Х	Χ			VP61	[5:0]			13	
1 1 ↑ XX X XX VP62 [5:0]							0E						
1	1	1	XX	X	Χ	Χ	Χ		VP63	[3:0]		0C	
et the	gray sc	ale volta	ge to adjust the	e gamma d	haracter	stics of th	e TFT par	nel.					
XTC s	hould b	e high to	enable this co	mmand									
					I								
					1								
Partia	al Mode			eep OUT									
		Sle	ep IN		Yes								
												ļ	
	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1	1	1	1	1	1	1	1	1	





8.3.28. Negative Gamma Correction (E1h)

E1h					NGAMCT	RL (Nega	ative Gam	nma Corre	ection)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	XX	1	1	1	0	0	0	0	1	E1h	
1 st Parameter	1	1	1	XX	Х	Χ	Х	Х		0C				
2 nd Parameter	1	1	1	XX	Х	Х			VN1	[5:0]			23	
3 rd Parameter	1	1	1	XX	Х	Х	VN2 [5:0]							
4 th Parameter	1	1	1	XX	Х	Χ	Х	Х		VN4	[3:0]		04	
5 th Parameter	1	1 1 ↑ XX X X X VN6 [4:0]										10		
6 th Parameter	1	1 1 ↑ XX X X X X VN13 [3:0]										04		
7 th Parameter	1	1	1	XX	Х				/N20 [6:0]				39	
8 th Parameter	1	1	1	XX		VN36	[3:0]			VN27	[3:0]		24	
9 th Parameter	1	1	1	XX	Х				/N43 [6:0]				4B	
10 th Parameter	1	1	1	XX	Х	Χ	Х	Х		VN50	[3:0]		03	
11 th Parameter	1	1	1	XX	Х	Χ	Χ		١	/N57 [4:0]			0B	
12 th Parameter	1	1	1	XX	Х	Χ	Χ	Χ		VN59	[3:0]		0B	
13 th Parameter	1	1	1	XX	Х	Х			VN61	[5:0]			33	
14 th Parameter	1	1 1 ↑ XX X X VN62 [5:0]									37			
15 th Parameter	1	1	1	XX	X	Χ	Χ	Χ		VN63	[3:0]		0F	
Description	Set the	gray so	cale volta	ige to adjust the	e gamma c	haracter	istics of th	e TFT par	nel.					
Restriction	EXTC :	should b	oe high to	enable this co	mmand									
			S	tatus		Availab	oility							
D	Norm	al Mode	ON, Idl	e Mode OFF, S	leep OUT	Yes	3							
Register	Norm	nal Mode	e ON, Idl	e Mode ON, SI	eep OUT	Yes	3							
Availability	Partia	al Mode	ON, Idle	Mode OFF, SI	eep OUT	Yes	5							
	Parti	al Mode	ON, Idle	e Mode ON, Sle	eep OUT	Yes	5							
			Sle	ep IN		Yes	3							
Default														





8.3.29. Digital Gamma Control 1 (E2h)

E2h					DGAMC	TRL (Di	gital Gan	nma Cont	rol 1)				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	1	0	0	0	1	0	E2h
1 st Parameter	1	1	1	XX		RCA	0 [3:0]			BCA	0 [3:0]		XX
:	1	1	1	XX		RCA:	x [3:0]			BCA	x [3:0]		XX
16 th Parameter	1	1	1	XX		RCA1	5 [3:0]			BCA ⁻	15 [3:0]		XX
Description		CAx [3:0]: Gamma Macro-adjustment registers for red gamma curve. CAx [3:0]: Gamma Macro-adjustment registers for blue gamma curve.											
Restriction	EXTC :	KTC should be high to enable this command											
Register Availability	Norm Partia	nal Mode al Mode	ON, Idle ON, Idle ON, Idle	Mode OFF, S Mode ON, SI Mode OFF, SI Mode ON, SI ep IN	eep OUT eep OUT		<u>s</u>						
Default		Status er ON Se SW Res	equence	Defaul RCAx [3:0] TBD	t Value BCAx [3 TBD								
		HW Res		TBD	TBD								





8.3.30. Digital Gamma Control 2(E3h)

E3h					DGAMC	TRL (Diç	gital Gam	ıma Cont	rol 2)				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	1	0	0	0	1	1	E3h
1 st Parameter	1	1	1	XX		RFA	[3:0]			BFA	0 [3:0]		XX
:	1	1	1	XX		RFA	k [3:0]			BFA	x [3:0]		XX
64 rd Parameter	1	1	↑	XX		RFA6	3 [3:0]			BFA6	63 [3:0]		XX
Description		RFAx [3:0]: Gamma Micro-adjustment register for red gamma curve. BFAx [3:0]: Gamma Micro-adjustment register for blue gamma curve.											
Restriction	EXTC	EXTC should be high to enable this command											
	Norm	al Mode		atus Mode OFF, S	loop OLIT	Availa Ye							
Register				e Mode ON, SI		Ye							
Availability			-	Mode OFF, SI		Ye							
rivaliability	Parti	al Mode	ON, Idle	Mode ON, Sle	eep OUT	Ye	S						
			Slee	ep IN	•	Ye	s						
		Status		Default	t Value								
		Siaius	•	RFAx [3:0]	BFAx [3:0)]							
Default	Powe	r ON Se	equence	TBD	TBD								
		SW Res	set	TBD	TBD	_							
		HW Res	set	TBD	TBD								





8.3.31. Interface Control (F6h)

F6h		IFCTL (16bits Data Format Selection)												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	XX	1	1	1	1	0	1	1	0	F6h	
1 st Parameter	1	1	1	XX	MY_ EOR	MX_ EOR	MV_ EOR	0	BGR_ EOR	0	0	WE MODE	01	
2 nd Parameter	1	1	1	XX	0	0	EPF [1]	EPF [0]	0	0	MDT [1]	MDT [0]	00	
3 rd Parameter	1	1	1	XX	0	0	ENDIAN	0	DM [1]	DM [0]	RM	RIM	00	

MY_EOR / MX_EOR / MV_EOR / BGR_EOR:

The set value of MADCTL is used in the IC is derived as exclusive OR between 1st Parameter of IFCTL and MADCTL Parameter.

MDT [1:0]: Select the method of display data transferring.

WEMODE: Memory write control

WEMODE=0: When the transfer number of data exceeds (EC-SC+1)*(EP-SP+1), the exceeding data will be ignored.


WEMODE=1: When the transfer number of data exceeds (EC-SC+1)*(EP-SP+1), the column and page number will be reset, and the exceeding data will be written into the following column and page.

ENDIAN: Select Little Endian Interface bit. At Little Endian mode, the host sends LSB data first.

ENDIAN	Data transfer Mode
0	Normal (MSB first, default)
1	Little Endian (LSB first)

Note: Little Endian is valid on only 65K 8-bit and 9-bit MCU interface mode.

Description



DM [1:0]: Select the display operation mode.

DM [1]	DM [0]	Display Operation Mode
0	0	Internal clock operation
0	1	RGB Interface Mode
1	0	VSYNC interface mode
1	1	Setting disabled

The DM [1:0] setting allows switching between internal clock operation mode and external display interface operation mode.

However, switching between the RGB interface operation mode and the VSYNC interface operation mode is prohibited.





RM: Select the interface to access the GRAM.


Set RM to "1" when writing display data by the RGB interface.

RM	Interface for RAM Access
0	System interface/VSYNC interface
1	RGB interface

RIM: Specify the RGB interface mode when the RGB interface is used. These bits should be set before display operation through the RGB interface and should not be set during operation.

RIM	COLMOD [6:4]	RGB Interface Mode
0	110 (262K color)	18- bit RGB interface (1 transfer/pixel)
0	101 (65K color)	16- bit RGB interface (1 transfer/pixel)
	110 (262K color)	6- bit RGB interface (3 transfer/pixel)
1	101 (65K color)	6- bit RGB interface (3 transfer/pixel)

EPF [1:0]: 65K color mode data format.



EPF [1:0]	Expand 16 bbp (R,G,B) to 18bbp (R,G,B)
00	MSB is inputted to LSB r [5:0] = {R [4:0], R [4]} g [5:0] = {G [5:0]} b [5:0] = {B [4:0], B [4]}





	r [5:0] = {F g [5:0] = {C b [5:0] = {E Exception: R [4:0], B["1" is input r [5:0] = {F g [5:0] = {C b [5:0] = {E Exception: R [4:0], B[Compare Case 1: R Case 2: R Case 3: R	$\begin{array}{l} (5:0) \\ (5:0) \\ (3:0) \\ (4:0) \\ (4:0) \\ (4:0) \\ (5:0) \\ (4:0) \\ (5:0) \\ (4:0) \\ (5:0) \\$	r [5:0], l B [4:0] = {R [4 = {R [4 = {R [4	o[5:0] = case: :0], G [i :0], R [4:0], G [i	- 6'h00 0]}, g [5:0] = 4]}, g [5:0] = 0]}, g [5:0] =	{G [5:0]}, b [5 {G [5:0]}, b [5	5:0] = {B [4:0] 5:0] = {B [4:0]	, B [0]} , B [0]}			
Restriction	EXTC should be high to er	able this comn	nand								
	0			• "	1.205						
	Statu Normal Mode ON, Idle M		o OLIT	Availa Ye							
Register	Normal Mode ON, Idle M	,		Ye							
Availability	Partial Mode ON, Idle Mo			Ye							
7 (Valiability	Partial Mode ON, Idle M				es						
	Sleep	IN		Ye	es						
					Defau	It Value					
	Status EPF [1:0] MDT [1:0] ENDIAN WEMODE DM [1:0] RM RIM										
Default	Power ON Sequence 2'b00 2'b00 1'b0 1'b1 2'b00 1'b0 1'b0										
	SW Reset 2'b00 2'b00 1'b0 1'b1 2'b00 1'b0 1'b0										
	HW Reset	HW Reset 2'b00 2'b00 1'b0 1'b1 2'b00 1'b0 1'b0									
					•			•			






9. Display Data RAM

9.1. Configuration

The display data RAM stores display dots and consists of 1,382,400 bits (240x18x320 bits). There is no restriction on access to the RAM even when the display data on the same address is loaded to DAC. There will be no abnormal visible effect on the display when there is a simultaneous panel read and interface read or write display data to the same location of the frame memory.








9.2. Memory to Display Address Mapping

9.2.1. Normal Display ON or Partial Mode ON, Vertical Scroll Mode OFF

In this mode, the content of frame memory within an area where column pointer is 0000h to 00EFh and page pointer is 0000h to 013Fh is displayed.

To display a dot on leftmost top corner, store the dot data at (column pointer, page pointer) = (0, 0)










9.2.2. Vertical Scroll Mode

There is a vertical scrolling mode, which is determined by the commands "Vertical Scrolling Definition" (33h) and "Vertical Scrolling Start Address" (37h).

The Vertical Scroll Mode function is explained by these examples in the following.







Note: When Vertical Scrolling Definition Parameters (TFA+VSA+BFA) ≠ 320, Scrolling Mode is undefined.






9.2.3. Vertical Scroll Example

9.2.4. Case1: TFA+VSA+BFA < 320

This setting is prohibited, unless unexpected picture will be shown.


9.2.5. Case2: TFA+VSA+BFA = 320 (Rolling Scrolling)

The operation of Rolling Scrolling is explained by these examples in the following.






When TFA=30, VSA=290, BFA=0, VSCRSADD=80 and MADCTL ML bit = 0




When TFA=30, VSA=290, BFA=0, VSCRSADD=80 and MADCTL ML bit = 1








9.3. MCU to memory write/read direction



The data is written in the order illustrated above. The Counter which dictates where in the physical memory the data is to be written is controlled by "Memory Data Access Control" Command, Bits B5, B6, and B7 as described below.



B5	B6	B7	CASET			PASET		
0	0	0	Direct to Physical Column F	Pointer	Direct to Physical Page Pointer			
0	0	1	Direct to Physical Column F	Pointer	Direct to (319	P-Physical Page Pointer)		
0	1	0	Direct to (239-Physical Colu	umn Pointer)	Direct to Phy	sical Page Pointer		
0	1	1	Direct to (239-Physical Colu	umn Pointer)	Direct to (319	P-Physical Page Pointer)		
1	0	0	Direct to Physical Page Poi	nter	Direct to Phy	sical Column Pointer		
1	0	1	Direct to (319-Physical Pag	e Pointer)	Direct to Phy	sical Column Pointer		
1	1	0	Direct to Physical Page Poi	nter	Direct to (239	9-Physical Column Pointer)		
1	1	1	Direct to (319-Physical Pag	e Pointer)	Direct to (239	9-Physical Column Pointer)		
		Coi	ndition	Column	Counter	Page counter		
Whe	When RAMWR/RAMRD command is accepted			Return to "Sta	rt column"	Return to "Start Page"		
	Complete Pixel Read/Write action			Increment by	1	No change		
The (The Column values is large than "End Column"				art column"	Increment by 1		
The	The Page counter is large than "End Page"				art column"	Return to "Start Page"		


The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.





Note:

Data is always written to the Frame Memory in the same order, regardless of the Memory Write Direction set by MADCTL bits B7, B6 and B5. The write order for each pixel unit is



One pixel unit represents 1 column and 1 page counter value on the Frame Memory.

Display Data	MADCTR Parameter			Image in the Memory	Image in the Driver (Frame Memory)				
Direction	MV	МХ	МҮ	(MPU)	image in the Driver (Frame Memory)				
Normal	0	0	0	B	Counter(0,0)				
Y-Mirror	0	0	1	B	Memory(0,0) E Counter(0,0)				
X-Mirror	0	1	0	B	Memory(0,0) B Counter(0,0)				
X-Mirror Y-Mirror	0	1	1	B	Memory(0,0) E Counter(0,0)				
X-Y Exchange	1	0	0	B	Memor(0,0) Counter(0,0)				
X-Y Exchange Y-Mirror	1	0	1	B	Memory(0,0) E				
XY Exchange X-Mirror	1	1	0	B	Memory(0,0) Counter(0,0)				
XY Exchange XY-Mirror	1	1	1	B	Memory(0,0) E Counter(0,0)				






10. Tearing Effect Output

The Tearing Effect output line supplies to the MCU a Panel synchronization signal. This signal can be enabled or disabled by the Tearing Effect Line Off & On commands. The mode of the Tearing Effect Signal is defined by the parameter of the Tearing Effect Line Off & On commands.

The signal can be used by the MCU to synchronize Frame Memory Writing when displaying video images.

10.1. Tearing Effect Line Modes

Mode 1, the Tearing Effect Output signal consists of V-Sync information only:



tvdh = The LCD display is not updated from the Frame Memory.


tvdl = The LCD display is updated from the Frame Memory (except Invisible Line – see below).

Mode 2, the tearing effect output signal consists of V-Sync and H-Sync information; there is one V-sync and 320 H-sync pulses per field:



thdh = The LCD display is not updated from the Frame Memory.

thdl = The LCD display is updated from the Frame Memory (except Invisible Line – see above).




Note: During Sleep In Mode, the Tearing Effect Output Pin is active Low.





10.2. Tearing Effect Line Timings

The tearing effect signal is described below:




AC characteristics of Tearing Effect Signal (Frame Rate = 60Hz)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Description
t_{vdl}	Vertical timing low duration	I	1	I	ms	
$t_{\rm vdh}$	Vertical timing high duration	1000			us	
t _{hdl}	Horizontal timing low duration				us	
t _{hdh}	Horizontal timing high duration	1	1	500	us	

Note:

- 1. The timings in Table as above apply when MADCTL B4=0 and B4=1
- 2. The signal's rise and fall times (tf, tr) are stipulated to be equal to or less than 15ns.



The Tearing Effect Output Line is fed back to the MCU and should be used to avoid Tearing Effect.






11. Sleep Out – Command and Self-Diagnostic Functions of the Display Module

11.1. Register loading Detection

Sleep Out-command (Command "Sleep Out (11h)") is a trigger for an internal function of the display module, which indicates, if the display module loading function of factory default values from EV Memory(or similar device) to registers of the display controller is working properly.

If the register loading detection is successfully, there is inverted (= increased by 1) a bit, which is defined in command "Read Display Self-Diagnostic Result (0Fh)" (= RDDSDR) (The used bit of this command is D7). If it is failure, this bit (D7) is not inverted (= not increased by 1).

The flow chart for this internal function is following:








11.2. Functionality Detection

Sleep Out-command (Command "Sleep Out (11h)") is a trigger for an internal function of the display module, which indicates, if the display module is still running and meets functionality requirements.

The internal function (= the display controller) is comparing, if the display module is still meeting functionality requirements (e.g. booster voltage levels, timings, etc.) If functionality requirement is met, there is an inverted (= increased by 1) bit, which defined in command "Read Display Self- Diagnostic Result (0Fh)" (= RDDSDR) (The used bit of this command is D6). If functionality requirement is not same, this bit (D6) is not inverted (= increased by 1). The flow chart for this internal function is shown as below.

The flow chart for this internal function is following:



Note 1: There is needed 120msec after Sleep Out -command, when there is changing from Sleep In -mode to Sleep Out -mode, before there is possible to check if User's functionality requirements are met and a value of RDDSDR's D6 is valid. Otherwise, there is 5msec delay for D6's value, when Sleep Out -command is sent in Sleep Out -mode.





12. Power ON/OFF Sequence

VDDI and VCI can be applied in any order.

VCI and VDDI can be powered down in any order.

During power off, if LCD is in the Sleep Out mode, VCI and VDDI must be powered down minimum 120msec after RESX has been released.


During power off, if LCD is in the Sleep In mode, VDDI or VCI can be powered down minimum 0msec after RESX has been released.

CSX can be applied at any timing or can be permanently grounded. RESX has priority over CSX.

- Note 1: There will be no damage to the display module if the power sequences are not met.
- Note 2: There will be no abnormal visible effects on the display panel during the Power On/Off Sequences.
- Note 3: There will be no abnormal visible effects on the display between end of Power On Sequence and before receiving Sleep Out command. Also between receiving Sleep In command and Power Off Sequence.
- Note 4: If RESX line is not held stable by host during Power On Sequence as defined in Sections 12.1 and 12.2, then it will be necessary to apply a Hardware Reset (RESX) after Host Power On Sequence is complete to ensure correct operation. Otherwise function is not guaranteed.

12.1. Case 1 – RESX line is held High or Unstable by Host at Power ON

If RESX line is held High or unstable by the host during Power On, then a Hardware Reset must be applied after both VCI and VDDI have been applied – otherwise correct functionality is not guaranteed. There is no timing restriction upon this hardware reset.



The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.






Note 1: Unless otherwise specified, timings herein show cross point at 50% of signal power level.

12.2. Case 2 – RESX line is held Low by Host at Power ON

If RESX line is held Low (and stable) by the host during Power On, then the RESX must be held low for minimum 10µsec after both VCI and VDDI have been applied.



Note 1: Unless otherwise specified, timings herein show cross point at 50% of signal power level.





12.3. Uncontrolled Power Off

The uncontrolled power off means a situation when e.g. there is removed a battery without the controlled power off sequence. There will not be any damages for the display module or the display module will not cause any damages for the host or lines of the interface. At an uncontrolled power off event, ILI9340 will force the display to blank and will not be any abnormal visible effects with in 1 second on the display and remains blank until "Power On Sequence" actives.





13. Power Level Definition

13.1. Power Levels

6 level modes are defined they are in order of Maximum Power consumption to Minimum Power Consumption:

- Normal Mode On (full display), Idle Mode Off, Sleep Out.
 In this mode, the display is able to show maximum 262,144 colors.
- 2. Partial Mode On, Idle Mode Off, Sleep Out.

In this mode part of the display is used with maximum 262,144 colors.

- Normal Mode On (full display), Idle Mode On, Sleep Out.
 In this mode, the full display area is used but with 8 colors.
- Partial Mode On, Idle Mode On, Sleep Out.
 In this mode, part of the display is used but with 8 colors.
- 5. Sleep In Mode.

In this mode, the DC: DC converter, Internal oscillator and panel driver circuit are stopped. Only the MCU interface and memory works with VDDI power supply. Contents of the memory are safe.

6. Power Off Mode.


In this mode, both VCI and VDDI are removed.

Note1: Transition between modes 1-5 is controllable by MCU commands. Mode 6 is entered only when both Power supplies are removed.





13.2. Power Flow Chart



Note 1: There is not any abnormal visual effect when there is changing from one power mode to another power mode.

Note 2: There is not any limitation, which is not specified by User, when there is changing from one power mode to another power mode.





14. Gamma Curves Selection

ILI9340 provide four gamma curves (Gamma1.0, Gamma1.8, Gamma2.2 and Gamma2.5). The gamma curve can be selected by the GC0 to GC3 settings.

14.1. Gamma Default Values (for NW type LC)

			400	•	Output	Voltage				
Data		Carput	VCOM = High							
	Gamma	1.0	OM = Lov 1.8	2.2	2.5	Gamma	1.0	1.8	2.2	2.5
0	V0P	4.082	4.083	4.084	4.084	V0N	0.279	0.278	0.277	0.276
1	V1P	2.944	3.842	4.015	4.049	V1N	1.278	0.519	0.346	0.310
2	V2P	2.736	3.566	3.843	3.981	V2N	1.623	0.793	0.482	0.345
3 4	V3P V4P	2.617 2.498	3.384	3.681 3.518	3.863 3.745	V3N V4N	1.728 1.834	0.952 1.111	0.629 0.776	0.465 0.585
5	V4F V5P	2.439	3.090	3.445	3.612	V4N V5N	1.891	1.217	0.776	0.383
6	V6P	2.380	2.978	3.371	3.480	V6N	1.948	1.324	1.071	0.887
7	V7P	2.330	2.901	3.285	3.389	V7N	1.995	1.401	1.157	0.980
8	V8P	2.281	2.825	3.199	3.298	V8N	2.042	1.478	1.242	1.073
9	V9P	2.240	2.761	3.128	3.223	V9N	2.081	1.542	1.314	1.150
10	V10P	2.199	2.697	3.056	3.147	V10N	2.120	1.606	1.385	1.228
11	V11P	2.158	2.633	2.985	3.071	V11N	2.159	1.670	1.456	1.305
12	V12P	2.125	2.582	2.928	3.011	V12N	2.191	1.722	1.513	1.367
13	V13P	2.092	2.531	2.871	2.950	V13N	2.222	1.773	1.570	1.429 1.484
14 15	V14P V15P	2.067	2.437	2.802	2.891	V14N V15N	2.249	1.817 1.861	1.619 1.668	1.540
16	V16P	2.019	2.397	2.674	2.782	V16N	2.299	1.899	1.710	1.587
17	V17P	1.998	2.357	2.615	2.731	V17N	2.322	1.937	1.753	1.634
18	V18P	1.976	2.317	2.557	2.681	V18N	2.345	1.975	1.795	1.682
19	V19P	1.958	2.284	2.508	2.639	V19N	2.365	2.006	1.830	1.721
20	V20P	1.940	2.251	2.458	2.597	V20N	2.384	2.038	1.865	1.761
21	V21P	1.918	2.224	2.425	2.560	V21N	2.404	2.064	1.899	1.798
22	V22P	1.897	2.197	2.391	2.522	V22N	2.424	2.091	1.932	1.836
23 24	V23P V24P	1.876	2.171	2.357	2.485	V23N	2.444	2.117	1.966 2.000	1.873
25	V24P V25P	1.854 1.833	2.144	2.323	2.447	V24N V25N	2.464	2.144	2.000	1.911 1.948
26	V251 V26P	1.812	2.090	2.256	2.373	V25N	2.504	2.170	2.068	1.986
27	V27P	1.790	2.064	2.222	2.335	V27N	2.524	2.224	2.102	2.023
28	V28P	1.772	2.041	2.193	2.304	V28N	2.540	2.246	2.129	2.052
29	V29P	1.754	2.019	2.165	2.273	V29N	2.557	2.269	2.155	2.082
30	V30P	1.736	1.996	2.136	2.241	V30N	2.574	2.291	2.182	2.111
31	V31P	1.726	1.974	2.108	2.210	V31N	2.591	2.313	2.208	2.141
32	V32P	1.699	1.951	2.080	2.178	V32N	2.609	2.336	2.235	2.170
33 34	V33P V34P	1.681 1.663	1.928	2.051 2.023	2.147 2.116	V33N V34N	2.625 2.642	2.358	2.262 2.288	2.199 2.229
35	V34P V35P	1.645	1.883	1.994	2.116	V34N V35N	2.659	2.403	2.200	2.229
36	V35F V36P	1.627	1.861	1.966	2.053	V36N	2.676	2.426	2.342	2.287
37	V37P	1.611	1.842	1.942	2.026	V37N	2.694	2.450	2.368	2.317
38	V38P	1.596	1.822	1.917	1.999	V38N	2.713	2.475	2.395	2.346
39	V39P	1.580	1.803	1.893	1.973	V39N	2.731	2.499	2.421	2.376
40	V40P	1.565	1.784	1.869	1.946	V40N	2.749	2.524	2.448	2.405
41	V41P	1.550	1.765	1.845	1.919	V41N	2.768	2.548	2.475	2.434
42	V42P V43P	1.534	1.746	1.820 1.796	1.892 1.866	V42N V43N	2.786	2.573	2.501	2.464
43	V43P V44P	1.519 1.504	1.727	1.796	1.845	V43N V44N	2.805	2.597	2.528	2.493 2.513
45	V44P V45P	1.489	1.685	1.755	1.825	V44N V45N	2.834	2.632	2.549	2.533
46	V46P	1.472	1.660	1.730	1.801	V46N	2.852	2.652	2.597	2.557
47	V47P	1.454	1.635	1.706	1.777	V47N	2.869	2.673	2.623	2.581
48	V48P	1.436	1.610	1.681	1.753	V48N	2.887	2.694	2.649	2.605
49	V49P	1.415	1.581	1.653	1.725	V49N	2.908	2.718	2.679	2.633
50	V50P	1.395	1.552	1.624	1.697	V50N	2.928	2.743	2.710	2.661
51	V51P	1.376	1.529	1.598	1.672	V51N	2.947	2.768	2.735	2.688
52	V52P	1.358	1.506	1.573	1.647	V52N	2.966	2.794	2.761 2.793	2.715
53 54	V53P V54P	1.335	1.478 1.449	1.541 1.508	1.615 1.583	V53N V54N	2.990 3.013	2.826	2.793	2.749 2.783
55	V54P V55P	1.288	1.449	1.476	1.551	V54N V55N	3.037	2.891	2.857	2.763
56	V56P	1.261	1.386	1.438	1.513	V56N	3.065	2.929	2.895	2.858
57	V57P	1.233	1.352	1.400	1.475	V57N	3.093	2.968	2.933	2.899
58	V58P	1.204	1.321	1.359	1.418	V58N	3.145	3.034	2.982	2.955
59	V59P	1.175	1.289	1.319	1.362	V59N	3.196	3.101	3.031	3.011
60	V60P	1.122	1.214	1.246	1.285	V60N	3.243	3.161	3.109	3.081
61	V61P	1.069	1.139	1.173	1.208	V61N	3.290	3.220	3.186	3.151
62	V62P	0.897	1.036	1.070	1.070	V62N	3.428	3.324	3.289	3.255
63	V63P	0.279	0.279	0.279	0.279	V63N	4.083	4.083	4.083	4.083







14.2. Gamma Curves


14.2.1. Gamma Curve 1 (GC0), applies the function $y=x^{2.2}$






14.2.2. Gamma Curve 2 (GC1), applies the function y=x^{1.8}





14.2.3. Gamma Curve 3 (GC2), applies the function $y=x^{2.5}$


G a m m a
$$y = x^{2.5}$$





14.2.4. Gamma Curve 4 (GC3), applies the function y=x^{1.0}

 $G a m m a y = x^1$









15. Reset

15.1. Registers

The registers that are initialized are listed as below:

	After Powered ON	After Hardware Reset	After Software Reset
Frame Memory	Random	Repair data	No Change
Sleep	In	In	In
Display Mode	Normal	Normal	Normal
Display	Off	Off	Off
ldle	Off	Off	Off
Column Start Address	0000 h	0000 h	0000 h
Column End Address	00EF h	00EF h	If MADCTL's B5=0:00EF h If MADCTL's B5=1:013F h
Page Start Address	0000 h	0000 h	0000 h
Page End Address	013F h	013F h	If MADCTL's B5 = 0:013F h If MADCTL's B5=1:00EF h
Gamma Setting	GC0	GC0	GC0
Partial Area Start	0000 h	0000 h	0000 h
Partial Area End	013F h	013F h	013F h
Memory Data Access Control	00 h	00 h	No Change
RDDPM	08 h	08 h	08 h
RDDMADCTL	00 h	00 h	No Change
RDDCOLMOD	06 h	06 h	06 h
RDDIM	00 h	00 h	00 h
RDDSM	00 h	00 h	00 h
RDDSDR	00 h	00 h	00 h
TE Output Line	Off	Off	Off
TE Line Mode	Mode 1 (Note 3)	Mode 1 (Note 3)	Mode 1 (Note 3)

Note 1: There will be no abnormal visible effects on the display when S/W or H/W Resets are applied.

Note 2: After Powered-On Reset finishes within 10µs after both VCI & VDDI are applied.

Note 3: Mode 1 means Tearing Effect Output Line consists of V-Blanking Information only.





15.2. Output Pins, I/O Pins

	After Power ON	After Hardware Reset	After Software Reset	
TE line	Low	Low	Low	
D[17:0] (output driver)	Hi-Z (Inactive)	Hi-Z (Inactive)	Hi-Z (Inactive)	

Note 1: There will be no output from D [17:0] during Power ON/OFF sequence, hardware reset and software reset.


15.3. Input Pins

	During Power ON Process	After Power ON	After Hardware Reset	After Software Reset	During Power OFF Process
RESX	See Chapter 12	Input valid	Input valid	Input valid	See Chapter 12
CSX	Input invalid	Input valid	Input valid	Input valid	Input invalid
D/CX	Input invalid	Input valid	Input valid	Input valid	Input invalid
WRX	Input invalid	Input valid	Input valid	Input valid	Input invalid
RDX	Input invalid	Input valid	Input valid	Input valid	Input invalid
D[17:0] (input driver)	Input invalid	Input valid	Input valid	Input valid	Input invalid





15.4. Reset Timing



Signal	Symbol	Parameter	Min	Max	Unit
RESX	tRW	Reset pulse duration	10		uS
	tRT	Poset cancel		5 (note 1,5)	mS
	in i	Reset cancel		120 (note 1,6,7)	mS


Note 1: The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from NV memory to registers. This loading is done every time when there is HW reset cancel time (tRT) within 5 ms after a rising edge of RESX.

Note 2: Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below: -

RESX Pulse	Action
Shorter than 5us	Reset Rejected
Longer than 10us	Reset
Between 5us and 10us	Reset starts

Note 3: During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In -mode.) And then return to Default condition for Hardware Reset.

Note 4: Spike Rejection also applies during a valid reset pulse as shown below:




- Note 5: When Reset applied during Sleep In Mode.
- Note 6: When Reset applied during Sleep Out Mode.
- Note 7: It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.





16. Application

16.1. Configuration of Power Supply Circuit



The Following tables shows specifications of external elements connected to the ILI9340's power supply circuit.


The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.



Items	Recommended Specification	Pin connection
0	6.3V	AVDD, VCORE,VCL,C11P/M, C12P/M, C31P/M
Capacity 1 F (B characteristics)	10V	C21P/M, C22P/M
	25V	VGH, VGL

16.2. Voltage Generation

The pattern diagram for setting the voltages and the waveforms of the voltages of the ILI9340 are as follows.




Note: The AVDD, VGH, VGL, and VCL output voltage levels are lower than their theoretical levels (ideal voltage levels) due to current consumption at respective outputs. The voltage levels in the following relationships (AVDD-GVDD) > 0.2V and (VCOML-VCL) > 0.5V are the actual voltage levels. When the alternating cycles of VCOM are set high (e.g. the polarity inverts every line cycle), current consumption is large. In this case, check the voltage before use.





17. NV Memory Programming Flow







18. Electrical Characteristics

18.1. Absolute Maximum Ratings

The absolute maximum rating is listed on following table. When ILI9340 is used out of the absolute maximum ratings, ILI9340 may be permanently damaged. To use ILI9340 within the following electrical characteristics limitation is strongly recommended for normal operation. If these electrical characteristic conditions are exceeded during normal operation, ILI9340 will malfunction and cause poor reliability.

Item	Symbol	Unit	Value
Supply voltage	VCI	V	-0.3 ~ +4.6
Supply voltage (Logic)	VDDI	V	-0.3 ~ +4.6
Supply voltage (Digital)	VCORE	V	-0.3 ~ +2.4
Driver supply voltage	VGH-VGL	V	-0.3 ~ +32.0
Logic input voltage range	VIN	V	-0.3 ~ VDDI + 0.3
Logic output voltage range	VO	V	-0.3 ~ VDDI + 0.3
Operating temperature	Topr	$^{\circ}\mathbb{C}$	-40 ~ +80
Storage temperature	Tstg	$^{\circ}$	-55 ~ +110

Note: If the absolute maximum rating of even is one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.





18.2. DC Characteristics

18.2.1. General DC Characteristics

Item	Symbol	Unit	Condition	Min.	Тур.	Max.	Note			
Power and Operation V	Power and Operation Voltage									
Analog Operating Voltage	VCI	V	Operating voltage	2.5	2.8	3.3	Note2			
Logic Operating Voltage	VDDI	V	I/O supply voltage	1.65	2.8	3.3	Note2			
Digital Operating voltage	VCORE	V	Digital supply voltage	-	1.8	-	Note2			
Gate Driver High Voltage	VGH	V	-	10.0	-	16.0	Note3			
Gate Driver Low Voltage	VGL	V	-	-16.0	-	-9.0	Note3			
Driver Supply Voltage	-	V	VGH-VGL	19	-	32	Note3			
Input and Output										
Logic High Level Input Voltage	VIH	V	-	0.8*VDDI	-	VDDI	Note1,2,3			
Logic Low Level Input Voltage	VIL	V	1	VSS	-	0.2*VDDI	Note1,2,3			
Logic High Level Output Voltage	VOH	V	IOL=-1.0mA	0.8*VDDI	-	VDDI	Note1,2,3			
Logic Low Level Output Voltage	VOL	V	IOL=1.0mA	VSS	-	0.2*VDDI	Note1,2,3			
Logic Input Leakage Current	ILEA	uA	VIN=VDDI or VSS	-0.1	-	+0.1	Note1,2,3			
VCOM Operation										
VCOM High Voltage	VCOMH	٧	Ccom=12nF	2.5	-	5.0	Note3			
VCOM Low Voltage	VCOML	V	Ccom=12nF	-2.5	-	0.0	Note3			
VCOM Amplitude Voltage	VCOMA	V	VCOMH-VCOML	4.0	-	5.5	Note3			
Source Driver										
Source Output Range	Vsout	V	-	0.1	-	AVDD-0.1	Note4			
Gamma Reference Voltage	GVDD	V	-	3.0	-	5.0	Note3			

Note 1: VDDI=1.65 to 3.3V, VCI=2.5 to 3.3V, AGND=VSS=0V, Ta=-30 to 70 (to +80 no damage) \mathcal{C} .

Note2: Please supply digital VDDI voltage equal or less than analog VCI voltage.

Note3: CSX, RDX, WRX, D[17:0], D/CX, RESX, TE, DOTCLK, VSYNC, HSYNC, DE, SDA, SCL, IM3, IM2, IM1, IM0, and Test pins.

Note4: When the measurements are performed with LCD module. Measurement Points are like Note3.


Note5: Source channel loading = 10pF/channel, Gate channel loading = 50pF/channel






18.3. AC Characteristics

18.3.1. Display Parallel 18/16/9/8-bit Interface Timing Characteristics (8080- I system)




Signal	Symbol	Parameter	min	max	Unit	Description
DCX	tast	Address setup time	0	-	ns	
DCX	taht	Address hold time (Write/Read)	10	-	ns	
	tchw	CSX "H" pulse width	0	-	ns	
	tcs	Chip Select setup time (Write)	15	-	ns	
CSX	trcs	Chip Select setup time (Read ID)	45	-	ns	
	trcsfm	Chip Select setup time (Read FM)	355	-	ns	
	tcsf	Chip Select Wait time (Write/Read)	10	-	ns	
	twc	Write cycle	66	-	ns	
WRX	twrh	Write Control pulse H duration	33	-	ns	
	twrl	Write Control pulse L duration	33	-	ns	
	trcfm	Read Cycle (FM)	450	-	ns	
RDX (FM)	trdhfm	Read Control H duration (FM)	90	-	ns	
	trdlfm	Read Control L duration (FM)	355	-	ns	
	trc	Read cycle (ID)	160	-	ns	
RDX (ID)	trdh	Read Control pulse H duration	90	-	ns	
	trdl	Read Control pulse L duration	45	-	ns	
D[47.0]	tdst	Write data setup time	10	-	ns	
D[17:0],	tdht	Write data hold time	10	-	ns	For maximum CL 20nE
D[15:0], D[8:0],	trat	Read access time	-	60	ns	For maximum CL=30pF For minimum CL=8pF
D[8:0], D[7:0]	tratfm	Read access time	-	340	ns	i oi millillulli ot=opi
D[7.0]	trod	Read output disable time	20	80	ns	

Note: Ta = -30 to 70 °C, VDDI=1.65V to 3.3V, VCI=2.5V to 3.3V, VSS=0V






CSX timings:



Note: Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.

Write to read or read to write timings:




Note: Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.






18.3.2. Display Parallel 18/16/9/8-bit Interface Timing Characteristics(8080- system)




				1		
Signal	Symbo I	Parameter	min	max	Unit	Description
DCX	tast	Address setup time	0	-	ns	
DCX	taht	Address hold time (Write/Read)	10	-	ns	
	tchw	CSX "H" pulse width	0	-	ns	
	tcs	Chip Select setup time (Write)	15	-	ns	
CSX	trcs	Chip Select setup time (Read ID)	45	-	ns	
	trcsfm	Chip Select setup time (Read FM)	355	-	ns	
	tcsf	Chip Select Wait time (Write/Read)	10	-	ns	
	twc	Write cycle	66	-	ns	
WRX	twrh	Write Control pulse H duration	33	-	ns	
	twrl	Write Control pulse L duration	33	-	ns	
	trcfm	Read Cycle (FM)	450	-	ns	
RDX (FM)	trdhfm	Read Control H duration (FM)	90	-	ns	
	trdlfm	Read Control L duration (FM)	355	-	ns	
	trc	Read cycle (ID)	160	-	ns	
RDX (ID)	trdh	Read Control pulse H duration	90	-	ns	
	trdl	Read Control pulse L duration	45	-	ns	
D[47.0]	tdst	Write data setup time	10	-	ns	
D[17:0],	tdht	Write data hold time	10	-	ns	For movimum CL 20nF
D[17:10]&D[8:1], D[17:10],	trat	Read access time	-	60	ns	For maximum CL=30pF For minimum CL=8pF
D[17:10], D[17:9]	tratfm	Read access time	-	340	ns	1 of millimum oc=opr
D[17.0]	trod	Read output disable time	20	80	ns	

Note: Ta = -30 to 70 °C, VDDI=1.65V to 3.3V, VCI=2.5V to 3.3V, VSS=0V.






CSX timings:



Note: Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.

Write to read or read to write timings:




Note: Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.






18.3.3. Display Serial Interface Timing Characteristics (3-line SPI system)



Signal	Symbol	Parameter	min	max	Unit	Description
	tscycw	Serial Clock Cycle (Write)	66	-	ns	
	tshw	SCL "H" Pulse Width (Write)	33	-	ns	
SCL	tslw	SCL "L" Pulse Width (Write)	33	-	ns	
SCL	tscycr	Serial Clock Cycle (Read)	150	-	ns	
	tshr	SCL "H" Pulse Width (Read)	75	-	ns	
	tslr	SCL "L" Pulse Width (Read)	75	-	ns	
SDA / SDI	tsds	Data setup time (Write)	30	-	ns	
(Input)	tsdh	Data hold time (Write)	30	-	ns	
SDA / SDO	tacc	Access time (Read)	10	-	ns	
(Output)	toh	Output disable time (Read)	10	70	ns	
	tscc	SCL-CSX	20	-	ns	
CSX	tchw	CSX "H" Pulse Width	40	-	ns	
CSX	tcss	CCV CCI Time(verite)	15	-	ns	
	tcsh	CSX-SCL Time(write)	15	-	ns	


Note: Ta = 25 °C, VDDI=1.65V to 3.3V, VCI=2.5V to 3.3V, AGND=VSS=0V








18.3.4. Display Serial Interface Timing Characteristics (4-line SPI system)



Signal	Symbol	Parameter	min	max	Unit	Description
CSX	tcss	Chip select time (Write)	15	-	ns	
CSX	tcsh	Chip select hold time (write)	15	-	ns	
	twc	Serial clock cycle (Write)	66	-	ns	
	twrh	SCL "H" pulse width (Write)	33	-	ns	
001	twrl	SCL "L" pulse width (Write)	33	-	ns	
SCL trc	Serial clock cycle (Read)	150	-	ns		
	trdh	SCL "H" pulse width (Read)	75	-	ns	
	trdl	SCL "L" pulse width (Read)	75	-	ns	
D/CX	tas	D/CX setup time	10	-		
D/CX	tah	D/CX hold time (Write / Read)	10	-		
SDA / SDI	tds	Data setup time (Write)	30	-	ns	
(Input)	tdh	Data hold time (Write)	30	-	ns	
SDA / SDO	tacc	Access time (Read)	10	-	ns	For maximum CL=30pF
(Output)	tod	Output disable time (Read)	10	70	ns	For minimum CL=8pF


Note: Ta = 25 °C, VDDI=1.65V to 3.3V, VCI=2.5V to 3.3V, AGND=VSS=0V








18.3.5. Parallel 18/16/6-bit RGB Interface Timing Characteristics



Signal	Symbol	Parameter	min	max	Unit	Description		
VSYNC /	t _{SYNCS}	VSYNC/HSYNC setup time	15	-	ns			
HSYNC t _{SYNCH}		VSYNC/HSYNC hold time	15	-	ns			
DE	t _{ENS}	DE setup time	15	-	ns			
	t _{ENH}	DE hold time 15 - ns						
D[17:0]	t _{POS}	Data setup time15-Data hold time15-		ns	18/16-bit bus RGB			
	t _{PDH}			-	ns	interface mode		
DOTCLK	PWDH	DOTCLK high-level period	33	-	ns			
	PWDL	DOTCLK low-level period	33	-	ns			
	tcycd	DOTCLK cycle time(18 bit)	66	-	ns			
		DOTCLK cycle time(6/6/6 bit)	50		ns			
	t _{rgbr} , t _{rgbf}	DOTCLK,HSYNC,VSYNC rise/fall time	-	15	ns			
VSYNC /	t _{SYNCS}	VSYNC/HSYNC setup time	15	-	ns			
HSYNC	tsynch	VSYNC/HSYNC hold time 15 - ns		ns				
DE	t _{ENS}	DE setup time	15	-	ns			
	t _{ENH}	DE hold time	15	-	ns	6-bit bus RGB		
D[17:0]	t _{POS}	Data setup time	15	-	ns			
	t _{PDH}	Data hold time		-	ns	interface mode		
DOTCLK	PWDH	DOTCLK high-level pulse period		-	ns			
	PWDL	DOTCLK low-level pulse period	25	-	ns			
	tcycd	DOTCLK cycle time 50 - ns						
	t _{rgbr} , t _{rgbf}	DOTCLK,HSYNC,VSYNC rise/fall time - 15 ns						

Note: Ta = -30 to 70 °C, VDDI=1.65V to 3.3V, VCI=2.5V to 3.3V, AGND=VSS=0V







19. Revision History

Version No.	Date	Page	Description	
V0.01	2009/08/25	All	New Created	
V0.02	2009/10/13	61,64	Serial Interface unused D[17:0] connect to GND.	
		217	Add Configuration of Power Supply Circuit	
	2009/11/09	175	Modify SAP Register	
		All	Modify the IM pin interface definition	
V0.03	2009/12/22	220	Modify external elements connected to the power supply circuit	
		11	Modify the IM[3:0] for i80 Type II definition	
V0.04	2010/01/11	6	Modify VDDI_LED description.	
		221	Add voltage generation table	
V0.05	2010/02/22	179	Remove AVDD = 3*VCI1 setting	
V0.06	2010/3/25	226~233	AC/DC timing revise	
		165	B6h description	
V0.07	2010/03/30	101	Modify Sleep out restriction	
V0.08	2010/4/19	191	ID4 description	
V.0.09	2010/4/26	168,224	DSTB remove	
V0.10	2010/4/30	191	ID4 description	
V0.11	2010/6/09	86/168	DSTB description remove	
		232	Add RGB 6/6/6 write cycle limitation	
V0.12	2010/06/21	46/163	Add HBP restriction in by pass mode	