Skip to content
View Majid-Ali25's full-sized avatar
🎯
Focusing
🎯
Focusing

Block or report Majid-Ali25

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Majid-Ali25 Majid-Ali25 Public

    Electrical Engineering Graduate

  2. Majid-Ali-Portfolio- Majid-Ali-Portfolio- Public

    CSS

  3. finite-state-machine- finite-state-machine- Public

    Design a finite state machine (FSM) with at least 9 states. You decide the inputs and outputs. There must be inputs and outputs (Cannot just transition automatically every clock cycle). Draw the st…

    SystemVerilog

  4. 8-bit-Binary-to-Gray- 8-bit-Binary-to-Gray- Public

    The SV code for an 8-bit Binary-to-Gray code converter in the dataflow model using continuous assignments

    SystemVerilog

  5. 8-bit-Gary-to-Binary- 8-bit-Gary-to-Binary- Public

    SV code for an 8-bit Gary-to-Binary code converter using always_comb

    SystemVerilog

  6. comparator comparator Public

    A comparator is a logic macro circuit that compares the magnitude of two n-bit binary operands. A 20-bit comparator determines if a 20-bit vector a[19:0] is equal to a 20-bit vector b[19:0]. Here i…

    SystemVerilog