


sessional - III

→ for addition of two floating numbers:

- compare of Exp.
- shifting of mantissa
- summing the mantissa
- normalize the result



$$\text{total delay} = 4T$$


→ while  $x_1, y_1$  is in mantissa shift we can put  $x_2, y_2$  in another (exp. comp.) phase.

→ while two numbers are in one phase, other two numbers we can put in second another stage (phase).

$$4T + T + T = 6T \quad \text{for adding 3 numbers}$$

$\therefore$  using pipelining = 6T  
without pipelining = 12T

To avoid collision buffer reg.s are placed bet<sup>n</sup> two stages.



$$\rightarrow \text{delay} = \max\{T_P\} + T_R \quad \text{buffer req.}$$

$$\rightarrow \text{Throughput} = \frac{1}{\max\{T_P\} + T_R}$$

$$\rightarrow \text{speedup factor} = \frac{\text{Non pipelining proc}}{\text{pipelined system.}}$$

$\rightarrow$  Non-pipelined proc:  $\rightarrow$  N no. of processes  
1 operation is completed in  $4T$  time.

$$- \text{Non pipelined system} = 4NT$$

$$\rightarrow \text{for pipelined system} = 4T + (N-1)T \\ = (8+4)T$$


$$\therefore \text{speedup factor} = \frac{4NT}{(N+3)T} = \frac{4N}{N+3}$$

4 stages

$$5 \text{ stages, } = \frac{5N}{N+4}$$

$$m \text{ stages } = \frac{mN}{N + (m-1)}$$

## 4 stage pipeline



Advantage: speed is high


Drawback: because of buffer registers cost will be increase

## • Encoding of Microinstruction

Inst's are of 2 types.

- i) Horizontal
- ii) Vertical.


In vertical format, 16 Inst's  $\Rightarrow$  4 bits



In register file

UXI MUX two selection lines should be provided at same time.  
but using vertical, we can only activate one signal at a time.

In horizontal,



we can activate one or more signal at a time.

Ex.uInst's $I_1$ 

control signals

 $I_2$  $C_1, C_2, C_3, C_4, C_5$  $I_3$  $C_1, C_3, C_4, C_6$  $I_4$  $C_5, C_6$  $I_5$  $C_4, C_5, C_8$  $I_6$  $C_7, C_8$  $I_7$  $C_1, C_8, C_9$  $I_8$  $C_1, C_2, C_9$ 

Have to group these uInst's so that it should be mutually exclusive with each other

$$M_1 = \{C_1, C_2, C_3, C_4, C_5, C_6, C_7, C_8, C_9\}$$

$M_2 = \{C_1, C_7\}$  can be grouped because it is not mutually exclusive

$$= \{C_1, C_7, C_2, C_6, C_2, C_7, C_2, C_8, C_3, C_7, C_3, C_8, C_4, C_7, C_4, C_8, C_5, C_7, C_5, C_8, C_6, C_7, C_6, C_8, C_6, C_9, C_7, C_9\}$$

$$M_3 = \{C_2, C_6, C_7, C_2, C_6, C_8, C_3, C_7, C_9, C_4, C_7, C_9, C_5, C_7, C_9, C_6, C_7, C_9\}$$

Group:  $C_1, C_7$  $C_5, C_7, C_9$  $C_2, C_6, C_7$  $C_6, C_7, C_9$  $C_2, C_6, C_8$  $C_3, C_7, C_9$  $C_4, C_7, C_9$

C<sub>1</sub> C<sub>2</sub> C<sub>3</sub> C<sub>4</sub> C<sub>5</sub> C<sub>6</sub> C<sub>7</sub> C<sub>8</sub> C<sub>9</sub>

C <sub>1</sub> C <sub>7</sub>	✓						✓	
C <sub>2</sub> C <sub>6</sub> C <sub>7</sub>		✓				✓	✓	
C <sub>2</sub> C <sub>6</sub> C <sub>8</sub>		✓				✓	✓	
C <sub>2</sub> C <sub>7</sub> C <sub>9</sub>			✓			✓		✓
C <sub>4</sub> C <sub>7</sub> C <sub>9</sub>				✓		✓		✓
C <sub>5</sub> C <sub>7</sub> C <sub>9</sub>					✓	✓		✓
C <sub>6</sub> C <sub>7</sub> C <sub>9</sub>						✓	✓	✓

Find minimal cover class

- Above rounded are minimal cover class.

C<sub>1</sub>C<sub>7</sub> - [1 bit] to indicate only C<sub>1</sub> because C<sub>7</sub> is covered into another classes as well.

C<sub>2</sub>C<sub>6</sub>C<sub>8</sub> - 00 - None [2 bits]  
01 - C<sub>2</sub>, 10 - C<sub>6</sub>, 11 - C<sub>8</sub>

C<sub>3</sub>C<sub>7</sub>C<sub>9</sub> - [2 bits] 00 - None  
01 - C<sub>3</sub>, 10 - C<sub>7</sub>, 11 - C<sub>9</sub>

C<sub>4</sub>C<sub>7</sub>C<sub>9</sub> - [1 bit] for C<sub>4</sub> because C<sub>7</sub>, C<sub>9</sub> already covered.

C<sub>5</sub>C<sub>7</sub>C<sub>9</sub> - [1 bit] for C<sub>5</sub>

1	2 bits	2 bits	C <sub>4</sub>	C <sub>5</sub>
---	--------	--------	----------------	----------------

C<sub>1</sub> C<sub>2</sub>C<sub>6</sub>C<sub>8</sub> C<sub>3</sub>C<sub>7</sub>C<sub>9</sub>

I = 1010111 include C<sub>1</sub>, C<sub>2</sub>, C<sub>3</sub>, C<sub>4</sub>, C<sub>5</sub>

Ex.

UInst's

 $I_1$  $I_2$  $I_3$  $I_4$ 

Control signals

a b c g

ac e h

ad f

b c f

$$M_1 = \{a, b, c, d, e, f, g, h\}$$

$$M_2 = \{bd, be, bh, cd, de, dg, dh, ef, eg, fg, fh, gh\}$$

$$M_3 = \{bde, bdh, dgh, efg, fgh\}$$

	a	b	c	d	e	f	g	h
a	✓							
cd				✓	✓			
bde		✓			✓	✓		
bh			✓	✓				✓
dgh					✓		✓	✓
efg						✓	✓	✓
fgh							✓	✓

	bdh	efg
2 bits	2 bits	

for c

## Memory Organization

DATE: \_\_\_\_\_


PAGE: \_\_\_\_\_

- Address lines  $\rightarrow$  in  $\rightarrow 2^n$ .
- Page: only knows primary memory.
- ~~size~~ secondary mem.  $\gg$  primary mem.
- Only <sup>activate</sup> programs are there into the primary mem.
- Cache memory are placed bet<sup>n</sup> proc. & main memory.
- Secondary mem. - uses primary mem. - (5 to 10 times slower than) proc.
- DRAM: are cheaper than SRAM or cache.
- primary  $\rightarrow$  CS is high & access time is low  
secondary  $\rightarrow$  CS is low & access time is high.  
 $\downarrow$   
cost/bit
- write cycle takes more clockcycle than read cycle.


## Access Modes

- 1) serial Access
- 2) Random Access.
- 3) Semirandom Access. - Hard disk / CD drive used in

①  
serial  
Access  
Mode.




②



data is wherever it will take same amount of time to access.


③



- time taken to move R/W head on a given track is known as "seek time".
- R/W head is under given sector disk has to rotate → it is known as Rotational delay.
- disk controller is used to read data or write data with bus takes time → known as Access time

- Avg. Rotational delay = Rotational delay

- In semia random access, we don't have seek time only we have rotational delay & access time



track-0 on Platter 1 → makes  
 track-0 on Platter 2 ] cylinder 0:  
 — — — — Platter 5

Ex. 1 Consider a Hard disk with 4 surfaces, 64 tracks/surface, 128 sectors per track, 256 bytes per sector.

i) Find capacity of the Hard disk.

$$\rightarrow \text{Capacity} = 8 \text{ Mega Byte}$$

$$= 4 * 64 * 128 * 256 \text{ bytes}$$

rotation per minute

ii) Disk is rotating at 3600 rpm. What is a data transfer rate?

$$\rightarrow \text{Data transfer rate} = \text{No. of Rotations/sec}$$

\* track capacity \*

No. of surfaces

$$= \frac{3600 \text{ rps}}{60} = 60 \text{ rotations per sec.}$$

$$\text{DTR} = \frac{\text{capacity}}{60 \times 128 \times 256 \times 4} = 4.5 \text{ MB/sec}$$

$$\text{iii) Average access time} = \text{Avg. rotational delay} \\ = 8.3 \text{ msec}$$

$$= \frac{8640}{2}$$

$$\text{Rotational latency} = \frac{1}{\frac{60}{\text{rotations/sec}}} \text{ sec.} = 16.67 \text{ msec}$$

$$\text{Average Rotational latency} = \left( \frac{16.67}{2} \right) = 8.3 \text{ msec}$$

## • Classification of Memory Systems.

(a)

### Volatile

- stored data is lost when the power is switched off

- ex CMOS static mem.  
CMOS dynamic memory

### Non-volatile

- stored data is retained even when the power is switched off

- ex ROM, Magnetic disk, CDROM / DVD

(b)

### Random-access

- R/w time is independent of the memory location being accessed.

### Direct / Sequential Access

- stored data can only be accessed sequentially in a particular order

Ex CMOS memory  
(RAM and ROM)

Ex Magnetic tape

- part of the access is sequential and part is random - direct access or semi-random access

(C)

ROM

RAM

- data is stored in permanent or semi-permanent.

- data written during manufacture or in the laboratory.

- Ex ROM, PROM, EPROM

- data access time is the same indep<sup>1</sup> of the location

- data once written are retained as long as power is on.
- used in main/cache mem.

- Ex SRAM, DRAM

Sol: 2 No. of tracks = 500

No. of sectors/track = 100

No. of bytes/sector = 500

Time taken by the head to move from one track to adjacent track = 1 ms

Rotation speed = 600 rpm =  $0.1 \text{ sec}$

taken

What is the avg. time for transferring 100 bytes from the disk?

→ Avg. time to transfer =

Avg. seek time + Avg. rotational delay  
+ Data transfer time.

- Now, Avg. seek time =  $\frac{\sum(0+1+2+\dots+499)}{500}$   
= [249.5 ms]

time taken to move from,

1st track to 1st track = 0 ms

1st track to 2nd track = 1 ms, 2 ms, 3 ms

- Avg. Rotational Delay =  $\frac{0.1}{2} = [50 \text{ ms}]$

Data transfer time :

In 1 track rotation we can read data  
on one track =  $100 * 500$   
= 50,000 B → tracks

Now, 50000 B → 0.1 sec

$$250 \text{ B} \rightarrow \frac{500 \times 0.1}{50,000} = [0.5 \text{ ms}]$$

∴ Therefore, ATT = 249.5 + 50 + 0.5  
= [300 ms]

Ex.

A hard disk has 63 sectors per track, 10 platters  
each with 2 recording surfaces and 1000  
cylinders. Address of the sector is given as  
a triple (c, h, s), where c = cylinder number,  
h = surface number, s = sector number. Thus, 0th  
sector is addressed as (0, 0, 0). The 1st sector as

$(0,0,1)$  and so on. the address  $\langle 400, 16, 29 \rangle$  corresponds to the sector number

$\langle 400, 16, 29 \rangle$  represents 400 cylinders are passed.  $(0-399)$  and thus, for each cylinder 20 surfaces ( $10$  platters  $\times 2$  surface each) and each cylinder has 63 sectors per surface.

Hence, we have passed  $0-399$

$= 400 \times 20 \times 63$  sectors + In 400th cylinder we have passed 16 surfaces  $(0-15)$  each of which again contains 63 sectors per cylinder so  $16 \times 63$  sectors + Now on the 16th surface we are on the 29th sector. so sector no.

$$= 400 \times 20 \times 63 + 16 \times 63 + 29$$

$$= \boxed{505037}$$

Ex Consider the data given in the previous question. The address of the 1039th sector is

→ 1 cylinder have  $63 \times 20 = 1260$  no of sectors  
 $\uparrow$   
 10 platters  $\times 2$  surfaces

Here,  $1260 > 1039 \rightarrow$  so it would be in 1st cylinder (cylinder no = 0)

Now, surface no. (head no)  $= \frac{1039}{63} = \boxed{16}$

sector no.  $= 1039 \% 63 = \boxed{31}$  sector no.

So, (C, h, S) = (0, 16, 31)

## • Characteristic / Types of Memory

### 1. Destructive Read out RAM.

- whenever Read op. is done with content of memory data will be lost, to return data, same them is copied in Buffer register & after reading it needs to write in that place.

### 2. Dynamic - data is stored as charges in capacitor, periodically dynamic RAM needs to be refreshed.

### 3. Volatile - temporary data.

- In Non-destructive RAM - we did not have to write after read operation.


- Access time ( $t_A$ ) - time which memory takes to receive request & give output is known as access time.

- Time bet<sup>n</sup> 2 successive read or 2 successive write operation is called cycle time ( $t_H$ ).

- cycle time & access time may not be same.


-  $t_A$  (Access time) is same as cycle time in static memory.

## RAM IC :



- LDA 2000, load into Ac.  
↳ memory read

\* WE - Write Enable Input  
when WE = 1 indicates it has to perform memory write.



WE = 0, read op.

\* OE - Output enable  
whenever data bus is ready to receive or send data.

OE = 0, Bus is not ready to receive or send data.


size of 8085 microprocessor =  $2^{16} = 64 \text{ KB}$

$$16 \text{ add. lines} \quad \frac{2^{10} \cdot 2^6}{R} \rightarrow 64$$

Que

I want to design 8085 uProc. using 4K x 8 memory.

- 16 add. lines  $\rightarrow$   $4K \times 8$  SC are required  
to make  $64KB$



que

OFFFH

$A_{15}-A_{12}$     $A_{11}-A_8$     $A_7-A_4$     $A_3-A_0$

→ ICo chip selected. → on this chip PPF mem location (last loc.)

Ques 1010 H.

$A_9 A_8 A_7 A_6 A_5 A_4 A_3 A_2 A_1 A_0$   
 $000 \quad 000 \quad 0 \quad 000 \quad 1 \quad 0000$

$\downarrow$   
IC<sub>1</sub> selected

$\downarrow$   
12 addresses in it  
is selected


Ques For 32 KB

$\hookrightarrow$  8 IC required

$\downarrow$   
3x8 decoder, 3 input  $[A_7 - A_5]$   
required


Ques 4K x 8 memory but require size = 16 bits

$\downarrow$   
8 bit word size.




1 column 2 tcs each of 8 bit word size  
 $= 8 + 8 = 16$  bit wordsize

Driver circuit to amplify signal.




1-D form of Arrangement  
of Memory.

2-D form of Arrangement of Memory.



Total =  $2^8 + 2^8 = 2^{16}$ , Drivers are required.

- 2-D form reduces no. of circuit required.
- It is recommended to use 2-D form.
- To increase the speed of memory.




wordsize = 16 bits

But databus is of 8 bits

so, databus first access the  
1<sup>st</sup> 8 bits And then other 8.

- To access 16 bits more size of proc. is required.

- Disadvantage: cost of circuit increase.



- B0 start executing, B1, B2, B3 are free.

- At same time, 2<sup>nd</sup> Address is placed at B1 which is free, processing speed increase.

(1) Assume that there are latency, it takes 1 clock cycle would be taken to reach the address from CPU to main memory, main memory access time = 15 clock cycle, transfer time 1 clock cycle from memory to CPU. Find time to catch 4 words without memory interleaving.

$$\rightarrow \text{1 word size} = 15 + 1 + 1$$

return  
B<sub>0</sub>

$$4 \text{ words} = 17 \times 4$$

$$= 68 \text{ clockcycle}$$

But using Memory Banks, in case of not using memory interleaving

$$\text{for } B_0 = 17$$

$$B_1 \rightarrow 15 + 1 = 16 \quad 16 \times 3 = 48$$

$$B_2 \rightarrow 15 + 1 = 16$$

$$B_3 \rightarrow 15 + 1 = 16$$

$$48 + 17 = 65 \text{ clock cycles}$$

$\rightarrow$  Using memory interleaving.

$$B_0 = 17$$

$$B_1 = 1$$


$$B_2 = 1$$

$$B_3 = 1$$

$$\text{Total} = 17 + 1 + 1 + 1 = 20 \text{ clock cycles}$$

B <sub>0</sub>	17	17+1	18+1	19+1
B <sub>1</sub>				
B <sub>2</sub>				
B <sub>3</sub>				

- Level - I memory nearest to memory (L1)
- cost per bit is very much less for higher order than lower order memory (L1)
- storage of lower level less than higher level memory
- Access time of lower level memory is less than that of higher level memory.



- Required data should be present in fastest memory (CM).
- whatever is present in MM is not present in CM.
- Hardware controller would take care of block transfer from MM to CM.
- In OS, we have memory management unit which would take transfer from SM to MM.

## Virtual Memory

- In assembly language, the data is stored in physical memory.
- User would find that it is having very vast memory.


- 10 programs running in processor (CPU)  
Then all 10 programs should be present in MM, processor only knows MM.
  - If size of prog. is too large, instead of placing all in MM at same time, that prog. is divided in no. of Blocks. One of the block place in MM, MM execute that Block (B1) & after executing, remove that Block, new Block is added in MM (B2), these B<sub>1</sub>, B<sub>2</sub>, ... Blocks needs to map in SM which forms virtual memory.
  - The address (Blocks) present in MM are physical address.
  - MM is build using dynamic RAM, requires period refreshing, CM is build using static RAM and it is nearer to processor, therefore CM is more faster than MM.
  - Prediction of Addresses : locality of reference
- | address | Instruction |                                                            |
|---------|-------------|------------------------------------------------------------|
| 1000    | MVI A,10    |                                                            |
| 1002    | MOV B,A     | → due to prediction                                        |
| 1003    | MVI C,10    | it assume that next inst <sup>n</sup> is at very next add. |
| 1004    | loop: DCR C |                                                            |
| 1007    | JNZ loop    |                                                            |

- That type of locality where it predicts that it needs to be placed at very next add. is called spatial locality

↳ consecutive inst<sup>n</sup> are placed at consecutive address

- For loops case, entire loops should be copied from higher (secondary) level to lower level (MM).

for loop



- In temporal locality, in case of loop, entire loops need to be locality

### Cost and Performance (Measure)

Assume, 2-level memory

$$\text{cost } C = \frac{c_1 s_1 + c_2 s_2}{s_1 + s_2}$$

where  $c_1$  = cost/bit of Memory M1

$s_1$  = storage capacity of M1

$c_2$  = cost/bit of M2

$s_2$  = storage capacity of NR.

→ Hit ratio : prob. of Reference word if it is present in physical memory

$$H = \frac{N_1}{N_1 + N_2}$$

where  $N_1$  = no. of references of M<sub>1</sub>

$N_2$  = no. of references of M<sub>2</sub>.

(word) in MM.

if it is not present it is miss.

$$\text{miss } M = 1 - H$$

max. Hit or miss is 1. (max. prob.)

→ Access time : time to access the content of memory

$$ta = Hta_1 + (1-H)ta_2 \quad (1)$$


Avg. access time

if word is present & H=1, then

$$ta = ta_1$$

if miss  $\rightarrow ta = ta_2$

$$(H=0)$$



copied whole block if it is not present in MM, which is required by CPU (by virtual add.)

Proc. always only knows MM. SM is like IO device. proc. does not know about SM.

$t_{a2} = \text{Block transfer time} + \text{Access time of MM}$

$$t_{a2} = t_B + t_{a1}$$

put into (1).

$$t_a = Ht_{a1} + (1-H)(t_B + t_{a1})$$

$$= Ht_{a1} + t_B + t_{a1} - Ht_B - Ht_{a1}$$

$$\therefore t_a = t_{a1} + (1-H)t_B$$

→ Access ratio  $r = \frac{t_{a2}}{t_{a1}}$

→ Access efficiency (How far it is from the avg. access time)

$$e = \frac{t_{a1}}{t_a}$$

$$= \frac{t_{a1}}{Ht_{a1} + (1-H)t_B}$$


$$= \frac{1}{H + (1-H)\frac{t_B}{t_{a1}}}$$

$$\therefore e = \frac{1}{r + (1-r)H}$$

→ Utilization factor  $U = \frac{\text{Useful space}}{\text{Total space}}$

$$U = \frac{S_U}{S}$$

SM.



once  $P_1$  is over  
it is removed  
from MM and  
another  $P_2$  is  
placed.

$P_1$  requires = 780,  $P_2$  = 550

- (1) space  $(P_1 - P_2)$  is wasted → this is known as 'fragment'

(anticipation)

- due to prediction if word is reused it would also copied next add. wth but ✓ it might possible that proc. don't require because of spacial locality. it so it wastes the space of MM. at that time no other block can use that space of MM.

- Instead of word by word copy. block by block copy is good.

② prediction may go wrong

③ part of the MM is utilized by system s/w so it can't be useful.

- Address translation

done by

1) - Programmer (Assembly lang. prog.)

- Requires when programmer writes prog in ALP.

- If we use kit, we have to provide starting add., opcode of inst<sup>n</sup>s.

2) Compiler

3) loader

4) Run the prog. (when we right recursion)

variable

fixed size blocks - is also known as pages.

variable size blocks - known as page fix frames

MM	SM	L same size	
Page 0	Pf 0	4KB	
Page 1	Pf 1	4KB	
Page 2	Pf 2	4KB	
	Pf 3	4KB	

MM partitioned into page frames, page can be accommodated in page frames.

Prog. 1		0	15	16	31	Pf 0	16 B.
virtual add.	→ Pg 0			Pg 1		Pf 1	
	Pg 1					Pf 2	physical add.
	Pg 2			Pg 0		Pf 3	of first byte
				Pg 2		Pf 4	of Pg 0
							add. ⇒ 48.

Page table: per proc one page table would be maintained.

(virtual)	:	(physical)	
Av	:	Ap	
0	:	3	physical add. = 48.
1	:	1	
2	:	4	
pages		page frames	

virtual add. = 1 ⇒ physical add. = 49.

virtual add. = 0 ⇒ physical add. = 48.

$c_i = 1$  if latency  $i$  causes collision for forbidden  
 $c_i = 0$  if latency  $i$  causes collision for permissible  
 $m = \text{Max. forbidden latency.}$

DATE:

PAGE:

	Av	Ap	copy bit 1 - if it modified in SMM otherwise 0.	Permission (r/w) access (execute)	Present bit whether pg is present or not in MM
In.					

[Nextbook]

- Collision - An attempt by two or more initiation to use the same pipeline stage at the same time is called collision.
- Some latencies cause collision and some does not.

eg

	1	2	3	4	5	6	7
$y_1$			$y_2$		$y_1$		
$y_2$				$y_1$		$y_2$	

$y_1$ : first initiation  
 $y_2$ : second initiation

Forbidden latency  $\rightarrow$  latency = 2. collision.

2 types of latencies i) Forbidden latency  $\rightarrow$  cause collision.  
 ii) Permissible.

collision doesn't occur.

$\Rightarrow$  To calculate forbidden latency. ( $c_{y_1}$ ).

$s_1 : \{4\}$  // diff. bet<sup>2</sup> two checkmarks (5-1)

$s_2 : -$

$\{1, 0, 1, 0\} \quad s_3 : \{2, 4\} \leftarrow$  Forbidden latency.

$C_4 C_3 C_2 C_1 \rightarrow$  Permissible latency =  $\{1, 3, 5, 6\}$ . // collision doesn't occur.