

sessional-IIIPipeline Hazard

- 3 types of Hazard. (i) Structural
(ii) Data
(iii) Control

Que

	1	2	3	4	5	6	7	8
ADD R ₂ , R ₁ , R ₀	IF	ID	EX	WB				
MUL R ₄ , R ₃ , R ₂		IF	ID	EX	EX	EX	WB	
SUB R ₆ , R ₅ , R ₄			IF	ID			EX	WB

clock cycle = 8

Que

$$3 \text{ stages} = (8-1) = 2$$

total no. of clock cycles

$$= 10^9 + (2 \times 0.2 \times 10^9)$$

$$= 1.4 \times 10^9$$

$$\frac{1}{1 \text{ GHz}} = 1 \text{ ns}$$

$$\text{Execution time} = 1.4 \times 10^9 \times 10^{-9} \text{ s}$$

$$= 1.4$$

QueRAW \rightarrow 4, WAR \rightarrow 2, WAW \rightarrow 2

	1	2	3	4	5	6	7	8	9	10	11	12
ADD	IF	ID	EX	WB								
MUL		IF	ID	EX	EX	EX	WB					
SUB			IF	ID		EX	WB					
DIV				IF	ID							
STORE												



Ques

pipeline the max. speed up = 5.

% of uncondⁿ branches = 5%.

condⁿ = 15%.

80% of condⁿ branches are taken.

no. of instructions = n which take 1 cycle each to complete.

find % of loss of speed up due to branches?

(Branch taken = 3^{cycle} delay)

not taken: 2 delay)

→ pipeline = n instructions (delay).

for uncondⁿ branches = $0.05n \times 3$.

condⁿ = $0.15 \times 0.8 \times 3$ // condⁿ taken

= $0.15 \times 0.2 \times 2$ // not taken

total = $1.57n$

speed up

loss of speed up due to branches

= $\frac{5}{1.57} = 3.18$

% = $\frac{5 - 3.18}{5} \times 100 = 36.4\%$

Ques

5% uncondⁿ jumps

15% condⁿ jumps, 80% condⁿ jumps are taken

detect branching in 2nd stage.

branch is taken → reduced delay to 1 cycle

not taken → zero cycle

// always take 1.

$$\begin{aligned}
 &\rightarrow 1 \\
 &+ 0.05 \times 1 \\
 &+ 0.15 \times 0.8 \times 1 \\
 &+ 0.15 \times 0.2 \times 0 \\
 &\hline
 &1.17
 \end{aligned}$$

$$\text{speed up} = \frac{5}{1.17} = \boxed{4.27}$$

$$\text{loss of speed up} = \frac{5 - 4.18}{5} \times 100 = \boxed{14.6\%}$$

$$\text{Improvement from prev.} = 86.4 - 14.6 = \boxed{21.8\%}$$

Que pipeline having 4 phases with duration 60, 50, 90, 80 ns. Given latch delay is 10 ns.

$$1) \quad 90 + 10 = 100$$

$$2) \quad 280$$

$$3) \quad \frac{280}{100} = 2.8$$

$$4) \quad 1000 \times 100$$

$$4 + (4-1)899$$

$$5) \quad 1000 \times 280$$

$$6) \quad 1000$$

time for 1 unit

7. System Organization

DATE: _____

PAGE: _____



→ OS + CPU + Input-output device ⇒ System organization

(IMP) → IO Buses :
① SCSI
② ISA
③ PCI

(IMP) Interconnection structures (comparison table) $c, e, f \leftarrow$ Homogeneous (degree of a node is same for all nodes)

(IMP) Bus arbitration schemes

(IMP) How does IO devices communicate with main memory?
→ ① Programmed IO
② DMA
③ Interrupt
④ IO proc

→ 8085 MPC → IO mapped IO

* Prog to r/p a block of data from an IO device (8085)

Mem. loc. → 0010H

Total bytes → 100H

→
LXI H, 0010H
loop: IN 07H ← post inc
MOV M, A
INX H
DCR C
JNZ loop
LXI H, 0010H
MVI B, 64H
MVI C, 07H
INIR
(Input, Index, Repeat)



IMP

Circuitry required for direct Memory Access (DMA). → explain components.

IMP

ways for data transfer in DMA (3 ways)

—

Interrupts mask register — we do manually null so that it can't interrupt the CPU.

IMP

Basic IO Proc. & CPU. Fig. 7.45

Ex. 1.

transferring 1 8-bit character in 1 CPU cycle.
Consider a 2 MHz proc. If 0.5% proc. cycles are used for DMA the data transfer rate of the device in — bits per sec.

→ 2 MHz proc. — 2×10^6 cycles per second.

$$= 0.0005 \times 2 \times 10^6 = 10000$$


$$= 8 \text{ bits} = 8 \times 10000 = \boxed{80000}$$

Ex. 2

size = 16 bits $\Rightarrow 2^{16} \Rightarrow 64 \text{ KB}$ size of DC
file size = 29,154 kilobytes

$$\text{Ans} = \frac{29154}{64} = 455.5 = \boxed{456}$$

collision vector is a m -bit binary vector.
 collision vector C
 that can be obtained from the combined set of
 permissible and forbidden latency..



Non-linear : Contains feedback & feed forward operation.

Space-time diagram :

	1	2	3	4	5	6	← Clock
S1	Y				Y		
S2			Y				
S3		Y		Y		Y	

It shows utilization of diff. stages for path: stage 1-3-2-3-1-3.

The utilization pattern of successive stages in a pipeline is represented by a reservation table

(function)
 Evaluation time of Y = total no. of clock units in the table

eg evaluation time of Y is 6

latency - An initiation refers to the start of a single function evaluation.

The no. of clock cycles betⁿ two initiations of a pipeline is the latency betⁿ them. → latency


$C_i = 1$ if latency i causes collision for permissible.
 $C_i = 0$ if latency i causes collision for forbidden latency.
 $m = \text{max. forbidden latency.}$

DATE: _____
 PAGE: _____

	A_v	A_p	copy bit 1 - if it modified in MM otherwise 0	Permission (r/w) access (execute.)	Present bit whether pg. is present or not in MM.
In.					

Next book

- Collision - An attempt by two or more initiation to use the same pipeline stage at the same time is called collision.
- Some latencies cause collision and some does not.



Forbidden latency. \rightarrow latency = 2. collision.

2 types of latencies: i) Forbidden latency \rightarrow cause collision.
 ii) Permissible \rightarrow collision doesn't occur.

\Rightarrow To calculate forbidden latency. (for y_1).

Collision vectors: $s_1: \{4\}$ // diff. bet two checkmarks (5-1)
 $s_2: -$
 $s_3: \{2, 4\} \leftarrow$ Forbidden latency.
 \rightarrow Permissible latency = $\{1, 3, 5, 6\}$ // collision doesn't occur.

Initial Collision vectors: $\langle 1 \ 0 \ 1 \ 0 \rangle$
 $C_4 \ C_3 \ C_2 \ C_1$