SystemVerilog component lib
-
Add documentation for
- axi checker
- axi dump gen
- axi memory writer
- axi mm perf counter
- axis uart bridge
- axis fir filter
-
Fix issue with fir filter accumulator synthesizes to LUT&FF, but should in DSP
-
Add coefficients load interface for fir filter