

Microelectronic Systems

DLX Microprocessor: Design & Development Final Project Report

Master degree in Computer Engineering Master degree in Electronics Engineering

Referents: Prof. Mariagrazia Graziano, Giovanna Turvani

Authors: group_16

Battilana Matteo, La Greca Salvatore Gabriele, Pollo Giovanni

Feature

- Frequency - Slack - Area - Ecc

 $Grandes\ nacelles:$

- Nacelle A318 PW
- \bullet Inverseur A320 CFM
- Inverseur A340 CFM
- Nacelle A340 TRENT
- Inverseur A330 TRENT
- $\bullet\,$ Nacelles A380 TRENT900
- Nacelles A380 GP7200

Petites nacelles:

- Nacelle SAAB2000
- Inverseur DC8
- Inverseur CF34-8
- Inverseur BR710
- Nacelle F7X

Contents

F€	Feature			i
1	1 Introduction			1
	1.1 Abstract	 	 	 1
	1.2 Workflow	 	 	 1
2	2 Hardware Architecture			2
	2.1 Overview	 	 	 2
	2.2 Pipeline Stages	 	 	 3
	2.3 Control Unit	 	 	 3
	2.4 Memory Interface			3
	2.5 Instruction Set	 	 	 3
3	3 Fetch Stage			4
	3.1 Instruction Register	 	 	 4
	3.2 Program Counter	 	 	 4
	3.3 Jump and Branch Management			4
4	4 Decode Stage			5
	4.1 Instruction Decode	 	 	 5
	4.2 Register File and Windowing	 	 	 5
	4.3 Hazard Control	 	 	 5
	4.4 Comparator	 	 	 5
	4.5 Jump and Branch decision	 	 	 5
	$4.6 {\rm Next\ Program\ Counter\ computation} .$	 	 	 5
5	5 Execute Stage			6
	5.1 ALU: Arithmetic Logic Unit	 	 	 6
	5.1.1 Adder	 	 	 6
	5.1.2 Multiplier	 	 	 6
	5.1.3 Logic Operands	 	 	 6
	5.1.4 Shifting	 	 	 7
	5.2 Set-Like Operations unit	 	 	 7
6	3			8
	6.1 Load-Store Unit	 	 	 8
	6.2 Address Mask Unit	 	 	 8
7	7 Write Back Stage			a

8	ng and Verification
	Test Benches
	Simulation
	Post Synthesis Simulation
9	ical Design
	Synthesis
	Place and Route

Listings

Introduction

1.1 Abstract

1.2 Workflow

- Workflow used - git / github / pair programming

Hardware Architecture

2.1 Overview

This DLX is a 32-bit RISC processor with a five-stage pipeline.

The external interface is made mainly for memories connection (IRAM, DRAM and a DRAM for the Register File), and for the Clock and Reset signals. Inside we find the following blocks:

- Control Unit: it receives the fetched instruction from the IR register and starts to output the correct control signals towards all the pipeline stages. Moreover, it receives status signals from all other units about their working status like the comparator result (for branch decision), the status about possible hazards in the pipeline, Register File's Push & Pop operations under execution, and all the memories readiness. It's in charge of controling the entire pipeline and stop it in case of hazards or other situations that requires a stall.
- Decode Unit: part of the decode stage, it is in charge of keeping the status about all registers under use (for further hazard controls), computation of the new Program Counter (given a Jump or not), data comparison (for branches) and, the most important thing, the operation decode with the dispatch of all the operands towards the right ports of the DataPath.
- DataPath: the computational core of the processor. Made of 4 pipeline stages (Instruction Decode, Execution, Memory, Write Back) contains all the units capable of doing computation. In particular, we have the Register File (that manages all the registers of the core), the Arithmetic Logic Unit, the Load-Store Unit for data memory management, and other units useful for the correct operation of everything.
- IR and PC: two registers the compose the Instruction Fetch stage of the pipeline, they are in charge of keeping in memory the current instruction under execution and the address for the next instruction to execute, respectively.




Figure 2.1: Schematic of the DLX

- 2.2 Pipeline Stages
- 2.3 Control Unit
- 2.4 Memory Interface
- 2.5 Instruction Set

Fetch Stage

- 3.1 Instruction Register
- 3.2 Program Counter
- 3.3 Jump and Branch Management

Decode Stage

- 4.1 Instruction Decode
- 4.2 Register File and Windowing
- 4.3 Hazard Control
- 4.4 Comparator
- Unsigned things
- 4.5 Jump and Branch decision
- 4.6 Next Program Counter computation

Execute Stage

5.1 ALU: Arithmetic Logic Unit

- 5.1.1 Adder
- 5.1.2 Multiplier

5.1.3 Logic Operands

The basic and most simple implementation of a logic unit is based on single logic gates on N bits whose outputs are muxed, in order to generate the correct output. The problem with this solution is that the number of input signals to the multiplexer is extremely high; this implementation does not only suffer from the point of view of the delay but, since each logic function is implemented with a specific gate, the total area is huge.

In order to overcome the problems highlighted before, a more compact implementation has been chosen: the T2 logic unit.

This logic unit allows to perform AND, NAND, OR, NOR, XOR and XNOR using only 5 NAND gates, on two levels, and 4 selection signals. The schematic is the one in figure 5.1.

In order to compute one of the logical instructions, the select signals are properly activated as follow:

For example, in order to generate the AND logical operation, we have to select $S_3=1$, so that $out=R_1\cdot R_2$; on the other hand, if we need NAND $S_0=S_1=S_2=1$ and $S_3=0$, so that $out=\overline{R_1}\cdot \overline{R_2}+\overline{R_1}\cdot R_2+R_1\cdot \overline{R_2}=\overline{R_1}\cdot \overline{R_2}$ that using the De Morgan law $out=\overline{R_1}\cdot \overline{R_2}$. This allows to obtain the best performances also because all paths work in parallel, compacting the area and the delay.




Figure 5.1: Logic unit

5.1.4 Shifting

5.2 Set-Like Operations unit

- setcmp

Memory Stage

- 6.1 Load-Store Unit
- Unsigned things
- 6.2 Address Mask Unit

Write Back Stage

Mux selects from Memory Output (LoadStore Unit) or ALU output. Signal to enable register file write. Registers to delay the write register address

Testing and Verification

- 8.1 Test Benches
- 8.2 Simulation
- 8.3 Post Synthesis Simulation

Physical Design

- 9.1 Synthesis
- 9.2 Place and Route

Conclusions