



Spiegazione

The control word is expressed on 19 bits. Here is the explanation bit a bit starting from the most significant one:

- **PIPLIN\_IF\_EN**: This signal enables the fetch stage of the pipeline
- **PC\_EN**: This signal enables the program counter
- **JUMP\_EN**: This signal is set to 1 when there is a jump instrcutio**n** (J, JAL, BNEZ, BEQZ)
- **RF\_RD1\_EN**: This signal enables the first read port of the register file
- **RF\_RD2\_EN**: This signal enables the first read port of the register file
- **PIPLIN\_ID\_EN**: This signal enables the decode stage of the pipeline
- **MUXA\_SEL**: This signal is the selector of the top multiplexer
- **MUXB\_SEL**: This signal is the selector of the bottom multiplexer
- **ALU\_OPCODE (5 bits)**: This signal decide the operation that the ALU need to perform
- **DRAM\_WE**: This signal enables writing on the DRAM
- **DRAM\_RE**: This signal enables reading the DRAM
- **PIPLIN\_MEM\_EN**: This signals enable the memory stage of the pipeline
- **WB\_MUX\_SEL**: This signals is the selector of the last multiplexer
- **PIPLIN\_WB\_EN**: This signal enables the write back stage of the pipeline