# MAKE IT SO

TD-talk by Mads Johansen

# 21. February 2019

### WHAT IS MAKE?

A build tool that performs tasks according to rules in a Makefile.

- 1. Simple
- 2. Versatile
- 3. Ubiquitous

#### Common use case:

creating artifacts (files) with the minimum amount of work

## The anatomy of a Makefile

- Rules
- Macros (also used as variables)
- Comments
- Directives (conditionals, including other Makefiles, etc)





```
$ make
>>> creating eggs...
touch eggs
>>> creating sugar...
touch sugar
>>> ready to create cake
ls
eggs Makefile sugar
touch cake
>>> have a chocolate bar!
$ ls
cake eggs Makefile sugar
$ make
make: 'cake' is up to date.
```

## Our case study

#### Hello function and accompanying header

```
<stdio.h>
'hello.h"
                                                         #ifndef __HELLO_H
                                                         #define __HELLO_H
o(char *name)
                                                         void hello(char *name);
 == NULL) name = "world";
"Hello, %s!\n", name);
                                                         #endif
```

## file

```
Main #include <stdio.h>
          #include "hello.h"
          int main(int argc, char** argv)
            hello(NULL);
           // Greet the commandline arguments in reverse order
            while(argc-- > 1)
              hello(argv[argc]);
            return 0;
```

```
1. hello: main.o hello.o
2.    gcc -Wall main.o hello.o -o hello
3.
4. main.o: main.c hello.h
5.    gcc -Wall -c main.c -o main.o
6.
7. hello.o: hello.c hello.h
8.    gcc -Wall -c hello.c -o hello.o
9.
10. clean:
11    rm -f * o hello
```

# PREDEFINED VARIABLES

- \$@ Name of target
- \$< The first prerequisite</p>
- \$^ All prerequisites
- \$? All newer prerequisites
- ... and more!
- \$(CC) The C compiler (defaults to cc)
- \$(CFLAGS) Flags for CC (empty by default)
- \$(RM) The command used to remove files
- ... and more, mostly outdated!

## NOW GO make A DIFFERENCE

You have the power