Final UVM Project

Part (3)-SPI-Wrapper& RAM-Environments:


1. Verification plan

- a)Reset functionality should clear the flag, counter, rx_valid and MISO.
- b)Check Starting communication phase when SS n gets low.
- c) Testing next state choice after current state is check command according to flag & MOSI.
- d) Verify the serial to parallel conversion operation after 10 clock cycles after its start.
- e)Checking the address is updated after the rx_valid is asserted in WRITE and READ ADD cases.
- f) Verifying the Read data process.
- g)Check End communication transition when master makes SS_n high
- h)Making sure the RAM inside the wrapper is tested completely, that every address is written in and read from.
- i) Testing reset behavior and regular functionality (word only, read only, write and read).

UVM Structure:

Note:

- In stimulus generation the word (in 11 or 18 clock cycles) sent to the wrapper by the master is randomized only once then in the driver class the MOSI is assigned from this word one by one each negative edge of the clock.
- In Scoreboard, checking output takes
 place only in READ_DATA case where
 the MISO is collected in a variable
 called word_rec then it is compared at
 the end with the word expected.
- The agent of the RAM environment is passive so it won't drive the ram but the ram virtual interface is updated from the output signals from the spislave.



2. Coverage reports:

Code coverage:

```
Enabled Coverage
                     Bins Hits Misses Coverage
                                 -----
  -----
                      ----
                            ____
                                    0 100.00%
  Branches
Branch Coverage for instance /\top#DUT /spislave/shift req
      Item
                           Count Source
 File sipo.v
  -----IF Branch------
                          1298029 Count coming in to IF
                          1198154
                                  if(!SS n)
                           99875 All False Count
Branch totals: 2 hits of 2 branches = 100.00%
Statement Coverage:
                     Bins Hits Misses Coverage
  Enabled Coverage
  -----
                      ----
                            ----
                                    0 100.00%
  Statements
Statement Coverage for instance /\top#DUT /spislave/shift reg --
                            Count
  Line
          Item
                                  Source
 File sipo.v
                                  module SIPO (clk, SS n , MOSI,
rx data);
  2
                                  input clk, MOSI, SS n;
  3
                                  output [9:0] rx data;
                                  reg [9:0] tmp;
  5
            1
                          1298029
                                   always @(posedge clk)
                                   begin
                                    if(!SS n)
                          1198154
                                    tmp = \{tmp[8:0], MOSI\};
Toggle Coverage:
                     Bins Hits Misses Coverage
  Enabled Coverage
                                 _____
  _____
                      ____
                            ____
                       46
                                   0 100.00%
                             46
  Toggles
Toggle Coverage for instance /\top#DUT /spislave/shift reg --
                              Node 1H \rightarrow 0L 0L \rightarrow 1H
"Coverage"
                              _____
______
                                       1
                             MOSI
                                              1
100.00
```

```
SS_n
100.00
                              clk
                                       1
100.00
                        rx data[0-9]
                                       1
100.00
                           tmp[9-0]
                                       1
100.00
Total Node Count
                   23
Toggled Node Count =
Untoggled Node Count =
           = 100.00% (46 of 46 bins)
Toggle Coverage
______
=== Instance: /\top#DUT /spislave/counter
=== Design Unit: work.up counter
_______
Branch Coverage:
  Enabled Coverage
                     Bins Hits Misses Coverage
                            ----
                     ----
                                 -----
  Branches
                       2
                             2
                                    0 100.00%
Branch Coverage for instance /\top#DUT /spislave/counter
          Item
  Line
                           Count Source
 File counter.v
    ------
                         1599076 Count coming in to IF
                          316349 if(~rst_n||counter_up==4'd10)
1282727 else
            1
  6
Branch totals: 2 hits of 2 branches = 100.00%
Condition Coverage:
  Enabled Coverage
                     Bins Covered Misses Coverage
                                 -----
  -----
                     ----
                       2
                             2
                                    0 100.00%
  Conditions
Condition Coverage for instance /\top#DUT /spislave/counter --
 File counter.v
-----Focused Condition View-----
      6 Item 1 (~rst n || (counter up == 10))
Condition totals: 2 of 2 input terms covered = 100.00%
      Input Term Covered Reason for no coverage Hint
         rst n
                  Y
 (counter up == 10)
                Y
```

```
Hits FEC Target
                              Non-masking condition(s)
   Rows:
 -------
           1 rst n 0
 Row 1:
 Row 2:
            1 rst n 1
                              ~(counter up == 10)
 Row 3:
             1 (counter up == 10) 0 rst n
            1 (counter up == 10) 1 rst n
 Row 4:
Statement Coverage:
  Enabled Coverage
                      Bins Hits Misses Coverage
                       ____
                              ____
                                   _____
                               3
                                     0 100.00%
  Statements
Statement Coverage for instance /\top#DUT /spislave/counter --
  Line
          Item
                             Count
                                   Source
           ----
                             ____
                                    _____
 File counter.v
                                    module up counter(input clk,
rst n, output[3:0] counter);
                                    reg [3:0] counter up;
  3
                           1599076 always @(posedge clk or
  4
negedge rst_n)
                                    begin
  6
                                    if(~rst n||counter up==4'd10)
                            316349
                                    counter up <= 4'd0;
                                    else
                        1282727 counter_up <= counter_up +
4'd1;
Toggle Coverage:
  Enabled Coverage
                      Bins Hits Misses Coverage
  _____
                       ____
                        20
                              20
                                    0 100.00%
  Toggles
Toggle Coverage for instance /\top#DUT /spislave/counter --
                               Node 1H \rightarrow 0L 0L \rightarrow 1H
"Coverage"
                               _____
_____
                                clk
                                         1
100.00
                         counter[0-3]
                                         1
100.00
                       counter up[3-0]
                                         1
100.00
                                         1
                              rst n
100.00
```

```
Total Node Count =
                 10
Toggled Node Count =
                   10
Untoggled Node Count =
Toggle Coverage = 100.00% (20 of 20 bins)
______
=== Instance: /\top#DUT /spislave/shift regII
=== Design Unit: work.PISO
______
Branch Coverage:
  Enabled Coverage
                     Bins Hits Misses Coverage
  -----
                           ----
                                   0 100.00%
  Branches
Branch Coverage for instance /\top#DUT /spislave/shift regII
  Line Item
                          Count
                                 Source
                           ----
 File piso.v
-----IF Branch-----
                          1405058 Count coming in to IF
403389 if (tx_valid) begin
1001669 All False Count
  11
  11
            1
Branch totals: 2 hits of 2 branches = 100.00%
-----IF Branch------
                          403389 Count coming in to IF
  12
                           55466
            1
  12
                                      if (counter==0)
                          347923
  14
                                      else begin
Branch totals: 2 hits of 2 branches = 100.00%
Condition Coverage:
  Enabled Coverage
                    Bins Covered Misses Coverage
                                 _____
                     ____
                          ____
  _____
                             1
                                  0 100.00%
  Conditions
                       1
Condition Coverage for instance /\top#DUT /spislave/shift regII --
 File piso.v
-----Focused Condition View-----
Line 12 \text{ Item} \quad 1 \quad (\text{counter} == 0)
Condition totals: 1 of 1 input term covered = 100.00%
   Input Term Covered Reason for no coverage Hint
   _____
 (counter == 0)
   Rows: Hits FEC Target
                           Non-masking condition(s)
_____
              _____
 Row 1: 1 (counter == 0) 0 -
```

```
Row
              1 (counter == 0) 1 -
Statement Coverage:
                        Bins Hits Misses Coverage
  Enabled Coverage
   -----
                                 4
                          4
                                         0 100.00%
  Statements
Statement Coverage for instance /\top#DUT /spislave/shift regII --
  Line
           Item
                               Count
                                      Source
  ____
           ----
                               ____
 File piso.v
                                       module
PISO(clk, tx valid, counter, tx data, dout);
   3
                                       output reg dout;
   4
                                       input [7:0] tx data;
  5
                                       input clk ;
                                       input tx valid ;
  7
                                       input [3:0] counter;
  8
                                       reg [7:0]temp;
  9
  10
                              1405058
              1
                                       always @ (posedge clk) begin
  11
                                       if (tx_valid) begin
  12
                                             if (counter==0)
  13
                               55466
                                                  temp <=
              1
tx data;
  14
                                             else begin
  15
                               347923
                                                  dout <=
temp[7];
                              347923
  16
                                                   temp <=
{temp[6:0],1'b0};
Toggle Coverage:
                             Hits Misses Coverage
  Enabled Coverage
                        Bins
                         ----
  -----
                               ----
  Toggles
                          46
                                 46
                                         0 100.00%
Toggle Coverage for instance /\top#DUT /spislave/shift regII --
                                        1H->0L 0L->1H
                                  Node
"Coverage"
_____
                                            1
                                  clk
100.00
                           counter[0-3]
                                            1
100.00
                                            1
                                  dout
100.00
```

```
temp[7-0]
100.00
                        tx data[0-7]
                                       1
100.00
                           tx valid
                                       1
100.00
Total Node Count
Toggled Node Count
Untoggled Node Count =
          = 100.00% (46 of 46 bins)
Toggle Coverage
______
=== Instance: /\top#DUT /spislave
=== Design Unit: work.SPI
______
Branch Coverage:
  Enabled Coverage
                     Bins Hits Misses Coverage
                     ----
  -----
                           ----
                       36
                             35
                                    1
  Branches
                                       97.22%
Branch Coverage for instance /\top#DUT /spislave
  Line
                           Count
          Item
                                 Source
          ____
                           ____
                                  _____
 File SPI under test.sv
      __ _
-------
                                Count coming in to IF
  29
                           399878
  29
             1
                             378
                                 if (~rst n)
                           399500
                                  else
Branch totals: 2 hits of 2 branches = 100.00%
-----CASE Branch-----
  36
                           949640 Count coming in to CASE
  37
            1
                           200553
                                 IDLE:begin
  46
                           99875
                                  CHK CMD:
  58
             1
                           433204
                                   WRITE:
  64
            1
                           116504
                                   READ ADD:
Branch totals: 5 hits of 5 branches = 100.00%
 -----IF Branch-----
                           200553 Count coming in to IF
  38
                             803
  38
            1
                                  if(!rst n)
                           199750 All False Count
Branch totals: 2 hits of 2 branches = 100.00%
-----IF Branch------
  40
                           200553
                                 Count coming in to IF
  40
            1
                           100552
                                    if(SS n==0) begin
                           100001
  43
             1
                                    else
Branch totals: 2 hits of 2 branches = 100.00%
```

```
-----IF Branch------
                            99875 Count coming in to IF 
***0*** if(SS n==1)
  47
             1
                             66652
  49
                                      else if (SS n==0\&\&MOSI==0)
                              16639 else if
(SS_n==0\&\&MOSI==1\&\&flag==0) begin
1 16584 else begin
Branch totals: 3 hits of 4 branches = 75.00%
  -----IF Branch------
                             Count coming in to IF if (SS_n==1) begin
  59
  59
             1
                             366552
                                      else
Branch totals: 2 hits of 2 branches = 100.00%
     116504 Count coming in to IF
16639 if(SS_n==1) begin
99865 else
  65
  65
       1
  69
Branch totals: 2 hits of 2 branches = 100.00%
99504 Count coming in to IF
16584 if(SS_n==1)
  73
                                    if(SS_n==1)
else
  73
                              82920
Branch totals: 2 hits of 2 branches = 100.00%
    -----IF Branch-----
                      1499326 Count coming in to IF
1943 if(!rst_n)
1497383 else
             1
  81
  87 1
Branch totals: 2 hits of 2 branches = 100.00%
  -----IF Branch------
                         1497383 Count coming in to IF
99875 if (ns==CHK_CMD) begin//THE
  89
89 CONDITIONING MUST BE ON THE ns not cs
1 1397508 else
             1
  89
Branch totals: 2 hits of 2 branches = 100.00%
94
                            1497383 Count coming in to IF
  94
                             99875
                                    if(cs==IDLE)
             1
                            1397508 All False Count
Branch totals: 2 hits of 2 branches = 100.00%
 -----IF Branch-----
                           1497383 Count coming in to IF
  96
            1
                            832910
                                    if
(((cs==WRITE)||(cs==READ ADD))&&(!SS n)) begin
                              83291 else if
((cs==WRITE||cs==READ ADD)&&SS n==1) begin
                           364848 else if
(cs==READ DATA&&SS n==0) begin
```

```
115
                           16584 else if
(cs==READ DATA&&SS n==1) begin
                            199750 All False Count
Branch totals: 5 hits of 5 branches = 100.00%
97
                            832910 Count coming in to IF
  97
                            83291
                                   if (counter out == 4'd9 &&
(g==0)) begin
                            749619 All False Count
Branch totals: 2 hits of 2 branches = 100.00%
-----IF Branch------
                            364848 Count coming in to IF
16584 if (counter_out == 4'd9
  108
             1
  108
\&\&(g==0)) begin
                            348264 All False Count
Branch totals: 2 hits of 2 branches = 100.00%
Condition Coverage:
                      Bins Covered Misses Coverage
  Enabled Coverage
  _____
                       ----
                                   -----
                        21 15 6 71.42%
  Conditions
Condition Coverage for instance /\top#DUT /spislave --
File SPI under test.sv
-----Focused Condition View-----
Line 49 Item 1 (SS_n \sim| MOSI)
Condition totals: 1 of 2 input terms covered = 50.00%
Input Term Covered Reason for no coverage Hint
SS_n N '_1' not hit MOSI Y
                                Hit ' 1'
  Rows: Hits FEC Target
                             Non-masking condition(s)
______
 Row 1: 1 SS_n_0
Row 2: ***0*** SS_n_1
                              ~MOSI
                              ~MOSI
 Row 3: 1 MOSI_0
Row 4: 1 MOSI_1
                              ~SS n
                              ~SS n
-----Focused Condition View-----
Line 51 Item 1 ((~SS n && MOSI) && ~flag)
Condition totals: 1 of 3 input terms covered = 33.33%
Input Term Covered Reason for no coverage Hint
______ ____
           N '_1' not hit
N '_0' not hit
                                Hit ' 1'
     SS n
                                Hit ' 0'
     MOSI
             Y
     flag
```

```
Rows: Hits FEC Target
                               Non-masking condition(s)
 ----- ----- -----
 Row 1: 1 SS_n_0
Row 2: ***0*** SS_n_1
           1 SS_n_0
                               (~flag && MOSI)
 Row 3: ***0*** MOSI_0
Row 4: 1 MOSI_1
                                ~SS n
                                (~flag && ~SS n)
 Row 5:
             1 flag 0
                                (~SS n && MOSI)
 Row 6:
             1 flag 1
                                (~SS n && MOSI)
-----Focused Condition View-----
Line 89 \text{ Item} 1 \text{ (ns == CHK CMD)}
Condition totals: 1 of 1 input term covered = 100.00%
    Input Term Covered Reason for no coverage Hint
    _____
 (ns == CHK CMD)
  Rows: Hits FEC Target Non-masking condition(s)
 ----- ----- -----
 Row 1: 1 (ns == CHK CMD) 0
 Row 2:
             1 (ns == CHK CMD) 1
-----Focused Condition View-----
Line 94 \text{ Item} 1 \text{ (cs == IDLE)}
Condition totals: 1 of 1 input term covered = 100.00%
  Input Term Covered Reason for no coverage Hint
  (cs == IDLE)
  Rows: Hits FEC Target Non-masking condition(s)
 Row 1: 1 (cs == IDLE) 0
 Row 2:
             1 \quad (cs == IDLE) 1
-----Focused Condition View-----
Line 96 Item 1 (((cs == WRITE) || (cs == READ_ADD)) && ~SS_n)
Condition totals: 3 of 3 input terms covered = 100.00%
    Input Term Covered Reason for no coverage Hint
    (cs == WRITE)
 (cs == READ ADD)
         SS n
  Rows: Hits FEC Target Non-masking condition(s)
 -------
          1 (cs == WRITE)_0 ~(cs == READ_ADD)
1 (cs == WRITE)_1 ~SS_n
 Row 1:
 Row 2:
 Row 3:
Row 4:
             1 (cs == READ ADD) 0 \sim (cs == WRITE)
             1 (cs == READ_ADD)_1 (\simSS_n && \sim(cs == WRITE))
                          ((cs == WRITE) || (cs == READ_ADD))
 Row 5:
             1 SS n 0
 Row 6:
             1 SS n 1
                                ((cs == WRITE) || (cs == READ ADD))
-----Focused Condition View-----
Line 97 Item 1 ((counter_out == 9) && ~g)
```

```
Condition totals: 1 of 2 input terms covered = 50.00%
       Input Term Covered Reason for no coverage Hint
      (counter_out == 9) Y
                     N ' 1' not hit
                                           Hit ' 1'
             g
                           Non-masking condition(s)
  Rows:
           Hits FEC Target
 ______ ____
          1 (counter_out == 9)_0 -
 Row 1:
 Row 2:
              1 (counter out == 9) 1 \sim g
          1 g_0
 Row 3: 1 g_0
Row 4: ***0*** g_1
                                  (counter out == 9)
                                  (counter out == 9)
-----Focused Condition View-----
Line 103 Item 1 (((cs == WRITE) || (cs == READ ADD)) && SS n)
Condition totals: 2 of 3 input terms covered = 66.66%
     Input Term Covered Reason for no coverage Hint
     ______
                   Y
   (cs == WRITE)
                   Y
 (cs == READ ADD)
         D_ADD) r
SS_n N '_0' not hit
                                         Hit ' 0'
  Rows: Hits FEC Target Non-masking condition(s)
_____
            1 (cs == WRITE)_0 ~ (cs == READ_ADD)
1 (cs == WRITE)_1 SS_n
 Row 1:
           1 (cs == WRITE) 1 SS_n
1 (cs == READ_ADD) 0 ~(cs == WRITE)
1 (cs == READ_ADD) 1 (SS_n && ~(cs == WRITE))

***0*** SS n 0 ((cs == WRITE) || (cs ==
 Row 2:
 Row 2:
Row 3:
Row 4:
 Row 5: ***0*** SS_n_0
Row 6: 1 SS_n_1
                                  ((cs == WRITE) || (cs == READ ADD))
                                 ((cs == WRITE) || (cs == READ ADD))
-----Focused Condition View-----
Line 107 Item 1 ((cs == READ DATA) && \simSS n)
Condition totals: 2 of 2 input terms covered = 100.00%
      Input Term Covered Reason for no coverage Hint
      -----
 (cs == READ DATA)
                    Y
          SS n
  Rows: Hits FEC Target Non-masking condition(s)
 ._____ ____
 Row 1: 1 (cs == READ_DATA)_0
              1 (cs == READ DATA)_1 ~SS_n
 Row 2:
                         (cs == READ_DATA)
 Row 3:
Row 4:
             1 SS n 0
              1 SS_n_1
                                  (cs == READ DATA)
-----Focused Condition View------
Line 108 Item 1 ((counter_out == 9) && \simg)
Condition totals: 2 of 2 input terms covered = 100.00%
       Input Term Covered Reason for no coverage Hint
 (counter out == 9) Y
```

```
g Y
   Rows:
        Hits FEC Target
                             Non-masking condition(s)
______ ____
 Row 1: 1 (counter_out == 9)_0 -
 Row 2:
            1 (counter out == 9) 1 \sim g
 Row 3:
            1 g 0
                              (counter out == 9)
           1 g_1
 Row 4:
                              (counter out == 9)
-----Focused Condition View-----
Line 115 Item 1 ((cs == READ DATA) && SS n)
Condition totals: 1 of 2 input terms covered = 50.00%
     Input Term Covered Reason for no coverage Hint
     ______
 Hit ' 0'
   Rows: Hits FEC Target
                         Non-masking condition(s)
----- ---- -----
        1 (cs == READ_DATA)_0 -
1 (cs == READ_DATA)_1 SS_n
 Row 1:
 Row 2: 1 (cs == READ_DATA)
Row 3: ***0*** SS_n_0
Row 4: 1 SS_n_1
                          (cs == READ_DATA)
                              (cs == READ DATA)
FSM Coverage:
  Enabled Coverage
                      Bins Hits Misses Coverage
                      ____
                             ----
  -----
                                   0 100.00%
                              5
  FSM States
                        5
                               7
                                     1 87.50%
                        8
  FSM Transitions
FSM Coverage for instance /\top#DUT /spislave --
FSM ID: cs
  Current State Object : cs
  _____
  State Value MapInfo:
  _____
      State Name
                         Value
Line
                          ____
           IDLE
                            0
 37
          CHK_CMD
                            1
 46
 74
         READ DATA
         READ ADD
                            3
 64
 58
          WRITE
  Covered States :
                  Hit count
            State
                       -----
            ----
                         100253
             IDLE
           CHK CMD
                         99875
          READ DATA
                          33168
          READ ADD
                        33278
```

```
WRITE
                               133304
   Covered Transitions :
            Trans ID
                            Hit count
                                            Transition
                             _____
                                             -----
                                 99875
 41
                                              IDLE -> CHK CMD
 55
                                            CHK CMD -> READ DATA
                   1
                                16584
                                            CHK_CMD -> READ_ADD
CHK_CMD -> WRITE
READ_DATA -> IDLE
 52
                   2
                                16639
 50
                   3
                                66652
 74
                   5
                                16584
 66
                                            READ ADD -> IDLE
                                16639
                                66652 WRITE -> IDLE
   Uncovered Transitions:
   -----
             Trans ID
                            Transition
Line
----
                            CHK CMD -> IDLE
 48
                            Bins Hits Misses Coverage
   Summary
                            ----
                                    ----
                                     5
7
                              5
                                               0 100.00%
      FSM States
                             8
     FSM Transitions
                                               1 87.50%
Statement Coverage:
                           Bins Hits Misses Coverage
  Enabled Coverage
                            ----
   -----
                                    ----
                                              1
                                      34
                             35
                                                   97.14%
   Statements
Statement Coverage for instance /\top#DUT /spislave --
   Line
             Item
                                            Source
                                    ____
                                             _____
 File SPI under test.sv
                                             module SPI
(MOSI, MISO, SS n, clk, rst_n, rx_valid, rx_data, tx_valid, tx_data);
                                             //defining states
   4
                                             /*parameter IDLE=3'b000;
                                             parameter CHK CMD=3'b001;
                                             parameter WRITE=3'b010;
   7
                                             parameter READ ADD=3'b011;
                                             parameter READ DATA=3'b100;*/
   9
                                             //input output decleration
   10
                                             input
MOSI,SS n,clk,rst n,tx valid;
   11
                                             input [7:0]tx data;
   12
                                             output reg MISO, rx valid;
                                             output reg [9:0]rx_data;
   13
   14
                                             reg g;
   15
                                             //additional signals needed
during operation
   16
                                             reg flag, counter rst n;
   17
                                             state e cs, ns;
   18
                                             wire dout;
                                             wire [9:0]din;
```

```
20
                                                         wire [3:0] counter out;
    21
                                                         //SIPO instan.
    22
                                                         SIPO
shift reg(clk,rx valid,MOSI,din);
    23
                                                         //up counter piso instan.
    24
                                                         up counter
counter(clk,counter rst n,counter out);
                                                         //PISO instan.
                                                         PISO
shift regII(clk,tx valid,counter out,tx data,dout);
                                                         //state memory
    27
    28
                                             399878
                                                         always @(posedge clk or
negedge rst n) begin
    29
                                                          if (~rst n)
    30
                     1
                                                378
                                                            cs <= IDLE;
    31
                                                          else
    32
                                             399500
                     1
                                                            cs <= ns;
    33
                                                         end
    34
                                                         //next state logic
    35
                     1
                                             949640
                                                         always @(cs, MOSI, SS n) begin
//bug : MOSI MUST NOT BE in the sensetivity list !!
                                                         case(cs)
    37
                                                           IDLE:begin
    38
                                                             if(!rst n)
    39
                     1
                                                803
                                                               flag = 0;
    40
                                                            if(SS n==0) begin
    41
                                             100552
                                                              ns=CHK CMD;
    42
                                                            end
    43
                                                            else
                                             100001
    44
                     1
                                                              ns=IDLE;
    45
                                                           end
    46
                                                           CHK CMD:
    47
                                                            if(SS n==1)
                                            ***0***
    48
                     1
                                                              ns=IDLE;
    49
                                                            else if (SS n==0\&\&MOSI==0)
    50
                     1
                                              66652
                                                             ns=WRITE;
                                                            else if
(SS n==0\&\&MOSI==1\&\&flag==0) begin
    52
                                              16639
                     1
                                                              ns=READ ADD;
    53
                                                            end
    54
                                                            else begin
    55
                     1
                                              16584
                                                             ns=READ DATA;
    56
                     1
                                              16584
                                                              flag=0;
    57
                                                            end
    58
                                                           WRITE:
    59
                                                            if(SS n==1) begin
    60
                                                              ns=IDLE;
                     1
                                              66652
    61
                                                            end
    62
                                                            else
    63
                                             366552
                                                              ns=WRITE;
                     1
    64
                                                           READ ADD:
    65
                                                            if(SS n==1) begin
    66
                     1
                                              16639
                                                              ns=IDLE;
                     1
    67
                                              16639
                                                              flaq=1;
    68
                                                            end
    69
                                                            else
```

```
70
                    1
                                            99865
                                                          ns=READ ADD;
    71
    72
                                                      default:
   73
                                                        if(SS n==1)
   74
                                            16584
                                                           ns=IDLE;
    75
                                                        else
                                            82920
   76
                    1
                                                           ns=READ DATA;
   77
                                                      endcase
   78
                                                      end
   79
                                                      //output logic
   80
                                        1499326
                                                      always @(posedge clk or
negedge rst n) begin
   81
                                                      if(!rst n)
   82
                                                      begin
   83
                                            1943
                                                      rx valid<=0;
                   1
                                            1943 rx_data<=0;
1943 miso<=0;//
   84
                    1
   85
                                                      MISO<=0;// the mOSI MUST
RESET TOO !
   86
                                                      end
   87
                                                      else
   88
                                                      begin
   89
                                                       if (ns==CHK CMD) begin//THE
CONDITIONING MUST BE ON THE ns not cs
                                            99875
                                                     counter rst n <= 1'b0;</pre>
                    1
   91
                                                      end
   92
                                                      else
   93
                    1
                                         1397508
                                                      counter rst n <= 1'b1;</pre>
   94
                                                      if(cs==IDLE)
   95
                    1
                                           99875
                                                      g=0;
                                                      if
(((cs==WRITE)||(cs==READ ADD))&&(!SS n)) begin
                                                     if (counter out == 4'd9 &&
(g==0)) begin
   98
                                           83291
                                                     rx valid<=1;
                    1
   99
                                            83291
                                                      rx data<=din;</pre>
                    1
                                            83291
   100
                                                      q=1;
   101
                                                      end
   102
                                                      end
   103
                                                      else if
((cs==WRITE||cs==READ ADD)&&SS n==1) begin
                                                     rx valid <= 0;
                                            83291
   105
                                                      end
   106
   107
                                                      else if
(cs==READ DATA&&SS n==0) begin
                                                      if (counter out == 4'd9
&&(g==0)) begin
   109
                                           16584
                                                      rx valid<=1;</pre>
   110
                    1
                                           16584
                                                      rx data<=din;</pre>
                                                      g=1;
   111
                                           16584
   112
                                                      end
   113
                                           364848
                                                    MISO <= dout;
   114
                                                      end
                                                      else if
   115
(cs==READ DATA&&SS n==1) begin
                         16584 rx valid<=0;
```

	c Coverage:	Bins	Hits	Misses	Cove	erage	
	oggles						
=====	.======	=====Toggle De	etails====				
Toggle	e Coverage for insta	nce /\top#DUT /s	spislave				
"Coverage"			Node	1H-	>0L	0L->1H	
100.00			MISO		1	1	
100.00			MOSI		1	1	
100.00			SS_n		1	1	
100.00			clk		1	1	
100.00		counter	_out[0-3]		1	1	
100.00		cour	nter_rst_n		1	1	
	Count		CS			ENUM type	
	100.00					IDLE	
17						CHK_CMD	
15	100.00					WRITE	
1	100.00					READ_ADD	
1	100.00					READ_DATA	
100.00			din[0-9]		1	1	
100.00			dout		1	1	
100.00			flag		1	1	
100.00			g		1	1	
Value	Count		ns			ENUM type	
17	100.00					IDLE	
18	100.00					CHK_CMD	
15	100.00					WRITE	
1	100.00					READ_ADD	

```
READ DATA
   100.00
                                          1
                               rst n
100.00
                          rx data[9-0]
                                          1
100.00
                             rx valid
                                          1
100.00
                          tx data[0-7]
100.00
                             tx valid
                                     1
100.00
Total Node Count =
Toggled Node Count =
                    53
Untoggled Node Count =
Toggle Coverage = 100.00% (96 of 96 bins)
______
=== Instance: /\top#DUT /mem
=== Design Unit: work.project ram
______
Branch Coverage:
  Enabled Coverage
                       Bins Hits Misses Coverage
  -----
                              ----
                                      0 100.00%
  Branches
Branch Coverage for instance /\top#DUT /mem
  Line
          Item
                             Count
                                    Source
           ----
                              ----
                                    _____
 File ram.v
-----IF Branch------
                             216586 Count coming in to IF
252 if (~rst_n) begin
116459 else if (rx_valid) begin
99875 All False Count
  14
  14
  25
              1
Branch totals: 3 hits of 3 branches = 100.00%
-----IF Branch------
  27
                             116459 Count coming in to IF
  27
              1
                              33343
                                           if (din[9:8] ==
2'b00) begin
                             33309
                                           else if (din[9:8] ==
  31
2'b01) begin
                             16639
                                         else if (din[9:8] ==
  37
2'b10) begin
                              33168
                                   else begin
Branch totals: 4 hits of 4 branches = 100.00%
Condition Coverage:
  Enabled Coverage Bins Covered Misses Coverage
```


```
_____
                   ---- ----
                      3
                            3
                                   0 100.00%
  Conditions
Condition Coverage for instance /\top#DUT /mem --
File ram.v
-----Focused Condition View-----
Line 27 Item 1 (din[9:8] == 0)
Condition totals: 1 of 1 input term covered = 100.00%
    Input Term Covered Reason for no coverage Hint
   ______
 (din[9:8] == 0)
  Rows: Hits FEC Target Non-masking condition(s)
 Row 1: 1 (din[9:8] == 0)_0
 Row 2:
           1 \quad (din[9:8] == 0) 1
-----Focused Condition View-----
Line 31 Item 1 (din[9:8] == 1)
Condition totals: 1 of 1 input term covered = 100.00%
    Input Term Covered Reason for no coverage Hint
   Y
 (din[9:8] == 1)
  Rows: Hits FEC Target Non-masking condition(s)
______ ____
 Row 1: 1 (din[9:8] == 1)_0
 Row 2:
           1 \quad (din[9:8] == 1) 1
-----Focused Condition View-----
Line 37 Item 1 (din[9:8] == 2)
Condition totals: 1 of 1 input term covered = 100.00%
    Input Term Covered Reason for no coverage Hint
 (din[9:8] == 2)
  Rows: Hits FEC Target Non-masking condition(s)
 ----- ----- -----
 Row 1: 1 (din[9:8] == 2)_0
 Row 2:
           1 \quad (din[9:8] == 2) 1
Statement Coverage:
                    Bins Hits Misses Coverage
  Enabled Coverage
                               -----
                           ----
                     ____
                      19
                           19
                                  0 100.00%
  Statements
Statement Coverage for instance /\top#DUT /mem --
```

```
Line
                 Item
                                             Count
                                                       Source
                 ____
                                             ----
                                                        -----
  File ram.v
                                                       module project ram(din,
rx valid, dout, tx valid, clk, rst n);
                                                       parameter MEM DEPTH = 256;
    3
                                                       parameter ADDR SIZE = 8;
    4
                                                       input rx valid, clk, rst n;
    5
                                                       input [9:0] din;
                                                       output reg tx valid;
                                                       output reg [7:0] dout;
    8
                                                       reg [ADDR SIZE-1:0] addr rd,
addr wr;
                                                       reg [7:0] mem [MEM DEPTH-
1:01;
   10
                                                       req [8:0] i;
    11
    12
                                                       bugs if rst n activated the
internal register of read/write adderesses is not cleared*/
                                            216586
                                                       always @(posedge clk or
negedge rst_n) begin
    14
                                                        if (~rst n) begin
    15
                                               252
                                                                dout <= 8'b0;
    16
                     1
                                               252
                                                                        tx valid <=
1'b0;
   17
                                               252
                                                                        addr rd<=0;
    18
                     1
                                               252
                                                                        addr wr <= 0;
    19
                     1
                                               252
                                                                        i=0;
    20
                                               252
                                                                for (i = 0; i <
MEM DEPTH; i=i+1) begin
    20
                                             64512
    21
                     1
                                             64512
                                                                        mem [i] <=
1'b0;
                                                                end
    23
                                                        end
    24
    25
                                                        else if (rx_valid) begin
                                            116459
                    1
       i=8'b1111 1111;
    27
                                                                if (din[9:8] ==
2'b00) begin
    28
                                             33343
                                                                        addr wr <=
din[7:0];
    29
                                             33343
                                                                        tx valid <= 0;
    30
                                                                end
                                                                else if (din[9:8] ==
    31
2'b01) begin
                                                                        mem [addr_wr]
                     1
                                             33309
    32
<= din[7:0];
    33
                                             33309
                                                                        tx valid <= 0;
    34
                                             33309
    35
                                                                i=0;
    36
                                                                end
    37
                                                                else if (din[9:8] ==
2'b10) begin
```

```
38
            1
                             16639
                                              addr rd <=
din[7:0];
                             16639
                                               tx valid <= 0;
  40
                                         end
  41
                                         else begin
  42
                             33168
                                              dout <=
mem[addr rd];
                             33168
                                              tx valid <= 1;</pre>
  43
Toggle Coverage:
                      Bins Hits Misses Coverage
  Enabled Coverage
                       ____
                             ____
                        94
                              94
                                     0 100.00%
  Toggles
Toggle Coverage for instance /\top#DUT /mem --
                               Node 1H \rightarrow 0L 0L \rightarrow 1H
"Coverage"
                               _____
                         addr rd[7-0] 1
100.00
                         addr wr[7-0]
                                         1
100.00
                                clk
                                        1
100.00
                            din[0-9]
                                         1
100.00
                           dout[7-0]
                                         1
100.00
                             i[8-0]
                                        1
100.00
                              rst n
                                         1
100.00
                            rx valid
                                         1
100.00
                            tx valid
                                        1
100.00
Total Node Count =
                   47
Toggled Node Count =
                     47
Untoggled Node Count =
                   0
Toggle Coverage = 100.00% (94 of 94 bins)
______
=== Instance: /\top#DUT
=== Design Unit: work.spi wrapper
______
Toggle Coverage:
  Enabled Coverage
                      Bins
                            Hits Misses Coverage
                       ____
                                   -----
                             ----
  -----
                       50
                              50
                                      0 100.00%
  Toggles
```

```
Toggle Coverage for instance /\top#DUT --
                              Node 1H \rightarrow 0L 0L \rightarrow 1H
"Coverage"
                              _____
                              clk 1 1
100.00
                              miso 1
100.00
                             mosi 1
100.00
                                       1
                             rst_n
100.00
                         rx data[0-9] 1
100.00
                           rx_valid 1 1
100.00
                              ss n
                                       1
100.00
                         tx data[0-7]
                                       1
100.00
                           tx valid 1 1
100.00
Total Node Count =
Toggled Node Count =
Untoggled Node Count =
                 25
25
Toggle Coverage = 100.00% (50 of 50 bins)
Total Coverage By Instance (filtered view): 93.62%
```

> Function Coverage:



Assertions Coverage:

	_																
¥	٧ā	me	Language	Enabled	Log	Count	AtLeast	Limit	Weight	Cmplt %	Cmplt graph	Included	Memory	Peak Memory	Peak Memory Time	Cumulative Threads	
		\lambda /top/DUT/mem/RAM_assertions_inst/lb7	SVA	1	Off	192	1	Unli	1	100%		l√	0	0	0 ns	S)
	l,	/top/DUT/mem/RAM_assertions_inst/lb8	SVA	1	Off	21667	1	Unli	1	100%		l∳	0	0	0 ns	3)
	l,	/top/DUT/mem/RAM_assertions_inst/lb9	SVA	1	Off	8314	1	Unli	1	100%		l√	0	0	0 ns	3)
	l,	top/DUT/mem/RAM_assertions_inst/lb10	SVA	1	Off	8314	1	Unli	1	100%		l√	0	0	0 ns	3)
		top/DUT/mem/RAM_assertions_inst/lb11	SVA	1	Off	19956	1	Unli	1	100%		l√	0	0	0 ns	3)
	l,	/top/DUT/mem/RAM_assertions_inst/lb12	SVA	1	Off	19956	1	Unli	1	100%		ĺ√	0	0	0 ns	S)


Note:

Code Coverage didn't reach 100% because of the assumption mentioned above that the master does not end the communication early and because of the all-false condition.

Also, there is no assertions for this part.


3. Bugs report:

- a) Timing delays in the SPI wrapper operations specially in READ_DATA case.
- b) In case of active reset rx valid does not change (remains the same).




Snippet shows the stability of the rx_valid flag even during active reset

c) During asserted reset the flag which indicates that an address was sent does not get cleared.



Snippet shows the stability of the address flag even during active reset

d) If the current state is WRITE and master ends the communication the flag is cleared. Which causes a problem in the next READ operation induces wrong READ_ADD operation.



Snippet shows the false clear of the flag after WRITE operation

e) Checking to clear the counter in the design takes place on the current state which makes the counter clears but the next clock cycle instead it should check for the next state if it is equal CHK_CMD to clear the counter right away and be able to assert rx_valid and access memory before the communication ends.

4. Code snippets:

```
6 ▼ module top();
         bit clk;
         initial begin
             forever #2 clk=~clk;
13
         Wrapper_if Wrap_if(clk);
         ram_if ramif(clk);
15
         spi wrapper DUT(Wrap if.MOSI , Wrap if.MISO, Wrap if.SS n, Wrap if.clk, Wrap if.rst n);
16
17
         bind DUT.mem RAM_assertions RAM_assertions_inst(ramif.din, ramif.rx_valid, ramif.dout, ramif.tx_valid, ramif.clk, ramif.rst_n);
18 ▼
         initial begin
19
             uvm_config_db#(virtual Wrapper_if)::set(null,"uvm_test_top","Wrapper_IF",Wrap_if);
             uvm_config_db#(virtual ram_if)::set(null,"uvm_test_top","ram_IF",ramif);
21
             run_test("Wrapper_test") ;
22
23
         end
         assign ramif.rst_n = Wrap_if.rst_n ;
24
         assign ramif.rx valid = DUT.rx valid;
25
         assign ramif.din = DUT.rx data;
26
         assign ramif.dout = DUT.tx_data;
         assign ramif.tx_valid = DUT.tx_valid;
28
29 endmodule
```

Snippet shows the top module with two interfaces

```
function void build phase(uvm phase phase);
        super.build phase(phase);
       Wrapper config obj test = Wrapper config obj::type id::create("Wrapper config obj test",this);
       my env = Wrapper env::type id::create("my env",this);
       main seq = Wrapper main seq::type id::create("main seq",this);
       reset seq w = Wrapper reset seq::type id::create("reset seq w",this);
       R env = ram env::type id::create("env", this);
       ram cfg=ram config::type id::create("ram cfg",this);
       read and write seg=ram read and write squence::type id::create("read and write seg",this);
       read seq=ram read squence::type id::create("read seq",this);
       write_seq=ram_write_squence::type_id::create("write_seq",this);
       reset seq=ram reset squence::type id::create("reset seq",this);
       if(!uvm config db#(virtual Wrapper if) :: get(this, "", "Wrapper IF", Wrapper config obj test. Wrapper config vif
        `uvm fatal("build phase","ERROR in getting virtual interface");
       uvm_config_db#(Wrapper_config_obj)::set(this, "*", "CFG_Wrapper", Wrapper_config_obj_test);
       Wrapper config obj test.active = UVM ACTIVE ;
       if(!uvm_config_db #(virtual ram_if)::get(this,"","ram_IF",ram_cfg.ramif))
        `uvm fatal("build phase","test -unable to get the virtual interface of alu from uvm config db");
       uvm_config_db#(ram_config)::set(this,"*","CFG",ram_cfg);
       ram cfg.active = UVM PASSIVE ;
   endfunction
   task run phase (uvm phase phase);
       super.run phase(phase);
       phase.raise objection(this);
        `uvm_info ("run_phase","RESET_ASSERTED ",UVM_LOW);
       reset_seq_w.start(my_env.agt.sqr);
        `uvm info ("run phase","RESET DEASSERTED ",UVM LOW);
        `uvm_info("run_phase","Started generating stimulus",UVM_LOW);
       main_seq.start(my_env.agt.sqr);
        `uvm_info ("run_phase","Stimulus generation ended ",UVM_LOW);
       phase.drop objection(this) ;
   endtask
endclass
```

```
9 ▼ class ram agent extends uvm_agent;
        `uvm_component utils(ram agent)
11
        ram driver driver;
12 ▼
        ram monitor mon;
13
        ram squencer sqr;
14
        ram config ram cfg;
        uvm analysis port #(ram seq item) agt ap;
15
        function new(string name ="ram agent", uvm component parent =null);
17
            super.new(name, parent);
            agt_ap=new("agt ap",this);
19
        endfunction
        function void build phase(uvm phase phase);
        super.build phase(phase);
21 ▼
            if(!uvm_config_db#(ram_config)::get(this,"","CFG",ram_cfg))
22
            `uvm fatal("build phase","unable to get gonfigration object")
23
            if(ram_cfg.active == UVM_ACTIVE) begin
25 ▼
                driver=ram driver::type id::create("driver",this);
26
27
                sqr=ram squencer::type id::create("sqr",this);
            end
29
            mon=ram monitor::type id::create("mon",this);
        endfunction
         function void connect phase(uvm phase phase);
              if(ram_cfg.active == UVM_ACTIVE) begin
35 ▼
                  driver.ramif=ram cfg.ramif;
36
                  driver.seg item port.connect(sqr.seg item export);
37
              end
              mon.ramif=ram cfg.ramif;
              mon.mon ap.connect(agt ap) ;
41
          endfunction
42
     endclass
```

```
class Wrapper agent extends uvm agent;
             `uvm component utils(Wrapper agent)
             MyMonitor mon;
             MySequencer sqr;
             Wrapper_driver drv ;
             Wrapper config obj Wrapper cfg;
             uvm_analysis_port #(Wrapper_seq_item) agt_ap;
            function new (string name = "Wrapper_agent", uvm_component parent =null );
20 ▼
                 super.new(name,parent);
            endfunction
            function void build_phase(uvm_phase phase);
24 ▼
                super.build_phase(phase);
                if(!uvm config_db#(Wrapper_config_obj)::get(this, "","CFG_Wrapper",Wrapper_cfg))
26 ▼
                     `uvm_fatal("build_phase", "Error in reading configurable object")
                if(Wrapper cfg.active == UVM ACTIVE) begin
28 ▼
                     sqr = MySequencer ::type_id :: create ("sqr",this);
                     drv = Wrapper driver ::type id :: create ("drv", this);
                end
                mon = MyMonitor ::type_id :: create ("mon", this);
                agt_ap = new("agt_ap",this);
            endfunction : build phase
            function void connect_phase(uvm_phase phase);
                if(Wrapper cfg.active==UVM ACTIVE) begin
                    drv.Wrapper_vif = Wrapper_cfg.Wrapper_config_vif ;
                    drv.seq item port.connect(sqr.seq item export) ;
                end
                mon.Wrapper_vif = Wrapper_cfg.Wrapper_config_vif ;
                mon.mon_ap.connect(agt_ap) ;
            endfunction
        endclass
```

The Wrapper agent code

The rest of the code remains the same as the previous ones.