Final UVM Project

Part (2)-SPI-Wrapper-Environment:

1. Verification plan

- a) Reset functionality should clear the flag, counter, rx valid and MISO.
- b)Check Starting communication phase when SS n gets low.
- c) Testing next state choice after current state is check command according to flag & MOSI.
- d) Verify the serial to parallel conversion operation after 10 clock cycles after its start.
- e)Checking the address is updated after the rx_valid is asserted in WRITE and READ_ADD cases.
- f) Verifying the Read_data process.
- g)Check End communication transition when master makes SS_n high.


Note:

- In Constraining and debugging the possibility of the master delaying the end communication signal (SS_n) was not taken in consideration for example if the master is writing in the RAM the high SS_n signal will come right after 11 clock cycles from starting the communication.
- In this DUT: dividing the inter tasks (counter, PISO, SIPO) in the SPI module resulted in inevitable delays that are not specified in the specs to correct these delays we would have to tear down the whole design. So, we just test for basic functionality neglecting timing specially in READ_DATA case as it clearly has a problem.
- We adjusted the testbench to match the design delays in order to check for the delayed output each clock cycle.

> <u>UVM Structure</u>:

Note:

- In stimulus generation the word (in 11 or 18 clock cycles) sent to the wrapper by the master is randomized only once then in the driver class the MOSI is assigned from this word one by one each negative edge of the clock.
- In Scoreboard, checking output takes place only in READ DATA case where the MISO is collected in a variable called word rec then it is compared at the end with the word expected.



UVM Structure diagram


2. Coverage reports:

Coverage Report by instance with details === Instance: /\top#DUT /spislave/shift_reg === Design Unit: work.SIPO Branch Coverage: Enabled Coverage Bins Hits Misses Coverage Branches 100.00%

-----Branch Details-----

Enabled Coverage	Bins	Hits	Misse	s Coverage
Statements	2	2		0 100.00%
	=====Statemer	nt Detail	5=====	
oggle Coverage: Enabled Coverage	Bins	Hits	Misse	s Coverage
Toggles	46	46		0 100.00%
	=====Toggle [etails==		
-SM Coverage: Enabled Coverage	Bins	Hits		s Coverage
FSM States	5	5		0 100.00% 1 87.50%
	8 =====FSM Deta Bins	7 ails==== Hits		
Toggle Coverage:	=====FSM Deta	ails====	Misse	=========
Toggle Coverage: Enabled CoverageToggles	=====FSM Deta Bins 96	Hits	Misse	s Coverage 0 100.00%
Toggle Coverage: Enabled Coverage Toggles	=====FSM Deta Bins 96 =====Toggle D	Hits 96 Details==	Misse	s Coverage 0 100.00%
Toggle Coverage: Enabled Coverage Toggles = Instance: /\top#DUT /mem = Design Unit: work.projec	Bins 96 =====Toggle C	Hits 96 Details==	Misse	s Coverage 0 100.00%
Toggle Coverage: Enabled Coverage Toggles Toggles Instance: /\top#DUT /mem Design Unit: work.projece anch Coverage: Enabled Coverage	Bins 96 =====Toggle C	Hits 96 Details==	Misse	s Coverage 0 100.00%
Toggle Coverage: Enabled Coverage Toggles Toggles Instance: /\top#DUT /mem Design Unit: work.projec	Bins 96 =====Toggle C	Hits 96 Details==	Misse	s Coverage 0 100.00%
Toggle Coverage: Enabled Coverage Toggles Toggles Instance: /\top#DUT /mem Design Unit: work.projece anch Coverage: Enabled Coverage	Bins 96 =====Toggle C t_ram Bins T	Hits Hits Hits	Misse	coverage Coverage Coverage Coverage Coverage Coverage Coverage Coverage Coverage
Toggle Coverage: Enabled Coverage Toggles Toggles Instance: /\top#DUT /mem Design Unit: work.projece anch Coverage: Enabled Coverage Branches	Bins 96 =====Toggle C t_ram Bins T	Hits Hits Hits	Misse	s Coverage 0 100.00% Coverage - 100.00%

> Function Coverage:




Note: Coverage didn't reach 100% because of the assumption mentioned above that the master does not end the communication early and because of the all-false condition.

Also, there is no assertions for this part.


3. Bugs report:

- a) Timing delays in the SPI wrapper operations specially in READ_DATA case.
- b) In case of active reset rx_valid does not change (remains the same).




Snippet shows the stability of the rx_valid flag even during active reset

c) During asserted reset the flag which indicates that an address was sent does not get cleared.



Snippet shows the stability of the address flag even during active reset

d) If the current state is WRITE and master ends the communication the flag is cleared. Which causes a problem in the next READ operation induces wrong READ_ADD operation.



Snippet shows the false clear of the flag after WRITE operation

- e) Checking to clear the counter in the design takes place on the current state which makes the counter clears but the next clock cycle instead it should check for the next state if it is equal CHK_CMD to clear the counter right away and be able to assert rx_valid and access memory before the communication ends.
 - 4. Code snippets
 - a) Coverage & cover points:

```
covergroup Wrapper_cg ;
   reset_cp: coverpoint seq_item_cov.rst_n;
   SS n cp : coverpoint seq item cov.SS n ;
   MOSI cp : coverpoint seq item cov.MOSI;
   MISO cp : coverpoint seq item cov.MISO ;
   operation_cp : coverpoint seq_item_cov.data_holder[10:8]
       bins WRITE add = {3'b000};
       bins WRITE_data = {3'b001};
       bins READ_add = {3'b110};
       bins READ_data = {3'b111};
       illegal_bins Invalid_op = default ;
   READ_op : cross operation_cp,MISO_cp
        ignore bins not read0 = binsof(operation cp.WRITE add);
       ignore_bins not_read1 = binsof(operation_cp.WRITE_data);
       ignore_bins not_read2 = binsof(operation_cp.READ_add);
endgroup
```

b) Stimulus driving:

```
class Wrapper main seq extends uvm sequence #(Wrapper seq item);
    `uvm object utils(Wrapper main seq)
    Wrapper seg item seg item main, seg item static;
    function new(string name = "Wrapper main seq");
        super.new(name);
    endfunction : new
        seq item static = Wrapper seg item::type id::create("seg item static");
        repeat(100000) begin
            seq item main = Wrapper seq item::type id::create("seq item main");
            start item(seq item main);
            assert(seq item static.randomize() with {SS n==0;});
            update seq item();
           finish item(seq item main);
        end
    endtask
    task update seq item();
        seq item main.rst n = seq item static.rst n;
        seq item main.SS n = seq item static.SS n;
        seq item main.MOSI = seq item static.MOSI;
        seq item main.MISO = seq item static.MISO;
        seq item main.data holder = seq item static.data holder;
        seq_item_main.address_sent = seq_item_static.address_sent;
    endtask
```

Snippet shows the sequence class

```
task run_phase(uvm_phase phase);
    super.run_phase(phase);
    forever begin
        seq_item = Wrapper_seq_item :: type_id :: create ("seq_item");
        seq_item_port.get_next_item(seq_item);
            for (int i =0 ;i<11;i++) begin
                update_if(i);
                @(negedge Wrapper_vif.clk);
            end
            if(seq_item.data_holder[10:8] ==3'b111)
                repeat(12) begin
                    @(negedge Wrapper vif.clk);
                end
            @(negedge Wrapper_vif.clk) ;
            seq_item.SS_n = 1;
            update_if(10);
            @(negedge Wrapper_vif.clk);
        seq_item_port.item_done();
        `uvm_info("run_phase",seq_item.convert2string(),UVM_HIGH)
    end
endtask
task update_if(int i);
    Wrapper_vif.rst_n = seq_item.rst_n;
    Wrapper_vif.SS_n = seq_item.SS_n;
    Wrapper vif.MOSI = seq item.data holder[10-i];
    Wrapper_vif.address_sent = seq_item.address_sent;
    Wrapper_vif.data_holder = seq_item.data_holder;
endtask
```

Snippet shows the wrapper driver

c) Reference model:

```
task refrence model(Wrapper seg item x);
                 if(!x.rst_n)
                 begin
                     for (int i = 0; i < 256; i=i+1) mem [i] = 1'b0;
                     word exp=0;
                     wr_addr=0;
                     rd_addr=0;
                     u=0;
                 end
                 else begin
82 ▼
                     if(x.data holder[10:8]==3'b000)
                         wr addr= x.data holder[7:0];
                     if(x.data_holder[10:8]==3'b001)
                         mem[wr addr]= x.data holder[7:0];
                     if(x.data holder[10:8]==3'b110)begin
                         rd_addr= x.data_holder[7:0];
                         u=1;
                     end
                     if((x.data_holder[10:8]==3'b111)&&(u)) begin
                         word exp= mem[rd addr];
                         u=0;
                     end
                 end
            endtask
```


Snippet shows the reference model task that updates the expected values

d) Output checking:


```
40 ▼
             task run_phase(uvm_phase phase);
                 super.run_phase(phase);
                 word_rec =0;
                 counter =0;
44 ▼
                     sb_fifo.get(seq_item_sb);
                     `uvm_info("run_phase",seq_item_sb.convert2string_op(),UVM_HIGH)
                     refrence_model(seq_item_sb);
                     if(seq_item_sb.data_holder[10:8] == 3'b111 ) begin
48 ▼
49 ▼
                         if(counter>14) begin
                             word_rec[22-counter] = seq_item_sb.MISO ;
                         end
                         counter++;
                         if(counter==23) begin
                             counter =0;
55 ▼
                             if(word_rec !== word_exp) begin
                                  uvm_error ("run_phase", $sformatf("Comparison Failed, Recieved: %b ---Expected: %h"
56 ▼
                                      ,word_rec,word_exp))
                                  error count++ ;
60 ▼
                                  uvm_info("run_phase","Correct_output in Scoreboard",UVM_HIGH)
                                  correct_count ++ ;
66 ▼
                         word_rec =0;
                         counter =0;
```

Snippet shows the comparing of the output data in scoreboard


5. Questa snippets:




Waveform shows the Reset functionality




Waveform shows the write address operation



Waveform shows the write data operation



Waveform shows the read address operation



Waveform shows the read data operation and the delays caused by the submodules (dout & MISO)