

# Final UVM Project

---

## Part (2)-SPI-Wrapper-Environment:

### 1. Verification plan

- a)Reset functionality should clear the flag, counter, rx\_valid and MISO.
- b)Check Starting communication phase when SS\_n gets low.
- c)Testing next state choice after current state is check command according to flag & MOSI.
- d)Verify the serial to parallel conversion operation after 10 clock cycles after its start.
- e)Checking the address is updated after the rx\_valid is asserted in WRITE and READ\_ADD cases.
- f) Verifying the Read\_data process.
- g)Check End communication transition when master makes SS\_n high.


### **Note:**

- In Constraining and debugging the possibility of the master delaying the end communication signal (SS\_n) was not taken in consideration for example if the master is writing in the RAM the high SS\_n signal will come right after 11 clock cycles from starting the communication.
- In this DUT: dividing the inter tasks (counter, PISO, SIPO) in the SPI module resulted in inevitable delays that are not specified in the specs to correct these delays we would have to tear down the whole design. So, we just test for basic functionality neglecting timing specially in READ\_DATA case as it clearly has a problem.
- We adjusted the testbench to match the design delays in order to check for the delayed output each clock cycle.

## ➤ UVM Structure:

### Note:

- In stimulus generation the word (in 11 or 18 clock cycles) sent to the wrapper by the master is randomized only once then in the driver class the MOSI is assigned from this word one by one each negative edge of the clock.
- In Scoreboard, checking output takes place only in READ\_DATA case where the MISO is collected in a variable called word\_rec then it is compared at the end with the word expected.



*UVM Structure diagram*

## 2. Coverage reports:

Coverage Report by instance with details

```

=====
=== Instance: /\top#DUT /spislave/shift_reg
=== Design Unit: work.SIPO
=====
Branch Coverage:
  Enabled Coverage      Bins    Hits    Misses  Coverage
  -----
  Branches              2      2      0     100.00%
=====
=====Branch Details=====

```

## Statement Coverage:

Enabled Coverage	Bins	Hits	Misses	Coverage
-----	----	----	-----	-----
Statements	2	2	0	100.00%

=====Statement Details=====

## Toggle Coverage:

Enabled Coverage	Bins	Hits	Misses	Coverage
-----	----	----	-----	-----
Toggles	46	46	0	100.00%

=====Toggle Details=====

## FSM Coverage:

Enabled Coverage	Bins	Hits	Misses	Coverage
-----	----	----	-----	-----
FSM States	5	5	0	100.00%
FSM Transitions	8	7	1	87.50%

=====FSM Details=====

## Toggle Coverage:

Enabled Coverage	Bins	Hits	Misses	Coverage
-----	----	----	-----	-----
Toggles	96	96	0	100.00%

=====Toggle Details=====

=== Instance: /\top#DUT /mem

=== Design Unit: work.project\_ram

## Branch Coverage:

Enabled Coverage	Bins	Hits	Misses	Coverage
-----	----	----	-----	-----
Branches	7	7	0	100.00%


























=====Branch Details=====

## Statement Coverage:

Enabled Coverage	Bins	Hits	Misses	Coverage
-----	----	----	-----	-----
Statements	19	19	0	100.00%

=====Statement Details=====

## ➤ Function Coverage:


Name	Class Type	Coverage	Goal	% of Goal	Status	Included	Merge_instances
/Wrapper_coverage/coverage		100.00%					
TYPE Wrapper_cg		100.00%	100	100.00...		✓	auto(1)
CVP Wrapper_cg::reset_cp		100.00%	100	100.00...		✓	
bin auto[0]		1818	1	100.00...		✓	
bin auto[1]		1497383	1	100.00...		✓	
CVP Wrapper_cg::SS_n_cp		100.00%	100	100.00...		✓	
bin auto[0]		1399200	1	100.00...		✓	
bin auto[1]		100001	1	100.00...		✓	
CVP Wrapper_cg::MOSI_cp		100.00%	100	100.00...		✓	
bin auto[0]		782892	1	100.00...		✓	
bin auto[1]		716309	1	100.00...		✓	
CVP Wrapper_cg::MISO_cp		100.00%	100	100.00...		✓	
bin auto[0]		1476237	1	100.00...		✓	
bin auto[1]		22951	1	100.00...		✓	
CVP Wrapper_cg::operation_cp		100.00%	100	100.00...		✓	
bin WRITE_add		433953	1	100.00...		✓	
bin WRITE_data		433654	1	100.00...		✓	
bin READ_add		216619	1	100.00...		✓	
bin READ_data		414975	1	100.00...		✓	
illegal_bin Invalid_op		0	-	-		✓	
CROSS Wrapper_cg::READ_op		100.00%	100	100.00...		✓	
bin <READ_data,auto[1]>		22951	1	100.00...		✓	
bin <READ_data,auto[0]>		392011	1	100.00...		✓	
ignore_bin not_read2		216619	-	-		✓	
ignore_bin not_read1		433654	-	-		✓	
ignore_bin not_read0		433953	-	-		✓	

Note: Coverage didn't reach 100% because of the assumption mentioned above that the master does not end the communication early and because of the all-false condition.

Also, there is no assertions for this part.


### 3. Bugs report:

- a) Timing delays in the SPI wrapper operations specially in READ\_DATA case.
- b) In case of active reset rx\_valid does not change (remains the same).




*Snippet shows the stability of the rx\_valid flag even during active reset*

- c) During asserted reset the flag which indicates that an address was sent does not get cleared.



Snippet shows the stability of the address flag even during active reset

- d) If the current state is WRITE and master ends the communication the flag is cleared. Which causes a problem in the next READ operation induces wrong READ\_ADD operation.



Snippet shows the false clear of the flag after WRITE operation

- e) Checking to clear the counter in the design takes place on the current state which makes the counter clears but the next clock cycle instead it should check for the next state if it is equal CHK\_CMD to clear the counter right away and be able to assert rx\_valid and access memory before the communication ends.

#### 4. Code snippets

##### a) Coverage & cover points:

```
covergroup Wrapper_cg ;
  reset_cp: coverpoint seq_item_cov.rst_n;
  SS_n_cp : coverpoint seq_item_cov.SS_n ;
  MOSI_cp : coverpoint seq_item_cov.MOSI;
  MISO_cp : coverpoint seq_item_cov.MISO ;
  operation_cp : coverpoint seq_item_cov.data_holder[10:8]
  {
    bins WRITE_add = {3'b000} ;
    bins WRITE_data = {3'b001} ;
    bins READ_add = {3'b110};
    bins READ_data = {3'b111} ;
    illegal_bins Invalid_op = default ;
  }

  READ_op : cross operation_cp,MISO_cp
  {
    ignore_bins not_read0 = binsof(operation_cp.WRITE_add);
    ignore_bins not_read1 = binsof(operation_cp.WRITE_data);
    ignore_bins not_read2 = binsof(operation_cp.READ_add);
  }
endgroup
```

b) Stimulus driving:

```
25 class Wrapper_main_seq extends uvm_sequence #(Wrapper_seq_item) ;
26     `uvm_object_utils(Wrapper_main_seq)
27     Wrapper_seq_item seq_item_main,seq_item_static;
28
29     function new(string name = "Wrapper_main_seq");
30         super.new(name);
31     endfunction : new
32
33     task body ;
34         seq_item_static = Wrapper_seq_item::type_id::create("seq_item_static");
35         repeat(100000) begin
36             seq_item_main = Wrapper_seq_item::type_id::create("seq_item_main");
37             start_item(seq_item_main);
38             assert(seq_item_static.randomize() with {SS_n==0;});
39             update_seq_item();
40             finish_item(seq_item_main);
41         end
42     endtask
43
44     task update_seq_item();
45         seq_item_main.rst_n = seq_item_static.rst_n;
46         seq_item_main.SS_n = seq_item_static.SS_n;
47         seq_item_main.MOSI = seq_item_static.MOSI;
48         seq_item_main.MISO = seq_item_static.MISO;
49         seq_item_main.data_holder = seq_item_static.data_holder;
50         seq_item_main.address_sent = seq_item_static.address_sent;
51     endtask
```

*Snippet shows the sequence class*



```

18 task run_phase(uvm_phase phase);
19     super.run_phase(phase);
20     forever begin
21         seq_item = Wrapper_seq_item :: type_id :: create ("seq_item");
22         seq_item_port.get_next_item(seq_item);
23
24         for (int i =0 ;i<11;i++) begin
25             update_if(i);
26             @(negedge Wrapper_vif.clk) ;
27         end
28
29         if(seq_item.data_holder[10:8] ==3'b111)
30             repeat(12) begin
31                 @(negedge Wrapper_vif.clk) ;
32             end
33
34             @(negedge Wrapper_vif.clk) ;
35             seq_item.SS_n = 1;
36             update_if(10);
37             @(negedge Wrapper_vif.clk) ;
38
39             seq_item_port.item_done();
40             `uvm_info("run_phase",seq_item.convert2string()),UVM_HIGH)
41         end
42     endtask
43 task update_if(int i);
44     Wrapper_vif.rst_n = seq_item.rst_n;
45     Wrapper_vif.SS_n = seq_item.SS_n;
46     Wrapper_vif.MOSI = seq_item.data_holder[10-i];
47     Wrapper_vif.address_sent = seq_item.address_sent;
48     Wrapper_vif.data_holder = seq_item.data_holder;
49 endtask

```

*Snippet shows the wrapper driver*

c) Reference model:

```
72 ▼ task reference_model(Wrapper_seq_item x);
73
74     if(!x.rst_n)
75 ▼     begin
76         for (int i = 0; i < 256; i=i+1)      mem [i] = 1'b0;
77         word_exp=0;
78         wr_addr=0;
79         rd_addr=0;
80         u=0;
81     end
82 ▼     else begin
83 ▼         if(x.data_holder[10:8]==3'b000)
84             wr_addr= x.data_holder[7:0];
85 ▼         if(x.data_holder[10:8]==3'b001)
86             mem[wr_addr]= x.data_holder[7:0];
87 ▼         if(x.data_holder[10:8]==3'b110)begin
88             rd_addr= x.data_holder[7:0];
89             u=1;
90         end
91 ▼         if((x.data_holder[10:8]==3'b111)&&(u)) begin
92             word_exp= mem[rd_addr];
93             u=0;
94         end
95     end
96
97 endtask
```

*Snippet shows the reference model task that updates the expected values*

#### d) Output checking:


```

40 task run_phase(uvm_phase phase);
41     super.run_phase(phase);
42     word_rec =0 ;
43     counter =0 ;
44     forever begin
45         sb_fifo.get(seq_item_sb);
46         `uvm_info("run_phase",seq_item_sb.convert2string_op(),UVM_HIGH)
47         refrence_model(seq_item_sb);
48         if(seq_item_sb.data_holder[10:8] == 3'b111 ) begin
49             if(counter>14) begin
50                 word_rec[22-counter] = seq_item_sb.MISO ;
51             end
52             counter++;
53             if(counter==23) begin
54                 counter =0;
55                 if(word_rec != word_exp) begin
56                     `uvm_error ("run_phase", $sformatf("Comparison Failed, Recieved: %b ---Expected: %h"
57                     ,word_rec,word_exp))
58                     error_count++; ;
59                 end
60             else begin
61                 `uvm_info("run_phase","Correct_output in Scoreboard",UVM_HIGH)
62                 correct_count ++ ;
63             end
64         end
65     end
66 else begin
67     word_rec =0 ;
68     counter =0;
69 end
70 end
71 endtask


```

*Snippet shows the comparing of the output data in scoreboard*


#### 5. Questa snippets:




*Waveform shows the Reset functionality*




Waveform shows the write address operation



Waveform shows the write data operation



Waveform shows the read address operation



Waveform shows the read data operation and the delays caused by the submodules (dout & MISO )