# Cache Design Project

Class: CMPE 413 Semester: Fall 2022

Completed by: Mick Harrigan and Daniel Cleaver

Date: 2022-11-22

## Description

This system from the top level chip all the way down uses many different connected parts to achieve the desired results.

The modules contained within this system are listed here as follows:

- State Machine
- Cache Block
- Tag Block
- Valid Chip Enable Generator
- Registers
- Output Enable Controllers
- Muxes
- 5 bit Counter
- 5 bit Comparator
- Hit/Miss Detector

This is further represented below with a deeper hierarchical design here below.

```
Chip
 — 5 Bit Comparator
 5 Bit Counter
     — 5 Bit Adder
      - 5 Bit Buffer
    5 Bit Register
  - Cache Block
      - 4x Cache 4 byte

    Cache Byte Decoder

          - Cache Cell 8
            └─ 8x Cache Cell 1
    └─ Cache Row Decoder
  - Hit/Miss Detector
    └ 2 Bit Comparator
  - Muxes
    └ 2 to 1 Mux

    Output Enable Controllers

      - CPU Data Output Enable
    └─ Memory Address Output Enable
  Registers
    ├── CPU Address Register
      - CPU Data Register
     — RD WR Register
  - State Machine
  Tag Block
      - 4x Cache Cell 2
    └─ Tag Decoder
  - Valid Chip Enable Generator
    └─ Valid Bit Decoder
```

We used github to store files and track changes. Our repo can be found here.

## **Design Strategy**

#### State Machine

The state machine acts as a controller for all other modules in the top-level chip. The current state is stored in a register, and the output signals are calcualted using combinational logic. In addition, the next state is determined based on the current state and the inputs. The behavior of the state machine is described by the following tables.

Table 1 shows the list of states and a description of each.

Table 1: List of States State Code (Dec) State Code (Bin) Action idle 0000 rd init 0100 Store inputs, read data, check for hit Send data to CPU rd hit 0101 rd miss mem el 12 1100 Send address to Mem Wait for Mem rd miss\_mem\_w 13 1101 1000 Write data to row rd miss wr 8 rd miss rd 0110 Read data rd\_miss\_send 0111 Send data to CPU wr\_init Store inputs, check for hit wr\_hit 9 1001 Write data 1111 Do nothing wr\_miss reset 0001 Reset

Table 2 shows the outputs for each state.




Table 3 shows the possible state transitions, based on the current state and inputs.

Table 3: State Transition Table

Curr state	Inputs						Next state
	cpu_rd_wm	cpu_start	cpu_reset	count1	count2	hit_miss	
idle	1	1	0				rd_init
idle	0	1	0				wr_init
idle	x	X	1				reset
idle	x	0	0				idle
rd_init			0			0	rd_miss_mem_enabl
rd init			0			1	rd hit
rd init			1			х	reset
_							
rd_miss_mem_enable			0				rd_miss_mem_wait
rd_miss_mem_enable			1				reset
rd miss mem wait			0	0			rd_miss_mem_wait
rd_miss_mem_wait			0	1			rd_miss_wr
rd_miss_mem_wait			1	X			reset
rd miss wr			0		0		rd miss wr
rd_miss_wr			0		1		rd_miss_rd
rd_miss_wr			1		x		reset
rd miss rd			0				rd miss send
rd_miss_rd			1				reset
rd miss send			0				idle
rd_miss_send			1				reset
rd_hit			0				idle
rd hit			1				reset
wr init			0			0	wr_miss
wr_init			0			1	wr_hit
wr_init			1			x	reset
wr miss			0				idle
wr_miss			1				reset
_							
wr_hit			0				idle
wr_hit			1				reset
reset	1	1	0				rd_init
reset	0	1	0				wr_init
reset	x	x	1				reset
reset	X	0	0				idle

#### 1 Bit Cache Cell

The single bit cell is built using a modified DFF, transmission gate, and a specialized decoder. Each of these parts are required for the operation of the cell as it is defined.

The modified DFF is used as the single bit storage system, with a write enable signal as its chip enable and a constant tie low for its reset.

The transmission gate controls whether or not the data bit is being read from or not.

The decoder selects if the cell should be reading or writing, and thus affects the output of the transmission gate and input of the DFF.

#### 4x4 Byte Cache Block

The 4x4 Byte cache block stores all 16 Bytes of data through the use of 4 rows of 4 bytes of 1 bit cache cells.

This top level module for the cache takes the data byte and decodes other input signals to determine a write or read.

The data given to this system is then decoded and passed to the specific row to further parse the data. This is done through passing signals through to lower modules within this top level one.

Once the specified row is chosen that module gets the specific offset to either read or write from where it gets passed down into the specific byte and then cells themselves.

## VHDL Code

The source code for the project is located here, in the src directory.

The full contents of every file are also given in Appendix 1.

## **Simulations**

The following sections include waveforms for the major components of the cache. For each one, we used the top level testbench provided by the TA and Professor. This test shows full functionality of the design and includes each of the four major scenarios (read miss, read hit, write miss, write hit). To test the state machine and cache block, we replaced the chip's signals with signals specific to that module.

The testbench vhd file and input and output text files are located here. The contents of these files are also shown in Appendix 2.

### Chip

Figure 1 shows the waveforms for the top-level chip. These results match the pdf that was provided near the beginning of the project.




Figure 1: Testbench Waveforms for Chip

#### State Machine

Figure 2 shows the waveforms for the state machine. All the inputs and outputs are shown, along with the current state.




Figure 2: Testbench Waveforms for State Machine

### Cache Block

Figure 3 shows the waveforms for the cache block. This shows what happens when the cache is written to or read from.




Figure 3: Testbench Waveforms for Cache Block

## Work Breakdown

Breakdown of commits to the repo are listed here. This is a chronicle of all changes and updates that each person did over the course of the development of this project. Looking deeper into the commit history shows a list of all changes that were pushed to the repo and from which user. Clicking on any of the commits will show which files were changed, added, removed, or moved.

In terms of lines written by each person, more were written in Dan's commits due to his dealing with longer files, whereas Mick spent more time on creating more smaller low-level files that were used throughout the porject. The overall amount of code used in the final version of this VHDL library is fairly even with a similarly even split of the workload. Lastly, writing of the documentation for the project was done simultaneously by both team members through the use of live coding.

Moving forward, the plan for the layouts is to split up time on the primitives and then each work with the modules that we are most familiar with. This should result in an even time spent on the layouts as well as the VHDL.

#### Conclusion

This project has taught many different skills and tools to be used later in both of our careers. From learning more simple things such as Git and software control structures, to more specific to this class with VHDL and hierarchical design. We expect this to continue with the second half of the project with creating the layouts of the files and systems we designed to eventually have a fully functional cache system.

With all of this in mind this project has been a success in both learning and applying the topics learned in class as well as applicable to our careers as we prepare for our time after graduation.

## Appendix 1: VHDL Source Code

```
-- File: chip.vhd
-- Top level cache
library STD;
library IEEE;
use IEEE.std_logic_1164.all;
entity chip is
    port(
         cpu_add : in std_logic_vector(5 downto 0);
cpu_data : inout std_logic_vector(7 downto 0);
         cpu_rd_wrn : in std_logic;
         start : in std_logic;
         clk : in std_logic;
reset : in std_logic;
mem_data : in std_logic_vector(7 downto 0);
         Vdd : in std_logic;
                     : in std logic;
         Gnd
         busy : out std_logic;
mem_en : out std_logic;
mem_add : out std_logic_vector(5 downto 0)
     );
end chip;
architecture structural of chip is
    component tie_low
         port(
              output: out std_logic
         );
    end component;
    component tie_high
         port(
              output: out std_logic
         );
    end component;
     -- state machine
    component statemachine
         port(
              clk
                                : in std_logic;
              -- Inputs
              cpu_rd_wrn
cpu_start
                               : in std_logic;
              cpu_start
cpu_reset
                                : in std logic;
                               : in std_logic;
                               : in std_logic;
              count1
                                : in std_logic;
              count2
              hit miss
                               : in std logic;
              -- Outputs
                               : out std_logic;
              cpu_busy
```

```
: out std logic;
       cpu_data_oe : out std_logic;
mem_add_oe : out std_logic;
       mem enable : out std logic;
       cb d wr control : out std logic;
       cb ce
                  : out std_logic;
       cb rd wr
                      : out std_logic;
       cb_offset_control : out std_logic;
       tb ce
                      : out std logic;
                      : out std_logic;
       tb_rd_wr
       valid ce
                      : out std_logic;
       valid_ce_all
                      : out std logic;
       valid_rd_wr
valid_d_wr
                      : out std_logic;
                      : out std logic
   );
end component;
-- cache block
component cache_block
   port(
               : in std_logic_vector(7 downto 0);
       d_wr
       ce : in std logic;
       rd wr : in std logic;
       index0 : in std_logic;
       index1 : in std_logic;
       offset0 : in std logic;
       offset1 : in std logic;
       d_rd : out std_logic_vector(7 downto 0);
       clk : in std logic
   );
end component;
-- tag block
component tag block
   port(
               : in std logic vector(1 downto 0);
       d wr
               : in std_logic;
       ce
       rd wr : in std logic;
       index0 : in std_logic;
       index1 : in std logic;
       d_rd : out std_logic_vector(1 downto 0);
       clk
              : in std logic
   );
end component;
-- "valid" (4 cells of cache)
component cache cell1
   port(
       d wr
            : in std_logic;
       ce : in std_logic;
```

```
rd wr : in std logic;
       d rd : out std logic;
       clk
               : in std_logic
    );
end component;
component valid ce gen
    port(
       index0:
                       in std_logic;
                       in std_logic;
       index1:
       valid_ce:
                       in std_logic;
       valid_ce_all: in std_logic;
       valid ce0:
                      out std logic;
                      out std_logic;
       valid_ce1:
       valid ce2:
                      out std_logic;
       valid ce3:
                      out std_logic
    );
end component;
component Dlatch
    port ( d : in std_logic;
    clk : in std_logic;
    q : out std_logic;
    qbar: out std_logic);
end component;
component dlatch6
   port(
   d
            : in std_logic_vector(5 downto 0);
           : in std_logic;
    clk
           : out std logic vector(5 downto 0);
           : out std_logic_vector(5 downto 0)
   qbar
);
end component;
component dlatch8
   port(
   d
           : in std logic vector(7 downto 0);
    clk
           : in std_logic;
           : out std logic vector(7 downto 0);
           : out std logic vector(7 downto 0)
   qbar
);
end component;
component mux2
    port(
        input0 : in std_logic;
        input1 : in std_logic;
               : in std_logic;
       output : out std logic
    );
end component;
component bus creator2
   port(
       input1 : in std_logic;
        input0 : in std_logic;
```

```
output : out std_logic_vector(1 downto 0)
    );
end component;
component bus creator6
    port(
        input5 : in std_logic;
        input4 : in std logic;
        input3 : in std_logic;
        input2 : in std_logic;
input1 : in std_logic;
        input0 : in std logic;
        output : out std logic vector(5 downto 0)
    );
end component;
-- oe d
component output_enable8
    port(
              : in std logic vector(7 downto 0);
               : in std logic;
        oe
        output : out std logic vector(7 downto 0)
    );
end component;
-- oe a
component output_enable6
    port(
        input : in std_logic_vector(5 downto 0);
                : in std logic;
        output : out std_logic_vector(5 downto 0)
    );
end component;
-- counter
component counter5
    port(
        clk : in std_logic;
        ce : in std_logic;
        rst : in std_logic;
           : out std logic vector(4 downto 0)
    );
end component;
component comparator5s
    port(
                  : in std_logic_vector(4 downto 0);
        input1
        input2 0 : in std logic;
        input2_1
                   : in std_logic;
        input2_2
                   : in std logic;
        input2 3
                  : in std logic;
        input2 4 : in std logic;
        output : out std_logic
    );
end component;
-- hit miss detector
component hit_miss_detector
    port(
        input1 : in std logic vector(1 downto 0);
```

```
input2 : in std_logic_vector(1 downto 0);
         valid : in std logic;
         output : out std_logic
     );
 end component;
 for tie low 0: tie low use entity work.tie low(structural);
 for tie high 0: tie high use entity work.tie high(structural);
 for latch_cpu_add: dlatch6 use entity work.dlatch6(structural);
 for latch cpu data: dlatch8 use entity work.dlatch8(structural);
 for latch cpu rd wrn: Dlatch use entity work.Dlatch(structural);
 for sm: statemachine use entity work.statemachine(structural);
 for counter: counter5 use entity work.counter5(structural);
 for comp 0, comp 1: comparator5s use entity work.comparator5s(structural);
 for mux2 0, mux2 1, mux2 2, mux2 3, mux2 4, mux2 5, mux2 6, mux2 7, mux2 8,
     mux2 9
     : mux2 use entity work.mux2(structural);
 for cb: cache block use entity work.cache block(structural);
for bus_creator2_tb_d_wr, bus_creator2_hm_tag: bus_creator2 use entity work.bus_creator2(structuration)
 for tb: tag block use entity work.tag block(structural);
 for valid ce gen 0: valid ce gen use entity work.valid ce gen(structural);
 for valid0, valid1, valid2, valid3
     : cache_cell1 use entity work.cache_cell1(structural);
 for hm: hit miss detector use entity work.hit miss detector(structural);
 for oe cpu data: output enable8 use entity work.output enable8(structural);
 for bus creator6 mem add: bus creator6 use entity work.bus creator6(structural);
 for oe mem add: output enable6 use entity work.output enable6(structural);
 signal b0, b1: std_logic;
 signal cpu add stored: std logic vector(5 downto 0);
 signal cpu rd wrn stored: std logic;
 signal cpu_data_stored: std_logic_vector(7 downto 0);
 signal counter_ce, counter_rst: std_logic;
 signal counter q: std logic vector(4 downto 0);
 signal count to 7, count to 15: std logic;
```

```
signal cb d wr control: std logic;
    signal cb d wr: std logic vector(7 downto 0);
    signal cb offset control, cb offset0, cb offset1: std logic;
    signal cb ce, cb rd wr: std logic;
    signal cb d rd: std logic vector(7 downto 0);
    signal tb ce, tb rd wr: std logic;
    signal tb d wr, tb d rd: std logic vector(1 downto 0);
    signal valid ce, valid ce all, valid rd wr, valid d wr, valid d rd: std logic;
    signal valid_ce0, valid_ce1, valid_ce2, valid_ce3: std_logic;
    signal hit miss: std logic;
    signal hm tag: std logic vector(1 downto 0);
    signal mem add out: std logic vector(5 downto 0);
    signal cpu_data_oe, mem_add_oe: std_logic;
begin
    tie low 0: tie low port map(b0);
   tie high 0: tie high port map(b1);
    latch cpu add: dlatch6 port map(cpu add, start, cpu add stored, open);
    latch cpu rd wrn: Dlatch port map(cpu rd wrn, start, cpu rd wrn stored, open);
    latch cpu data: dlatch8 port map(cpu data, start, cpu data stored, open);
    sm: statemachine port map(
        clk,
        cpu rd wrn stored, start, reset,
        count_to_7, count_to_15,
        hit_miss,
        busy,
        counter ce, counter rst,
        cpu data oe, mem add oe,
        mem en,
        cb_d_wr_control,
        cb_ce, cb_rd_wr,
        cb offset control,
        tb ce, tb rd wr,
        valid ce, valid ce all,
        valid rd wr, valid d wr
    );
    counter: counter5 port map(clk, counter ce, counter rst, counter q);
    -- compare counter5 to 2 values (7 and 15)
    comp 0: comparator5s port map(counter q, b1, b1, b1, b0, b0, count to 7);
    comp_1: comparator5s port map(counter_q, b1, b1, b1, b1, b0, count_to_15);
    -- Select the data given to the cache
    mux2 0: mux2 port map(cpu_data_stored(0), mem_data(0), cb_d_wr_control, cb_d_wr(0));
    mux2 1: mux2 port map(cpu data stored(1), mem data(1), cb d wr control, cb d wr(1));
    mux2 2: mux2 port map(cpu data stored(2), mem data(2), cb d wr control, cb d wr(2));
    mux2 3: mux2 port map(cpu data stored(3), mem data(3), cb d wr control, cb d wr(3));
    mux2_4: mux2 port map(cpu_data_stored(4), mem_data(4), cb_d_wr_control, cb_d_wr(4));
    mux2 5: mux2 port map(cpu data stored(5), mem data(5), cb d wr control, cb d wr(5));
```

```
mux2_6: mux2 port map(cpu_data_stored(6), mem_data(6), cb_d_wr_control, cb_d_wr(6));
    mux2 7: mux2 port map(cpu data stored(7), mem data(7), cb d wr control, cb d wr(7));
    -- Select the offset given to the cache
   mux2_8: mux2 port map(cpu_add_stored(0), counter_q(1), cb_offset_control, cb_offset0);
   mux2 9: mux2 port map(cpu add stored(1), counter q(2), cb offset control, cb offset1);
    cb: cache block port map(
        cb d wr, cb ce, cb rd wr,
        cpu add stored(2), cpu add stored(3), cb offset0, cb offset1,
        cb d rd, clk
    );
  bus creator2 tb d wr: bus creator2 port map(cpu add stored(5), cpu add stored(4), tb d wr);
  tb: tag_block port map(tb_d_wr, tb_ce, tb_rd_wr, cpu_add_stored(2), cpu_add_stored(3), tb_d_rd, cl
   valid_ce_gen_0: valid_ce_gen port map(
        cpu_add_stored(2), cpu_add_stored(3),
        valid_ce, valid_ce_all,
        valid ce0, valid ce1, valid ce2, valid ce3
    );
    valid0: cache_cell1 port map(valid_d_wr, valid_ce0, valid_rd_wr, valid_d_rd, clk);
    valid1: cache cell1 port map(valid d wr, valid ce1, valid rd wr, valid d rd, clk);
    valid2: cache cell1 port map(valid d wr, valid ce2, valid rd wr, valid d rd, clk);
    valid3: cache cell1 port map(valid d wr, valid ce3, valid rd wr, valid d rd, clk);
  bus creator2 hm tag: bus creator2 port map(cpu add stored(3), cpu add stored(2), hm tag);
    hm: hit_miss_detector port map(tb_d_rd, hm_tag, valid_d_rd, hit_miss);
   oe_cpu_data: output_enable8 port map(cb_d_rd, cpu_data_oe, cpu_data);
    bus creator6 mem add: bus creator6 port map(
        cpu_add_stored(5),
        cpu_add_stored(4),
        cpu_add_stored(3),
        cpu add stored(2),
        b0, b0,
        mem add out
    );
    oe mem add: output enable6 port map(mem add out, mem add oe, mem add);
end structural;
-- File: basics/buff.vhd
-- Buffer using 2 inverters
library STD;
library IEEE;
use IEEE.std_logic_1164.all;
entity buff is
    port(
                : in std logic;
        input
        output : out std_logic
    );
end buff;
```

```
architecture structural of buff is
    component inverter
        port(
            input : in std_logic;
            output : out std_logic
        );
   end component;
    for inverter_0, inverter_1: inverter use entity work.inverter(structural);
    signal x: std_logic;
begin
    inverter_0: inverter port map(input, x);
    inverter_1: inverter port map(x, output);
end structural;
-- File: basics/bus_creator2.vhd
-- 2 bit bus creator, converts 2 input bits to a single bus
library STD;
library IEEE;
use IEEE.std_logic_1164.all;
entity bus_creator2 is
    port(
        input1 : in std logic;
        input0 : in std logic;
        output : out std_logic_vector(1 downto 0)
    );
end bus_creator2;
architecture structural of bus_creator2 is
    component buff
        port(
            input : in std_logic;
            output : out std_logic
        );
   end component;
    for buff_0, buff_1: buff use entity work.buff(structural);
begin
    buff 0: buff port map(input0, output(0));
   buff_1: buff port map(input1, output(1));
end structural;
-- File: basics/bus_creator6.vhd
-- 6 bit bus creator, converts 6 input lines into a single 6 bit bus
```

```
library STD;
library IEEE;
use IEEE.std logic 1164.all;
entity bus_creator6 is
    port(
        input5 : in std_logic;
        input4 : in std logic;
        input3 : in std_logic;
        input2 : in std_logic;
input1 : in std_logic;
        input0 : in std logic;
        output : out std logic vector(5 downto 0)
    );
end bus_creator6;
architecture structural of bus_creator6 is
    component buff
        port(
            input : in std logic;
            output : out std_logic
    end component;
   for buff 0, buff 1, buff 2, buff 3, buff 4, buff 5: buff use entity work.buff(structural);
begin
    buff_0: buff port map(input0, output(0));
    buff_1: buff port map(input1, output(1));
    buff 2: buff port map(input2, output(2));
    buff 3: buff port map(input3, output(3));
    buff 4: buff port map(input4, output(4));
    buff_5: buff port map(input5, output(5));
end structural;
-- File: basics/comparator2.vhd
-- 2-bit comparator
-- Outputs 1 when inputs are equal
library STD;
library IEEE;
use IEEE.std_logic_1164.all;
entity comparator2 is
    port(
        input1 : in std logic vector(1 downto 0);
        input2 : in std_logic_vector(1 downto 0);
        output : out std_logic
    );
end comparator2;
architecture structural of comparator2 is
    component xor2
```

```
port(
            input1 : in std_logic;
            input2 : in std_logic;
            output : out std_logic
        );
   end component;
   component nor2
       port(
            input1 : in std logic;
            input2 : in std_logic;
            output : out std_logic
        );
   end component;
   for xor2 0, xor2 1: xor2 use entity work.xor2(structural);
   for nor2_0: nor2 use entity work.nor2(structural);
   signal x, y: std_logic;
begin
   xor2_0: xor2 port map(input1(0), input2(0), x);
   xor2_1: xor2 port map(input1(1), input2(1), y);
   nor2 0: nor2 port map(x, y, output);
end structural;
-- File: basics/comparator5s.vhd
-- 5 bit comparator (different types of inputs)
-- outputs 1 when input1 and all equivalent bits of input2 are equal
library STD;
library IEEE;
use IEEE.std_logic_1164.all;
entity comparator5s is
   port(
                  : in std logic vector(4 downto 0);
        input1
        input2_0 : in std_logic;
        input2_1 : in std_logic;
        input2_2 : in std_logic;
        input2 3
                 : in std_logic;
        input2_4 : in std_logic;
        output
                   : out std_logic
    );
end comparator5s;
architecture structural of comparator5s is
    component xor2
        port(
            input1 : in std_logic;
            input2 : in std logic;
            output : out std_logic
        );
   end component;
```

```
component nor2
        port(
            input1 : in std_logic;
            input2 : in std_logic;
            output : out std_logic
        );
    end component;
    component or4
        port(
            input1 : in std logic;
            input2 : in std logic;
            input3 : in std_logic;
            input4 : in std logic;
            output : out std logic
        );
    end component;
    for xor2 0, xor2 1, xor2 2, xor2 3, xor2 4: xor2 use entity work.xor2(structural);
    for nor2 0: nor2 use entity work.nor2(structural);
    for or4_0: or4 use entity work.or4(structural);
    signal a,b,c,d,e,f: std_logic;
begin
    xor2 0: xor2 port map(input1(0), input2 0, a);
    xor2_1: xor2 port map(input1(1), input2_1, b);
    xor2_2: xor2 port map(input1(2), input2_2, c);
    xor2 3: xor2 port map(input1(3), input2 3, d);
    xor2 4: xor2 port map(input1(4), input2 4, e);
    or4 0: or4 port map(a, b, c, d, f);
    nor2_0: nor2 port map(f, e, output);
end structural;
-- File: basics/decoder2to4.vhd
library STD;
library IEEE;
use IEEE.std_logic_1164.all;
entity decoder2to4 is
   port(
        input0 : in std_logic;
        input1 : in std logic;
        output0 : out std_logic;
        output1 : out std logic;
        output2 : out std_logic;
        output3 : out std_logic
    );
end decoder2to4;
architecture structural of decoder2to4 is
    -- components
```

```
component and2
        port(
            input1 : in std_logic;
            input2 : in std_logic;
            output : out std logic
    end component;
    component inverter
        port(
            input : in std_logic;
            output : out std_logic
    end component;
    for and2_0, and2_1, and2_2, and2_3: and2 use entity work.and2(structural);
    for inv_0, inv_1: inverter use entity work.inverter(structural);
    -- optional wires
    signal inOn: std logic;
    signal in1n: std_logic;
begin
    inv 0: inverter port map(input0, in0n);
    inv_1: inverter port map(input1, inln);
    and2 0: and2 port map(in0n, in1n, output0);
    and2_1: and2 port map(input0, in1n, output1);
    and2_2: and2 port map(in0n, input1, output2);
    and2_3: and2 port map(input0, input1, output3);
end structural;
-- File: basics/decoder3to8.vhd
library STD;
library IEEE;
use IEEE.std_logic_1164.all;
entity decoder3to8 is
    port(
               : in std logic;
        input0 : in std logic;
        input1 : in std_logic;
input2 : in std_logic;
        output0 : out std logic;
        output1 : out std_logic;
        output2 : out std_logic;
        output3 : out std_logic;
        output4 : out std logic;
        output5 : out std logic;
        output6 : out std_logic;
        output7 : out std_logic
    );
end decoder3to8;
architecture structural of decoder3to8 is
```

```
component and3
        port(
            input1 : in std_logic;
            input2 : in std_logic;
            input3 : in std_logic;
            output : out std_logic
        );
    end component;
    component and2
        port(
            input1 : in std logic;
            input2 : in std logic;
            output : out std logic
        );
    end component;
    component inverter
        port(
            input
                    : in std logic;
            output : out std_logic
        );
    end component;
  for and 30, and 31, and 32, and 33, and 34, and 55, and 56, and 75; and 30se entity work.and 3(structure)
  for and 20, and 21, and 22, and 23, and 24, and 25, and 26, and 27: and 2 use entity work.and 2(structure)
    for inv 0, inv 1, inv 2: inverter use entity work.inverter(structural);
    signal inOn, in1n, in2n: std logic;
    signal o0, o1, o2, o3, o4, o5, o6, o7: std_logic;
begin
    inv_0: inverter port map(input0, in0n);
    inv 1: inverter port map(input1, inln);
    inv_2: inverter port map(input2, in2n);
    and3_0: and3 port map(in0n, in1n, in2n, o0);
    and3_1: and3 port map(input0, in1n, in2n, o1);
    and3_2: and3 port map(in0n, input1, in2n, o2);
    and3_3: and3 port map(input0, input1, in2n, o3);
    and3 4: and3 port map(in0n, in1n, input2, o4);
    and3 5: and3 port map(input0, in1n, input2, o5);
    and3 6: and3 port map(in0n, input1, input2, o6);
    and3 7: and3 port map(input0, input1, input2, o7);
    and2_0: and2 port map(o0, en, output0);
    and2_1: and2 port map(o1, en, output1);
    and2_2: and2 port map(o2, en, output2);
    and2 3: and2 port map(o3, en, output3);
    and2 4: and2 port map(o4, en, output4);
    and2_5: and2 port map(o5, en, output5);
    and2_6: and2 port map(o6, en, output6);
    and2 7: and2 port map(o7, en, output7);
end structural;
```

```
-- File: basics/decoder4to16.vhd
library STD;
library IEEE;
use IEEE.std logic 1164.all;
entity decoder4to16 is
   port(
                  : in std logic vector(3 downto 0);
        input
                  : out std_logic;
        output0
       output6
                  : out std logic;
        output7
                  : out std logic;
       output8 : out std_logic;
output9 : out std_logic;
        output10 : out std logic;
       output11 : out std_logic;
output12 : out std_logic;
        output13 : out std_logic;
        output14 : out std_logic;
        output15 : out std logic
    );
end decoder4to16;
architecture structural of decoder4to16 is
    -- components
    component decoder3to8
        port(
                : in std logic;
            input0 : in std_logic;
            input1 : in std logic;
            input2 : in std logic;
            output0 : out std logic;
            output1 : out std_logic;
            output2 : out std_logic;
            output3 : out std_logic;
            output4 : out std_logic;
            output5 : out std logic;
            output6 : out std logic;
            output7 : out std_logic
        );
    end component;
    component inverter
        port(
            input : in std logic;
            output : out std_logic
    end component;
    for dec3to8 0, dec3to8 1: decoder3to8 use entity work.decoder3to8(structural);
    for inv 0: inverter use entity work.inverter(structural);
```

```
signal input3bar: std_logic;
begin
    inv 0: inverter port map(input(3), input3bar);
  dec3to8 0: decoder3to8 port map(input3bar, input(0), input(1), input(2), output0, output1, output2
  dec3to8 1: decoder3to8 port map(input(3), input(0), input(1), input(2), output8, output9, output10
end structural;
-- File: basics/dffer4.vhd
-- 4-bit register using dffer
library STD;
library IEEE;
use IEEE.std_logic_1164.all;
entity dffer4 is
    port(
        d
                : in std_logic_vector(3 downto 0);
                : in std_logic;
        clk
                : in std_logic;
        ce
                : in std logic;
        rst
                : out std logic vector(3 downto 0);
                : out std logic vector(3 downto 0)
        gbar
    );
end dffer4;
architecture structural of dffer4 is
    component dffer
        port(
                    : in std_logic;
                    : in std logic;
            clk
                    : in std logic;
            ce
                    : in std_logic;
                    : out std logic;
                    : out std_logic
            gbar
        );
   end component;
    for dffer 0, dffer 1, dffer 2, dffer 3
        : dffer use entity work.dffer(structural);
begin
    dffer_0: dffer port map(d(0), clk, ce, rst, q(0), qbar(0));
    dffer_1: dffer port map(d(1), clk, ce, rst, q(1), qbar(1));
    dffer_2: dffer port map(d(2), clk, ce, rst, q(2), qbar(2));
    dffer_3: dffer port map(d(3), clk, ce, rst, q(3), qbar(3));
end structural;
-- File: basics/dffer.vhd
-- Negative edge-triggered DFF with chip enable and synchronous reset
```

```
library STD;
library IEEE;
use IEEE.std_logic_1164.all;
entity dffer is
    port(
        d
                : in std_logic;
        clk
               : in std logic;
                : in std_logic;
                : in std_logic;
        rst
                : out std_logic;
        qbar
                : out std_logic
    );
end dffer;
architecture structural of dffer is
    component dff
        port(
                    : in std_logic;
                    : in std_logic;
            clk
                    : out std_logic;
            gbar
                    : out std_logic
        );
   end component;
    component and2
        port(
            input1 : in std_logic;
            input2 : in std_logic;
            output : out std_logic
        );
    end component;
    component inverter
        port(
            input : in std_logic;
            output : out std_logic
        );
    end component;
    component mux2
        port(
            input0 : in std_logic;
            input1 : in std_logic;
                    : in std_logic;
            output : out std_logic
        );
    end component;
    component buff
        port(
                    : in std_logic;
            input
            output : out std_logic
        );
    end component;
    for dff 0: dff use entity work.dff(structural);
```

```
for and2_0: and2 use entity work.and2(structural);
    for inverter 0: inverter use entity work.inverter(structural);
    for mux2 0: mux2 use entity work.mux2(structural);
    for buff_0: buff use entity work.buff(structural);
    signal rstn, de, dg, qi: std_logic;
    inverter 0: inverter port map(rst, rstn);
    mux2_0: mux2 port map(qi, d, ce, de);
    and2 0: and2 port map(de, rstn, dg);
    dff 0: dff port map(dg, clk, qi, qbar);
   buff_0: buff port map(qi, q);
end structural;
-- File: basics/dlatch6.vhd
library STD;
library IEEE;
use IEEE.std logic 1164.all;
entity dlatch6 is
    port(
                : in std_logic_vector(5 downto 0);
        clk
               : in std_logic;
               : out std logic vector(5 downto 0);
                : out std logic vector(5 downto 0)
        qbar
    );
end dlatch6;
architecture structural of dlatch6 is
    component Dlatch
        port ( d : in std_logic;
         clk : in std_logic;
         q : out std_logic;
         qbar: out std_logic);
    end component;
    for dl_0, dl_1, dl_2, dl_3, dl_4, dl_5: Dlatch use entity work.Dlatch(structural);
begin
    dl_0: Dlatch port map(d(0), clk, q(0), qbar(0));
    dl_1: Dlatch port map(d(1), clk, q(1), qbar(1));
    dl_2: Dlatch port map(d(2), clk, q(2), qbar(2));
    dl_3: Dlatch port map(d(3), clk, q(3), qbar(3));
    dl_4: Dlatch port map(d(4), clk, q(4), qbar(4));
    dl_5: Dlatch port map(d(5), clk, q(5), qbar(5));
end structural;
-- File: basics/dlatch8.vhd
```

```
library STD;
library IEEE;
use IEEE.std logic 1164.all;
entity dlatch8 is
    port(
                : in std logic vector(7 downto 0);
        d
        clk
                : in std logic;
                : out std logic vector(7 downto 0);
        gbar
                : out std logic vector(7 downto 0)
    );
end dlatch8;
architecture structural of dlatch8 is
    component Dlatch
        port ( d
                   : in std_logic;
         clk : in std_logic;
         q : out std_logic;
         qbar: out std_logic);
    end component;
  for dl_0, dl_1, dl_2, dl_3, dl_4, dl_5, dl_6, dl_7: Dlatch use entity work.Dlatch(structural);
begin
    dl 0: Dlatch port map(d(0), clk, q(0), qbar(0));
    dl_1: Dlatch port map(d(1), clk, q(1), qbar(1));
    dl_2: Dlatch port map(d(2), clk, q(2), qbar(2));
    dl_3: Dlatch port map(d(3), clk, q(3), qbar(3));
    dl_4: Dlatch port map(d(4), clk, q(4), qbar(4));
    dl_5: Dlatch port map(d(5), clk, q(5), qbar(5));
    dl 6: Dlatch port map(d(6), clk, q(6), qbar(6));
    dl_7: Dlatch port map(d(7), clk, q(7), qbar(7));
end structural;
-- File: basics/encoder16to4.vhd
library STD;
library IEEE;
use IEEE.std_logic_1164.all;
entity encoder16to4 is
    port(
                    : in std logic;
        input0
        input1
                   : in std_logic;
        input2
                   : in std logic;
        input3
                   : in std_logic;
                   : in std logic;
        input4
                   : in std logic;
        input5
        input6
                   : in std logic;
        input7
                   : in std logic;
                   : in std_logic;
        input8
        input9
                  : in std_logic;
        input10
                  : in std logic;
                  : in std logic;
        input11
                : in std_logic;
        input12
        input13
                  : in std logic;
```

```
input14 : in std logic;
        input15 : in std_logic;
output : out std_logic_vector(3 downto 0)
    );
end encoder16to4;
architecture structural of encoder16to4 is
    component or4
        port(
            input1: in std logic;
            input2: in std_logic;
            input3: in std logic;
            input4: in std logic;
            output: out std logic
        );
    end component;
    component or2
        port(
            input1: in std logic;
            input2: in std logic;
            output: out std_logic
        );
    end component;
    for or4 0, or4 1, or4 2, or4 3, or4 4, or4 5,
        or4 6, or4 7: or4 use entity work.or4(structural);
    for or2_0, or2_1, or2_2, or2_3: or2 use entity work.or2(structural);
    signal a,b,c,d,e,f,g,h: std logic;
begin
    -- 00 = odds
    or4_0 : or4 port map(input1, input3, input5, input7, a);
    or4 1 : or4 port map(input9, input11, input13, input15, b);
    or2_0 : or2 port map(a,b, output(0));
    -- o1 = 2,3,6,7,10,11,14,15,18,19,22,23,26,27,30,31
    or4_2 : or4 port map(input2, input3, input6, input7, c);
    or4 3 : or4 port map(input10, input11, input14, input15, d);
    or2_1 : or2 port map(c,d, output(1));
    -- o2 = 4-7, 12-15, 20-23, 28-31
    or4 4 : or4 port map(input4, input5, input6, input7, e);
    or4_5 : or4 port map(input12, input13, input14, input15, f);
    or2 2 : or2 port map(e,f, output(2));
    -- o3 = 8-15, 24-31
    or4_6 : or4 port map(input8, input9, input10, input11, g);
    or4_7 : or4 port map(input12, input13, input14, input15, h);
    or2_3 : or2 port map(g,h, output(3));
end structural;
```

```
-- File: basics/mux2.vhd
-- 2-to-1 mux
library STD;
library IEEE;
use IEEE.std_logic_1164.all;
entity mux2 is
   port(
        input0 : in std logic;
        input1 : in std_logic;
                : in std logic;
        output : out std logic
    );
end mux2;
architecture structural of mux2 is
    component or2
        port(
            input1 : in std logic;
            input2 : in std_logic;
            output : out std_logic
        );
   end component;
    component and2
        port(
            input1 : in std_logic;
            input2 : in std_logic;
            output : out std logic
        );
    end component;
    component inverter
        port(
            input : in std_logic;
            output : out std logic
        );
    end component;
    for or2_0: or2 use entity work.or2(structural);
    for and2 0, and2 1: and2 use entity work.and2(structural);
    for inverter 0: inverter use entity work.inverter(structural);
    signal sn, in0g, in1g: std_logic;
begin
    inverter_0: inverter port map(s, sn);
    and2 0: and2 port map(input0, sn, in0g);
    and2_1: and2 port map(input1, s, in1g);
    or2 0: or2 port map(in0g, in1g, output);
end structural;
```

```
-- File: cache/cache_4byte.vhd
-- 4-byte cache row
library STD;
library IEEE;
use IEEE.std_logic_1164.all;
entity cache 4byte is
   port(
                : in std_logic_vector(7 downto 0);
        d wr
                : in std_logic;
        ce
        rd wr : in std logic;
        -- need decode bits
                : in std logic;
        a0
        a1
                : in std_logic;
        d rd
                : out std_logic_vector(7 downto 0);
        clk
                : in std_logic
    );
end cache 4byte;
architecture structural of cache 4byte is
    -- components
    component cache cell8
        port(
                    : in std logic vector(7 downto 0);
            d wr
                    : in std_logic;
            ce
            rd wr : in std logic;
                    : out std_logic_vector(7 downto 0);
            d rd
            clk
                    : in std logic
        );
    end component;
    component decoder2to4
        port(
            input0 : in std logic;
            input1 : in std logic;
            output0 : out std_logic;
            output1 : out std_logic;
            output2 : out std_logic;
            output3 : out std_logic
        );
    end component;
    component and2
        port(
            input1 : in std logic;
            input2 : in std_logic;
            output : out std logic
        );
    end component;
  for cell8 0, cell8 1, cell8 2, cell8 3: cache cell8 use entity work.cache cell8(structural);
    for decoder: decoder2to4 use entity work.decoder2to4(structural);
    for and 20, and 21, and 22, and 3: and 2 use entity work.and 2(structural);
    signal ce0, ce1, ce2, ce3: std_logic;
```

```
signal ce0g, ce1g, ce2g, ce3g: std_logic;
begin
    decoder: decoder2to4 port map(a0, a1, ce0, ce1, ce2, ce3);
    and2_0: and2 port map(ce, ce0, ce0g);
    and2_1: and2 port map(ce, ce1, ce1g);
    and2 2: and2 port map(ce, ce2, ce2g);
    and2_3: and2 port map(ce, ce3, ce3g);
    cell8_0: cache_cell8 port map(d_wr, ce0g, rd_wr, d_rd, clk);
    cell8_1: cache_cell8 port map(d_wr, celg, rd_wr, d_rd, clk);
    cell8_2: cache_cell8 port map(d_wr, ce2g, rd_wr, d_rd, clk);
    cell8 3: cache cell8 port map(d wr, ce3g, rd wr, d rd, clk);
end structural;
-- File: cache/cache_block.vhd
-- cache block of 4 rows
library STD;
library IEEE;
use IEEE.std_logic_1164.all;
entity cache block is
    port(
                : in std_logic_vector(7 downto 0);
        d wr
                : in std_logic;
        ce
        rd wr
               : in std_logic;
        index0 : in std logic;
        index1 : in std logic;
        offset0 : in std_logic;
        offset1 : in std_logic;
        d rd
               : out std_logic_vector(7 downto 0);
        clk
                : in std_logic
    );
end cache block;
architecture structural of cache_block is
    -- components
    component cache 4byte
        port(
                    : in std logic vector(7 downto 0);
                    : in std_logic;
            ce
                  : in std logic;
            rd wr
                    : in std_logic;
            a0
                    : in std logic;
            a1
            d_rd : out std_logic_vector(7 downto 0);
            clk
                    : in std logic
        );
    end component;
    component decoder2to4
        port(
            input0 : in std_logic;
            input1 : in std_logic;
```

```
output0 : out std logic;
            output1 : out std logic;
            output2 : out std_logic;
            output3 : out std_logic
        );
    end component;
    component and2
        port(
            input1 : in std logic;
            input2 : in std_logic;
            output : out std logic
        );
    end component;
    for row 0, row 1, row 2, row 3: cache 4byte use entity work.cache 4byte(structural);
    for decoder: decoder2to4 use entity work.decoder2to4(structural);
    for and2_0, and2_1, and2_2, and2_3: and2 use entity work.and2(structural);
    signal ce0, ce1, ce2, ce3: std logic;
    signal ce0g, ce1g, ce2g, ce3g: std logic;
begin
    decoder: decoder2to4 port map(index0, index1, ce0, ce1, ce2, ce3);
    and2 0: and2 port map(ce, ce0, ce0g);
    and2 1: and2 port map(ce, ce1, ce1g);
    and2_2: and2 port map(ce, ce2, ce2g);
    and2_3: and2 port map(ce, ce3, ce3g);
    row_0: cache_4byte port map(d_wr, ce0g, rd_wr, offset0, offset1, d_rd, clk);
    row 1: cache 4byte port map(d wr, celg, rd wr, offset0, offset1, d rd, clk);
    row_2: cache_4byte port map(d_wr, ce2g, rd_wr, offset0, offset1, d_rd, clk);
    row_3: cache_4byte port map(d_wr, ce3g, rd_wr, offset0, offset1, d_rd, clk);
end structural;
-- File: cache/cache cell1.vhd
-- 1-bit cache cell, using positive edge-triggered dffer
library STD;
library IEEE;
use IEEE.std logic 1164.all;
entity cache_cell1 is
    port(
        d_wr
                : in std_logic;
                : in std logic;
        rd wr : in std logic;
        d rd
                : out std logic;
        clk
                : in std logic
    );
end cache cell1;
architecture structural of cache cell1 is
    component dffer
        port(
```

```
d
                   : in std logic;
                   : in std logic;
            clk
                   : in std_logic;
                  : in std_logic;
            rst
                   : out std logic;
                   : out std logic
            gbar
        );
   end component;
   component tx
        port(
                    : in std logic;
            selnot : in std logic;
            input : in std logic;
            output : out std logic
        );
   end component;
   component inverter
        port(
            input : in std_logic;
            output : out std logic
        );
   end component;
    component cache decoder
        port(
            ce : in std_logic;
            rd_wr
                   : in std_logic;
           we
                   : out std logic;
                   : out std logic
        );
   end component;
    component tie_low
        port(
            output: out std_logic
        );
   end component;
   for dffer_0: dffer use entity work.dffer(structural);
    for tx 0: tx use entity work.tx(structural);
    for inverter 0, inverter 1: inverter use entity work.inverter(structural);
    for cache decoder 0: cache decoder use entity work.cache decoder(structural);
    for tie_low_0: tie_low use entity work.tie_low(structural);
    signal we, re, re_n, q, b0, clkn: std_logic;
begin
   tie_low_0: tie_low port map(b0);
    inverter 0: inverter port map(clk, clkn);
   dffer_0: dffer port map(d wr, clkn, we, b0, q, open);
   tx 0: tx port map(re, re n, q, d_rd);
```

```
inverter_1: inverter port map(re, re_n);
    cache decoder 0: cache decoder port map(ce, rd wr, we, re);
end structural;
-- File: cache/cache cell2.vhd
-- 2-bit cache cell
library STD;
library IEEE;
use IEEE.std_logic_1164.all;
entity cache_cell2 is
   port(
                : in std_logic_vector(1 downto 0);
        d_wr
                : in std_logic;
        ce
        rd wr : in std logic;
        d rd
               : out std_logic_vector(1 downto 0);
        clk
                : in std_logic
    );
end cache cell2;
architecture structural of cache cell2 is
    component cache cell1
        port(
                   : in std_logic;
            d wr
                    : in std_logic;
            ce
            rd_wr : in std_logic;
            d rd : out std logic;
            clk
                   : in std logic
        );
   end component;
   for cache cell1 0, cache cell1 1: cache cell1 use entity work.cache cell1(structural);
begin
        cache_cell1_0: cache_cell1 port map(d_wr(0), ce, rd_wr, d_rd(0), clk);
        cache_cell1_1: cache_cell1 port map(d_wr(1), ce, rd_wr, d_rd(1), clk);
end structural;
-- File: cache/cache_cell8.vhd
-- 8-bit cache cell
library STD;
library IEEE;
use IEEE.std_logic_1164.all;
entity cache_cell8 is
    port(
                : in std logic vector(7 downto 0);
        d wr
                : in std_logic;
        ce
                : in std_logic;
        rd wr
                : out std_logic_vector(7 downto 0);
```

```
clk
                : in std_logic
    );
end cache cell8;
architecture structural of cache cell8 is
    component cache cell1
        port(
                    : in std logic;
            d wr
                    : in std logic;
            ce
                    : in std_logic;
            rd wr
            d rd
                    : out std_logic;
            clk
                    : in std logic
        );
    end component;
    for cache cell1 0, cache cell1 1, cache cell1 2, cache cell1 3,
        cache_cell1_4, cache_cell1_5, cache_cell1_6, cache_cell1_7
        : cache_cell1 use entity work.cache_cell1(structural);
begin
        cache cell1 0: cache cell1 port map(d wr(0), ce, rd wr, d rd(0), clk);
        cache_cell1_1: cache_cell1 port map(d_wr(1), ce, rd_wr, d_rd(1), clk);
        cache cell1 2: cache cell1 port map(d wr(2), ce, rd wr, d rd(2), clk);
        cache cell1 3: cache cell1 port map(d wr(3), ce, rd wr, d rd(3), clk);
        cache cell1 4: cache cell1 port map(d wr(4), ce, rd wr, d rd(4), clk);
        cache cell1 5: cache cell1 port map(d wr(5), ce, rd wr, d rd(5), clk);
        cache cell1 6: cache cell1 port map(d wr(6), ce, rd wr, d rd(6), clk);
        cache_cell1_7: cache_cell1 port map(d_wr(7), ce, rd_wr, d_rd(7), clk);
end structural;
-- File: cache/cache decoder.vhd
-- Decoder for cache cell
library STD;
library IEEE;
use IEEE.std_logic_1164.all;
entity cache_decoder is
    port(
                : in std logic;
                : in std logic;
        rd wr
                : out std logic;
        we
                : out std logic
        re
    );
end cache_decoder;
architecture structural of cache decoder is
    -- components
    component and2
        port(
            input1 : in std_logic;
            input2 : in std logic;
            output : out std_logic
        );
```

```
end component;
    component inverter
        port(
            input : in std_logic;
            output : out std_logic
        );
   end component;
    for and2_0, and2_1: and2 use entity work.and2(structural);
    for inv_0: inverter use entity work.inverter(structural);
    -- ce & rd wr = re
    -- ce & !rd wr = we
    signal x: std_logic;
begin
    inv 0: inverter port map(rd wr, x);
    and2_0: and2 port map(ce, rd_wr, re);
    and2_1: and2 port map(ce, x, we);
end structural;
-- File: cache/tag_block.vhd
-- 4 rows of 2 bits for tag within the cache
library STD;
library IEEE;
use IEEE.std_logic_1164.all;
entity tag_block is
    port(
                : in std logic vector(1 downto 0);
        d wr
                : in std_logic;
        ce
        rd wr : in std logic;
        index0 : in std_logic;
        index1 : in std_logic;
        d rd : out std logic vector(1 downto 0);
        clk
                : in std_logic
    );
end tag_block;
architecture structural of tag_block is
    component cache_cell2
        port(
            d wr
                    : in std_logic_vector(1 downto 0);
                    : in std_logic;
            ce
                   : in std_logic;
            rd wr
            d_rd : out std_logic_vector(1 downto 0);
            clk
                   : in std logic
        );
   end component;
```

```
component decoder2to4
        port(
            input0 : in std logic;
            input1 : in std_logic;
            output0 : out std_logic;
            output1 : out std_logic;
            output2 : out std_logic;
            output3 : out std logic
        );
    end component;
    component and2
        port(
            input1 : in std logic;
            input2 : in std logic;
            output : out std logic
        );
    end component;
    for row 0, row 1, row 2, row 3: cache cell2 use entity work.cache cell2(structural);
    for decoder: decoder2to4 use entity work.decoder2to4(structural);
    for and 20, and 21, and 22, and 3: and 2 use entity work.and 2(structural);
    signal ce0, ce1, ce2, ce3: std_logic;
    signal ce0g, ce1g, ce2g, ce3g: std_logic;
begin
    decoder: decoder2to4 port map(index0, index1, ce0, ce1, ce2, ce3);
    and2_0: and2 port map(ce, ce0, ce0g);
    and2 1: and2 port map(ce, ce1, ce1g);
    and2 2: and2 port map(ce, ce2, ce2g);
    and2_3: and2 port map(ce, ce3, ce3g);
    row_0: cache_cell2 port map(d_wr, ce0g, rd_wr, d_rd, clk);
    row 1: cache cell2 port map(d wr, celg, rd wr, d rd, clk);
    row 2: cache cell2 port map(d wr, ce2g, rd wr, d rd, clk);
    row 3: cache cell2 port map(d wr, ce3g, rd wr, d rd, clk);
end structural;
-- File: control/hit miss detector.vhd
-- Hit miss detector
-- takes the value of valid, and tag from both cache and
-- address to compare
library STD;
library IEEE;
use IEEE.std_logic_1164.all;
entity hit_miss_detector is
    port(
        input1 : in std logic vector(1 downto 0);
        input2 : in std logic vector(1 downto 0);
        valid : in std_logic;
        output : out std logic
    );
```

```
end hit_miss_detector;
architecture structural of hit miss detector is
    component and2
        port(
            input1 : in std_logic;
            input2 : in std_logic;
            output : out std logic
        );
    end component;
    component comparator2
        port(
            input1 : in std_logic_vector(1 downto 0);
            input2 : in std_logic_vector(1 downto 0);
            output : out std_logic
        );
    end component;
    for comp2 0: comparator2 use entity work.comparator2(structural);
    for and2 0: and2 use entity work.and2(structural);
    signal x: std logic;
begin
    -- valid & comparator2(input1, input2) == hit
    comp2_0: comparator2 port map(input1, input2, x);
    and2_0: and2 port map(valid, x, output);
end structural;
-- File: control/output enable6.vhd
-- Output enable module for C a and M d
-- controls when outputs are to be allowed out of the shared in/out pins, as well as memory address passo
library STD;
library IEEE;
use IEEE.std_logic_1164.all;
entity output enable6 is
    port(
                : in std_logic_vector(5 downto 0);
        input
                : in std logic;
        output : out std_logic_vector(5 downto 0)
    );
end output_enable6;
architecture structural of output_enable6 is
    component tx
        port(
                   : in std_logic;
            selnot : in std_logic;
            input : in std_logic;
            output : out std_logic
```

```
);
    end component;
    component inverter
        port(
            input : in std_logic;
            output : out std_logic
        );
   end component;
    for tx_0, tx_1, tx_2, tx_3, tx_4, tx_5: tx use entity work.tx(structural);
    for inv: inverter use entity work.inverter(structural);
    signal oe_n: std_logic;
begin
    inv: inverter port map(oe, oe_n);
   tx 0: tx port map(oe, oe n, input(0), output(0));
    tx 1: tx port map(oe, oe n, input(1), output(1));
    tx_2: tx port map(oe, oe_n, input(2), output(2));
   tx_3: tx port map(oe, oe_n, input(3), output(3));
    tx 4: tx port map(oe, oe n, input(4), output(4));
    tx 5: tx port map(oe, oe n, input(5), output(5));
end structural:
-- File: control/output_enable8.vhd
-- Output enable module for C_a and M_d
-- controls when outputs are to be allowed out of the shared in/out pins, as well as memory address passo
library STD;
library IEEE;
use IEEE.std_logic_1164.all;
entity output_enable8 is
    port(
                : in std_logic_vector(7 downto 0);
        input
                : in std_logic;
        output : out std_logic_vector(7 downto 0)
    );
end output_enable8;
architecture structural of output_enable8 is
    component tx
        port(
                    : in std_logic;
            sel
            selnot : in std_logic;
            input : in std_logic;
            output : out std_logic
    end component;
    component inverter
        port(
            input
                    : in std_logic;
```

```
output : out std_logic
        );
    end component;
   for tx_0, tx_1, tx_2, tx_3, tx_4, tx_5, tx_6, tx_7: tx use entity work.tx(structural);
   for inv: inverter use entity work.inverter(structural);
    signal oe n: std logic;
begin
   inv: inverter port map(oe, oe_n);
   tx 0: tx port map(oe, oe n, input(0), output(0));
    tx_1: tx port map(oe, oe_n, input(1), output(1));
    tx_2: tx port map(oe, oe_n, input(2), output(2));
    tx_3: tx port map(oe, oe_n, input(3), output(3));
    tx_4: tx port map(oe, oe_n, input(4), output(4));
    tx_5: tx port map(oe, oe_n, input(5), output(5));
    tx 6: tx port map(oe, oe n, input(6), output(6));
    tx_7: tx port map(oe, oe_n, input(7), output(7));
end structural;
-- File: control/statemachine notes.txt
--- Pseudocode output equations ---
[brackets] are bit positions of state code
"state" is the decimal value of [3:0]
cpu_busy =
    [3] or is_state04 or is_state06
counter ce =
    is_state12 or is_state13 or is_state08
counter_rst =
    is state06 or is state01
cpu data oe =
    is_state05 or is_state07
mem add oe =
    is_state12
mem enable =
    is_state12
cb d wr control =
    is state08
cb_ce =
    [3] xor [2]
cb rd wr =
    [3]' and [2]
cb offset control =
```

```
is_state08
tb ce =
   is state04 or is state08 or is state14
tb rd wr =
    is_state04 or is_state14
valid ce =
    is_state04 or is_state08 or is_state14
valid ce all =
    is_state01
valid rd wr =
    is_state04 or is_state14
valid_d_wr =
   is state08
-- File: control/statemachine.vhd
-- State machine for cache
library STD;
library IEEE;
use IEEE.std_logic_1164.all;
entity statemachine is
   port(
        clk
                : in std_logic;
        -- Inputs
        cpu_rd_wrn : in std_logic;
cpu_start : in std_logic;
cpu_reset : in std_logic;
                   : in std_logic;
: in std_logic;
        count1
        count2
       hit_miss
                   : in std_logic;
        -- Outputs
                 : out std_logic;
        cpu_busy
        counter_ce : out std_logic;
counter_rst : out std_logic;
       mem_enable : out std_logic;
        cb d wr control : out std logic;
        cb ce
                     : out std_logic;
        cb rd wr : out std logic;
```

```
cb offset control : out std logic;
                      : out std logic;
       tb ce
       tb_rd_wr
                      : out std_logic;
       valid ce : out std logic;
       valid ce all : out std logic;
       valid_rd_wr : out std_logic;
       valid_d_wr
                       : out std_logic
    );
end statemachine;
architecture structural of statemachine is
    component tie_high
       port(
           output: out std_logic
       );
   end component;
   component tie_low
       port(
           output: out std_logic
       );
   end component;
    component inverter
       port(
           input : in std_logic;
           output : out std_logic
       );
   end component;
    component and2
       port(
           input1 : in std_logic;
           input2 : in std_logic;
           output : out std_logic
       );
   end component;
   component and3
       port(
           input1 : in std_logic;
           input2 : in std logic;
           input3 : in std_logic;
           output : out std logic
       );
   end component;
    component and4
       port(
           input1 : in std_logic;
           input2 : in std_logic;
           input3 : in std_logic;
           input4 : in std_logic;
```

```
output : out std_logic
    );
end component;
component or2
    port(
        input1 : in std_logic;
        input2 : in std logic;
        output : out std_logic
    );
end component;
component or3
    port(
        input1 : in std_logic;
        input2 : in std logic;
        input3 : in std_logic;
        output : out std_logic
    );
end component;
component or4
    port(
        input1: in std_logic;
        input2: in std logic;
        input3: in std_logic;
        input4: in std logic;
        output: out std_logic
end component;
component xor2
    port(
        input1 : in std_logic;
        input2 : in std_logic;
        output : out std_logic
    );
end component;
component buff
    port(
        input
                : in std logic;
        output : out std_logic
end component;
component dffer4
    port(
                : in std_logic_vector(3 downto 0);
        d
                : in std logic;
                : in std_logic;
        ce
                : in std_logic;
                : out std logic vector(3 downto 0);
                : out std_logic_vector(3 downto 0)
        gbar
    );
end component;
```

```
component decoder4to16
   port(
       input
                   : in std logic vector(3 downto 0);
                   : out std logic;
       output0
       output1
                  : out std_logic;
       output2
                  : out std logic;
                  : out std logic;
       output3
       output4
                  : out std logic;
       output5
                  : out std logic;
       output6
                   : out std_logic;
       output7
                  : out std_logic;
       output8
                  : out std logic;
       output9
                  : out std logic;
       output10
                  : out std logic;
       output11 : out std logic;
       output12
                  : out std logic;
                   : out std logic;
       output13
                 : out std_logic;
       output14
                 : out std_logic
       output15
    );
end component;
component encoder16to4
   port(
                  : in std logic;
       input0
       input1
                   : in std_logic;
       input2
                  : in std logic;
       input3
                  : in std_logic;
                   : in std logic;
       input4
       input5
                  : in std logic;
       input6
                  : in std logic;
       input7
                   : in std logic;
                   : in std_logic;
       input8
       input9
                  : in std logic;
       input10
                  : in std logic;
                  : in std_logic;
       input11
       input12
                   : in std logic;
                  : in std logic;
       input13
       input14
                  : in std logic;
                   : in std logic;
       input15
                   : out std logic vector(3 downto 0)
       output
    );
end component;
for tie_high_0: tie_high use entity work.tie_high(structural);
for tie low 0: tie low use entity work.tie low(structural);
for inverter_0, inverter_1, inverter_2, inverter_3, inverter_4,
    inverter_5, inverter_6
    : inverter use entity work.inverter(structural);
for and 20, and 21, and 22, and 23, and 24, and 25, and 26
    : and2 use entity work.and2(structural);
for and3 0, and3 1, and3 2, and3 3, and3 4, and3 5, and3 6, and3 7,
```

```
and3 8, and3 9
     : and3 use entity work.and3(structural);
 for and4 0, and4 1, and4 2, and4 3: and4 use entity work.and4(structural);
 for or2 0, or2 1, or2 2, or2 3, or2 4, or2 5, or2 6, or2 7
     : or2 use entity work.or2(structural);
 for or3 0, or3 1, or3 2: or3 use entity work.or3(structural);
 for or4_0: or4 use entity work.or4(structural);
 for xor2 0: xor2 use entity work.xor2(structural);
 for buff_0, buff_1, buff_2, buff_3, buff_4, buff_5, buff_6, buff_7,
     buff_8, buff_9, buff_10
     : buff use entity work.buff(structural);
 for dffer4 0: dffer4 use entity work.dffer4(structural);
 for decoder4to16 0: decoder4to16 use entity work.decoder4to16(structural);
 for encoder16to4 0: encoder16to4 use entity work.encoder16to4(structural);
 -- Analog 1 and 0
 signal b1, b0: std_logic;
 -- Current state and next state
 signal state, nextstate: std_logic_vector(3 downto 0);
 -- Intermediate signals
 signal s3n, is_state_04_14, is_state_04_08_14: std_logic;
signal cpu_rd_wrn_n, cpu_start_n, cpu_reset_n, count1_n, count2_n, hit_miss_n: std_logic;
 signal s00, s01, s02, s03, s04, s05, s06, s07, s08, s09, s10, s11, s12,
     s13, s14
     : std_logic;
 signal is_state00, is_state01, is_state04, is_state05, is_state06,
     is state07, is state08, is state09, is state12, is state13,
     is state14, is state15
     : std logic;
 signal next00, next01, next04, next05, next06, next07, next08, next09,
     next12, next13, next14, next15
     : std logic;
 tie_high_0: tie_high port map(b1);
 tie low 0: tie low port map(b0);
 decoder4to16 0: decoder4to16 port map(
     state,
     is_state00, is_state01, open, open,
     is state04, is state05, is state06, is state07,
```

```
is_state08, is_state09, open, open,
    is state12, is state13, is state14, is state15
);
encoder16to4 0: encoder16to4 port map(
    next00, next01, b0, b0,
    next04, next05, next06, next07,
    next08, next09, b0, b0,
    next12, next13, next14, next15,
    nextstate
);
-- ----- Transition to next state and store ------
dffer4 0: dffer4 port map(nextstate, clk, b1, b0, state, open);
-- ----- Output logic ------
-- Intermediate signals
inverter_0: inverter port map(state(3), s3n);
or2_0: or2 port map(is_state04, is_state14, is_state_04_14);
or2_1: or2 port map(is_state_04_14, is_state08, is_state_04_08_14);
-- cpu busy
or3 0: or3 port map(state(3), is state04, is state06, cpu busy);
-- counter ce
or3_1: or3 port map(is_state12, is_state13, is_state08, counter_ce);
-- counter rst
or2_2: or2 port map(is_state06, is_state01, counter_rst);
-- cpu data oe
or2_3: or2 port map(is_state05, is_state07, cpu_data_oe);
-- mem add oe
buff 0: buff port map(is state12, mem add oe);
-- mem enable
buff_1: buff port map(is_state12, mem_enable);
-- cb d wr control
buff 2: buff port map(is state08, cb d wr control);
-- cb ce
xor2_0: xor2 port map(state(3), state(2), cb_ce);
-- cb rd wr
and2_0: and2 port map(s3n, state(2), cb_rd_wr);
-- cb offset control
buff_3: buff port map(is state08, cb offset control);
-- tb ce
buff 4: buff port map(is state 04 08 14, tb ce);
```

```
-- tb rd wr
   buff_5: buff port map(is state 04 14, tb rd wr);
   -- valid ce
   buff 6: buff port map(is state 04 08 14, valid ce);
   -- valid ce all
   buff 7: buff port map(is stateO1, valid ce all);
    -- valid rd wr
   buff_8: buff port map(is_state_04_14, valid_rd_wr);
    -- valid d wr
   buff_9: buff port map(is_state08, valid_d_wr);
    -- ----- Next state logic -----
   -- Intermediate signals
   inverter 1: inverter port map(cpu rd wrn, cpu rd wrn n);
   inverter 2: inverter port map(cpu start, cpu start n);
   inverter 3: inverter port map(cpu_reset, cpu_reset_n);
   inverter 4: inverter port map(count1, count1 n);
   inverter 5: inverter port map(count2, count2 n);
   inverter 6: inverter port map(hit miss, hit miss n);
   -- -> idle
   and3 0: and3 port map(is state00, cpu start n, cpu reset n, s00); -- idle -> idle
   and2_1: and2 port map(is_state07, cpu_reset_n, s01);
                                                             -- rd miss send -> idle
   and2_2: and2 port map(is_state05, cpu_reset_n, s02);
                                                                  -- rd_hit -> idle
   and2_3: and2 port map(is_state15, cpu_reset_n, s03);
                                                                  -- wr_miss -> idle
   and2 4: and2 port map(is state09, cpu reset n, s04);
                                                                  -- wr hit -> idle
   and3 1: and3 port map(is state01, cpu start n, cpu reset n, s05); -- reset -> idle
   or4 0: or4 port map(s00, s01, s02, s03, s06);
   or3 2: or3 port map(s06, s04, s05, next00);
   -- -> rd_init
   and4 0: and4 port map(is state00, cpu rd wrn, cpu start, cpu reset n, s07); -- idle -
> rd init
   and4 1: and4 port map(is_state01, cpu_rd_wrn, cpu_start, cpu_reset_n, s08); -- reset -
> rd init
   or2_4: or2 port map(s07, s08, next04);
   -- rd init -> rd miss mem enable
   and3 2: and3 port map(is state04, cpu reset n, hit miss n, next12);
   -- -> rd miss mem wait
   > rd miss mem wait
   and3 3: and3 port map(is state13, cpu reset n, count1 n, s10); -- rd miss mem wait -
> rd miss mem wait
   or2_5: or2 port map(s09, s10, next13);
   -- -> rd miss wr
   and3 4: and3 port map(is state13, cpu reset n, count1, s11); -- rd miss mem wait -
> rd miss wr
     and3 5: and3 port map(is state08, cpu reset n, count2 n, s12); -- rd miss wr -
> rd miss wr
```

```
or2 6: or2 port map(s11, s12, next08);
    -- rd miss wr -> rd miss rd
   and3 6: and3 port map(is state08, cpu reset n, count2, next06);
    -- rd miss rd -> rd miss send
   and2 6: and2 port map(is state06, cpu reset n, next07);
    -- rd init -> rd hit
   and3 7: and3 port map(is state04, cpu reset n, hit miss, next05);
    -- -> wr init
    and4 2: and4 port map(is state00, cpu rd wrn n, cpu start, cpu reset n, s13);
idle -> wr init
    and4_3: and4 port map(is_state01, cpu_rd_wrn_n, cpu_start, cpu_reset_n, s14);
reset -> wr init
   or2_7: or2 port map(s13, s14, next14);
    -- wr init -> wr miss
   and3 8: and3 port map(is state14, cpu reset n, hit miss n, next15);
    -- wr init -> wr hit
   and3 9: and3 port map(is state14, cpu reset n, hit miss, next09);
    -- any state -> reset
   buff_10: buff port map(cpu_reset, next01);
end structural;
-- File: control/valid ce gen.vhd
-- Generates ce for the 4 cache cells storing valid bits
library STD;
library IEEE;
use IEEE.std_logic_1164.all;
entity valid ce gen is
   port(
                       in std_logic;
       index0:
                     in std_logic;
       index1:
       valid_ce:
                     in std logic;
       valid ce all: in std logic;
       );
end valid_ce_gen;
architecture structural of valid_ce_gen is
    component decoder2to4
       port(
           input0 : in std_logic;
           input1 : in std_logic;
           output0 : out std_logic;
           output1 : out std_logic;
```

```
output2 : out std logic;
            output3 : out std_logic
        );
    end component;
    component and2
        port(
            input1 : in std logic;
            input2 : in std_logic;
            output : out std logic
        );
    end component;
    component or2
        port(
            input1 : in std_logic;
            input2 : in std_logic;
            output : out std_logic
        );
    end component;
    for decoder: decoder2to4 use entity work.decoder2to4(structural);
    for and 20, and 21, and 22, and 3: and 2 use entity work.and 2(structural);
    for or2 0, or2 1, or2 2, or2 3: or2 use entity work.or2(structural);
    signal vce0, vce1, vce2, vce3, vce0g, vce1g, vce2g, vce3g: std logic;
begin
    -- Determine which ce would be selected normally
    decoder: decoder2to4 port map(index0, index1, vce0, vce1, vce2, vce3);
    -- Gate with valid ce
    and2_0: and2 port map(vce0, valid_ce, vce0g);
    and2_1: and2 port map(vce1, valid_ce, vce1g);
    and2_2: and2 port map(vce2, valid_ce, vce2g);
    and2 3: and2 port map(vce3, valid ce, vce3g);
    -- Override with 1 if valid ce all is 1
    or2 0: or2 port map(vce0g, valid ce all, valid ce0);
    or2_1: or2 port map(vcelg, valid_ce_all, valid_cel);
    or2_2: or2 port map(vce2g, valid_ce_all, valid_ce2);
    or2 3: or2 port map(vce3q, valid ce all, valid ce3);
end structural;
-- File: counter/adder1.vhd
-- 1-bit full adder
library STD;
library IEEE;
use IEEE.std_logic_1164.all;
entity adder1 is
    port(
        input1
                    : in std_logic;
        input2
                    : in std_logic;
```

```
carryin : in std_logic;
sum : out std_logic;
        carryout : out std_logic
    );
end adder1:
architecture structural of adder1 is
    component xor2
        port(
            input1 : in std_logic;
            input2 : in std_logic;
            output : out std logic
        );
    end component;
    component and2
        port(
            input1 : in std_logic;
            input2 : in std_logic;
            output : out std logic
        );
    end component;
    component or3
        port(
            input1 : in std_logic;
            input2 : in std logic;
            input3 : in std_logic;
            output : out std logic
        );
    end component;
    for xor2_1, xor2_2: xor2 use entity work.xor2(structural);
    for and2_1, and2_2, and2_3: and2 use entity work.and2(structural);
    for or3_1: or3 use entity work.or3(structural);
    signal temp1, temp2, temp3, temp4: std logic;
begin
    xor2_1: xor2 port map (input1, input2, temp1);
    xor2_2: xor2 port map (carryin, temp1, sum);
    and2 1: and2 port map (input1, input2, temp2);
    and2 2: and2 port map (input1, carryin, temp3);
    and2_3: and2 port map (input2, carryin, temp4);
    or3_1: or3 port map (temp2, temp3, temp4, carryout);
end structural;
-- File: counter/adder5.vhd
-- 5-bit full adder
library STD;
library IEEE;
use IEEE.std_logic_1164.all;
```

```
entity adder5 is
   port(
               : in std_logic_vector(4 downto 0);
        input1
        input2
                  : in std logic vector(4 downto 0);
                  : in std logic;
        carryin
                    : out std logic vector(4 downto 0);
        sum
                  : out std logic
        carryout
    );
end adder5;
architecture structural of adder5 is
    component adder1
        port(
            input1
                      : in std logic;
            input2
                       : in std logic;
                       : in std_logic;
            carryin
                       : out std_logic;
            sum
                     : out std logic
            carryout
        ):
   end component;
  for adder1 0, adder1 1, adder1 2, adder1 3, adder1 4: adder1 use entity work.adder1(structural);
    signal ctemp: std logic vector(3 downto 0);
begin
    adder1_0: adder1 port map (input1(0), input2(0), carryin, sum(0), ctemp(0));
    adder1_1: adder1 port map (input1(1), input2(1), ctemp(0), sum(1), ctemp(1));
    adder1_2: adder1 port map (input1(2), input2(2), ctemp(1), sum(2), ctemp(2));
   adder1 3: adder1 port map (input1(3), input2(3), ctemp(2), sum(3), ctemp(3));
    adder1 4: adder1 port map (input1(4), input2(4), ctemp(3), sum(4), carryout);
end structural;
-- File: counter/buff5.vhd
-- 5-bit buffer
library STD;
library IEEE;
use IEEE.std logic 1164.all;
entity buff5 is
   port(
                : in std logic vector(4 downto 0);
        output : out std_logic_vector(4 downto 0)
    );
end buff5;
architecture structural of buff5 is
    component buff
        port(
                    : in std logic;
            output : out std_logic
        );
   end component;
```

```
for buff 0, buff 1, buff 2, buff 3, buff 4: buff use entity work.buff(structural);
begin
   buff_0: buff port map(input(0), output(0));
   buff_1: buff port map(input(1), output(1));
   buff_2: buff port map(input(2), output(2));
   buff 3: buff port map(input(3), output(3));
   buff_4: buff port map(input(4), output(4));
end structural;
-- File: counter/counter5.vhd
-- Negative edge-triggered 5-bit up-counter
library STD;
library IEEE;
use IEEE.std_logic_1164.all;
entity counter5 is
    port(
        clk : in std_logic;
        ce : in std_logic;
        rst : in std logic;
          : out std logic vector(4 downto 0)
    );
end counter5;
architecture structural of counter5 is
    component dffer5
        port(
                    : in std_logic_vector(4 downto 0);
            clk
                  : in std_logic;
                   : in std logic;
            ce
                  : in std logic;
            rst
                    : out std logic vector(4 downto 0);
            qbar : out std logic vector(4 downto 0)
        );
    end component;
    component adder5
        port(
                       : in std logic vector(4 downto 0);
            input1
                       : in std_logic_vector(4 downto 0);
            input2
                       : in std logic;
            carryin
                       : out std_logic_vector(4 downto 0);
            carryout
                       : out std logic
        );
    end component;
    component buff
        port(
            input
                    : in std logic;
            output : out std_logic
        );
    end component;
```

```
component buff5
        port(
            input : in std_logic_vector(4 downto 0);
            output : out std logic vector(4 downto 0)
    end component;
    component tie high
        port(
            output: out std_logic
        );
    end component;
    component tie_low
        port(
            output: out std_logic
        );
    end component;
    for dffer5 0: dffer5 use entity work.dffer5(structural);
    for adder5 0: adder5 use entity work.adder5(structural);
    for buff 0, buff 1, buff 2, buff 3, buff 4: buff use entity work.buff(structural);
    for buff5_0: buff5 use entity work.buff5(structural);
    for tie high 0: tie high use entity work.tie high(structural);
    for tie low 0: tie low use entity work.tie low(structural);
    signal inc, d, qi: std_logic_vector(4 downto 0);
    signal one, zero: std_logic;
    tie high 0: tie high port map(one);
    tie_low_0: tie_low port map(zero);
    -- Generate 5-bit number with value 1
    buff_0: buff port map(one, inc(0));
    buff_1: buff port map(zero, inc(1));
    buff_2: buff port map(zero, inc(2));
    buff_3: buff port map(zero, inc(3));
   buff_4: buff port map(zero, inc(4));
    adder5 0: adder5 port map(qi, inc, zero, d, open);
    dffer5 0: dffer5 port map(d, clk, ce, rst, qi, open);
    buff5_0: buff5 port map(qi, q);
end structural;
-- File: counter/dffer5.vhd
-- 5-bit register using dffer
library STD;
library IEEE;
use IEEE.std logic 1164.all;
```

```
entity dffer5 is
   port(
                : in std logic vector(4 downto 0);
                : in std_logic;
        clk
        ce
                : in std_logic;
                : in std_logic;
        rst
                : out std logic vector(4 downto 0);
                : out std logic vector(4 downto 0)
        gbar
    );
end dffer5;
architecture structural of dffer5 is
    component dffer
        port(
            d
                    : in std logic;
                   : in std logic;
                    : in std_logic;
            ce
                    : in std_logic;
            rst
                    : out std_logic;
            abar
                    : out std logic
        );
    end component;
    for dffer 0, dffer 1, dffer 2, dffer 3, dffer 4
        : dffer use entity work.dffer(structural);
begin
    dffer_0: dffer port map(d(0), clk, ce, rst, q(0), qbar(0));
    dffer_1: dffer port map(d(1), clk, ce, rst, q(1), qbar(1));
    dffer_2: dffer port map(d(2), clk, ce, rst, q(2), qbar(2));
    dffer 3: dffer port map(d(3), clk, ce, rst, q(3), qbar(3));
    dffer_4: dffer port map(d(4), clk, ce, rst, q(4), qbar(4));
end structural;
-- File: primitives/and2.vhd
-- Entity: and2
-- Architecture : structural
-- Author: cpatel2
-- Created On: 11/11/2003
library STD;
library IEEE;
use IEEE.std_logic_1164.all;
entity and2 is
  port (
    input1
             : in std_logic;
             : in std_logic;
    input2
    output
             : out std_logic);
end and2;
architecture structural of and2 is
```

```
begin
  output <= input2 and input1;
end structural;
-- File: primitives/and3.vhd
library STD;
library IEEE;
use IEEE.std_logic_1164.all;
entity and3 is
  port (
    input1
           : in std_logic;
           : in std_logic;
    input2
           : in std_logic;
    input3
           : out std_logic);
    output
end and3;
architecture structural of and3 is
begin
  output <= input1 and input2 and input3;</pre>
end structural;
-- File: primitives/and4.vhd
library STD;
library IEEE;
use IEEE.std_logic_1164.all;
entity and4 is
  port (
    input1 : in std_logic;
           : in std_logic;
    input2
    input3
           : in std_logic;
    input4
           : in std logic;
             : out std logic);
    output
end and4;
architecture structural of and4 is
begin
  output <= input1 and input2 and input3 and input4;
end structural;
-- File: primitives/dff.vhd
-- Entity: negative edge triggered D flip-flop (dff)
```

```
-- Architecture : structural
-- Author:
library STD;
library IEEE;
use IEEE.std_logic_1164.all;
entity dff is
  port ( d : in std_logic;
      clk : in std_logic;
         q : out std_logic;
         qbar: out std_logic);
end dff;
architecture structural of dff is
begin
  output: process
  begin
    wait until ( clk'EVENT and clk = '0' );
    q \ll d;
    qbar <= not d ;
  end process output;
end structural;
-- File: primitives/Dlatch.vhd
-- Entity: positive level triggered D latch
-- Architecture : structural
-- Author:
library STD;
library IEEE;
use IEEE.std logic 1164.all;
entity Dlatch is
  port ( d : in std_logic;
         clk : in std logic;
         q : out std_logic;
         qbar: out std_logic);
end Dlatch;
architecture structural of Dlatch is
begin
  output: process (clk)
  begin
    if(clk = '1') then
      q \ll d;
```

```
qbar <= not d;
   end if;
  end process output;
end structural;
-- File: primitives/inverter.vhd
-- Entity: inverter
-- Architecture: structural
-- Author: cpatel2
-- Created On: 2022-09-16
library STD;
library IEEE;
use IEEE.std_logic_1164.all;
entity inverter is
  port (
   input
             : in std_logic;
    output : out std_logic);
end inverter;
architecture structural of inverter is
begin
  output <= not (input);</pre>
end structural;
-- File: primitives/nor2.vhd
library STD;
library IEEE;
use IEEE.std_logic_1164.all;
entity nor2 is
   port(
        input1 : in std logic;
        input2 : in std_logic;
        output : out std_logic
    );
end nor2;
architecture structural of nor2 is
begin
    output <= input1 nor input2;</pre>
end structural;
-- File: primitives/or2.vhd
library STD;
library IEEE;
```

```
use IEEE.std_logic_1164.all;
entity or2 is
   port(
        input1 : in std_logic;
        input2 : in std_logic;
        output : out std_logic
    );
end or2:
architecture structural of or2 is
begin
    output <= input1 or input2;</pre>
end structural;
-- File: primitives/or3.vhd
library STD;
library IEEE;
use IEEE.std_logic_1164.all;
entity or3 is
   port(
        input1 : in std_logic;
        input2 : in std_logic;
        input3 : in std logic;
        output : out std_logic
    );
end or3;
architecture structural of or3 is
begin
   output <= input1 or input2 or input3;</pre>
end structural;
-- File: primitives/or4.vhd
-- Entity: or4
-- Architecture: structural
-- Author: Daniel Cleaver
-- Created On: 2022-09-16
library STD;
library IEEE;
use IEEE.std_logic_1164.all;
entity or4 is
   port(
        input1: in std_logic;
        input2: in std_logic;
        input3: in std_logic;
        input4: in std_logic;
        output: out std_logic
    );
```

```
end or4;
architecture structural of or4 is
begin
    output <= input1 or input2 or input3 or input4;
end structural;
-- File: primitives/tie_high.vhd
-- Entity: tie_high
-- Architecture: structural
-- Author: Daniel Cleaver
-- Created On: 2022-10-22
library STD;
library IEEE;
use IEEE.std_logic_1164.all;
entity tie_high is
    port(
        output: out std_logic
end tie_high;
architecture structural of tie_high is
begin
   output <= '1';
end structural;
-- File: primitives/tie_low.vhd
-- Entity: tie_low
-- Architecture: structural
-- Author: Daniel Cleaver
-- Created On: 2022-10-22
library STD;
library IEEE;
use IEEE.std_logic_1164.all;
entity tie_low is
    port(
        output: out std_logic
end tie low;
architecture structural of tie_low is
begin
```

```
output <= '0';
end structural;
-- File: primitives/tx.vhd
-- Entity: tx -- transmission gate
-- Architecture : structural
-- Author:
library STD;
library IEEE;
use IEEE.std_logic_1164.all;
entity tx is
  port ( sel
              : in std_logic;
         selnot: in std_logic;
         input : in std_logic;
         output:out std_logic);
end tx;
architecture structural of tx is
begin
  txprocess: process (sel, selnot, input)
  begin
    if (sel = '1' and selnot = '0') then
      output <= input;</pre>
   else
      output <= 'Z';
    end if;
  end process txprocess;
end structural;
-- File: primitives/xor2.vhd
-- Entity: xor2
-- Architecture : structural
-- Author: cpatel2
-- Created On: 11/11/2003
library STD;
library IEEE;
use IEEE.std_logic_1164.all;
entity xor2 is
  port (
    input1
           : in std_logic;
             : in std logic;
    input2
    output
             : out std_logic);
end xor2;
```

```
architecture structural of xor2 is
begin
  output <= input2 xor input1;
end structural;</pre>
```

## Appendix 2: Testbench and Input/Output File

The input and output text files are the same as the ones provided, but are shown below.

## Testbench

```
-- Entity: chip test
-- Architecture : test
-- Author: cpatel2
-- Created On: 11/01/05
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.std_logic_textio.all;
use IEEE.std_logic_arith.all;
use STD.textio.all;
entity chip_test is
end chip_test;
architecture test of chip_test is
  component chip
   port (
     cpu_add : in std_logic_vector(5 downto 0);
      cpu data : inout std logic vector(7 downto 0);
      cpu rd wrn : in std logic;
      start : in std logic;
               : in std logic;
      clk
     reset : in std_logic;
      mem_data : in std_logic_vector(7 downto 0);
      Vdd : in std logic;
              : in std logic;
     busy : out std_logic;
mem_en : out std_l
      Gnd
     mem_add
                 : out std_logic_vector(5 downto 0));
  end component;
  for c1 : chip use entity work.chip(structural);
  signal Vdd, Gnd: std_logic;
  signal cpu data, mem data: std logic vector(7 downto 0);
  signal cpu add, mem add: std logic vector(5 downto 0);
  signal cpu_rd_wrn, reset, clk, start, clock, busy, mem_en: std_logic;
  signal clk_count: integer:=0;
procedure print output is
  variable out_line: line;
   begin
  write (out line, string' (" Clock: "));
  write (out line, clk count);
```

```
write (out line, string'(" Start: "));
  write (out line, start);
  write (out_line, string'(" Cpu Read/Write: "));
  write (out line, cpu rd wrn);
  write (out_line, string'(" Reset: "));
  write (out_line, reset);
  writeline(output, out_line);
  write (out_line, string' (" CPU address: "));
  write (out_line, cpu_add);
  write (out_line, string'(" CPU data: "));
  write (out_line, cpu_data);
  writeline(output, out_line);
  write (out_line, string'(" Memory data: "));
  write (out_line, mem_data);
  writeline(output, out_line);
  writeline(output, out_line);
  write (out_line, string'(" Busy: "));
  write (out_line, busy);
  write (out_line, string'(" Memory Enable: "));
  write (out line, mem en);
  writeline(output, out_line);
  write (out_line, string'(" Memory Address: "));
  write (out line, mem add);
  writeline(output, out_line);
  write (out line, string'(" -----"));
  writeline(output, out line);
end print_output;
begin
 Vdd <= '1';
 Gnd <= '0';
 clk <= clock;
 cl : chip port map (cpu add, cpu data, cpu rd wrn, start, clk, reset, mem data, Vdd, Gnd, busy, mem er
  clking : process
  begin
   clock<= '1', '0' after 5 ns;
   wait for 10 ns;
  end process clking;
  io_process: process
    -- Vivado: change "text is in" to "text open read mode is"
    file infile : text is in "/afs/umbc.edu/users/d/d/d163/home/cmpe413/proj/cmpe413-
proj/testbenches/example_test1/chip_in.txt";
   variable out_line: line;
```

```
variable buf: line;
    variable value: std_logic_vector(7 downto 0);
    variable value0: std_logic_vector(5 downto 0);
    variable value1: std_logic;
  begin
    while not (endfile(infile)) loop
      wait until rising_edge(clock);
      print_output;
      readline(infile, buf);
      read(buf, value0);
      cpu_add <= value0;</pre>
      readline(infile, buf);
      read(buf, value);
      cpu_data <= value;</pre>
      readline(infile, buf);
      read(buf, value1);
      cpu_rd_wrn <= value1;</pre>
      readline(infile, buf);
      read(buf, value1);
      start <= value1;</pre>
      readline(infile, buf);
      read(buf, value1);
      reset <= value1;</pre>
      wait until falling_edge(clock);
      readline(infile, buf);
      read(buf, value);
      mem data <= value;</pre>
      clk_count <= clk_count+1;</pre>
      print_output;
    end loop;
    wait;
    -- Vivado: uncomment this
    -- std.env.stop;
  end process io_process;
end test;
```

```
Input text file
ZZZZZZ
ZZZZZZZ
Z
0
1
ZZZZZZZ
ZZZZZZ
ZZZZZZZ
Z
0
1
ZZZZZZZ
000000
ZZZZZZZ
1
1
0
ZZZZZZZ
ZZZZZZ
ZZZZZZZ
Ζ
0
0
ZZZZZZZ
ZZZZZZ
ZZZZZZZ
Z
0
ZZZZZZZ
ZZZZZZ
ZZZZZZZ
Ζ
0
0
ZZZZZZZ
ZZZZZZ
ZZZZZZZ
Ζ
0
0
ZZZZZZZ
ZZZZZZ
ZZZZZZZZ
Ζ
0
0
ZZZZZZZ
ZZZZZZ
ZZZZZZZ
Ζ
0
ZZZZZZZZ
ZZZZZZ
```

```
ZZZZZZZ
Ζ
0
0
ZZZZZZZ
ZZZZZZ
ZZZZZZZZ
Ζ
0
0
ZZZZZZZ
ZZZZZZ
ZZZZZZZ
Ζ
0
0
0000000
ZZZZZZ
ZZZZZZZ
Ζ
0
0
0000000
ZZZZZZ
ZZZZZZZ
Ζ
0
0000001
ZZZZZZ
ZZZZZZZ
Ζ
0
0000001
ZZZZZZ
ZZZZZZZ
Ζ
0
0
00000010
ZZZZZZ
ZZZZZZZZ
Ζ
0
0
00000010
ZZZZZZ
ZZZZZZZZ
Z
0
00000011
ZZZZZZ
ZZZZZZZ
Ζ
0
```

```
00000011
ZZZZZZ
ZZZZZZZ
Ζ
0
0
ZZZZZZZ
ZZZZZZ
ZZZZZZZ
Z
0
ZZZZZZZ
ZZZZZZ
ZZZZZZZ
Z
0
0
ZZZZZZZ
000011
11111111
0
1
0
ZZZZZZZ
ZZZZZZ
ZZZZZZZ
Ζ
0
0
ZZZZZZZ
ZZZZZZ
ZZZZZZZ
Ζ
0
ZZZZZZZ
ZZZZZZ
ZZZZZZZ
Ζ
0
ZZZZZZZ
000011
ZZZZZZZ
1
1
ZZZZZZZ
ZZZZZZ
ZZZZZZZ
Z
0
0
ZZZZZZZ
ZZZZZZ
```

```
ZZZZZZZ
Z
0
0
ZZZZZZZZ
111111
10101010
0
1
0
ZZZZZZZ
ZZZZZZ
ZZZZZZZ
Ζ
0
0
ZZZZZZZ
ZZZZZZ
ZZZZZZZZ
Ζ
0
0
ZZZZZZZZ
ZZZZZZ
ZZZZZZZ
Z
0
ZZZZZZZ
ZZZZZZ
ZZZZZZZ
Z
0
0
ZZZZZZZ
ZZZZZZ
ZZZZZZZ
Z
0
0
ZZZZZZZZ
```

## Output text file

ncsim: 15.20-s035: (c) Copyright 1995-2017 Cadence Design Systems, Inc. TOOL: ncsim 15.20-s035: Started on Nov 22, 2022 at 16:03:13 EST ncsim -input testbenches/example test1/run.ncsim -messages -cdslib /afs/umbc.edu/users/d/d/d163/home/cmpe413/cadence/cds.lib -hdlvar /afs/umbc.edu/users/d/d/d163/home/cmpe413/cadence/hdl.var chip test Loading snapshot vhdl.chip test:test ...... Done ncsim> run 360 ns Clock: O Start: U Cpu Read/Write: U Reset: U CPU address: UUUUUU CPU data: UUUUUUUU Memory data: UUUUUUUU Busy: U Memory Enable: U Memory Address: ZZZZZZ -----Clock: 0 Start: 0 Cpu Read/Write: Z Reset: 1 CPU address: ZZZZZZ CPU data: ZZZZZZZZ Memory data: UUUUUUUU Busy: U Memory Enable: U Memory Address: ZZZZZZ -----Clock: 1 Start: 0 Cpu Read/Write: Z Reset: 1 CPU address: ZZZZZZ CPU data: ZZZZZZZZ Memory data: ZZZZZZZZ Busy: 0 Memory Enable: 0 Memory Address: ZZZZZZ -----Clock: 1 Start: 0 Cpu Read/Write: Z Reset: 1 CPU address: ZZZZZZ CPU data: ZZZZZZZZ Memory data: ZZZZZZZZ Busy: 0 Memory Enable: 0 Memory Address: ZZZZZZ -----Clock: 2 Start: 0 Cpu Read/Write: Z Reset: 1 CPU address: ZZZZZZ CPU data: ZZZZZZZZ Memory data: ZZZZZZZZ Busy: 0 Memory Enable: 0 Memory Address: ZZZZZZ -----Clock: 2 Start: 1 Cpu Read/Write: 1 Reset: 0 CPU address: 000000 CPU data: ZZZZZZZZ Memory data: ZZZZZZZZ Busy: 0 Memory Enable: 0 Memory Address: ZZZZZZ -----Clock: 3 Start: 1 Cpu Read/Write: 1 Reset: 0 CPU address: 000000 CPU data: ZZZZZZZZ

Memory data: ZZZZZZZZ Busy: 1 Memory Enable: 0 Memory Address: ZZZZZZ -----Clock: 3 Start: 0 Cpu Read/Write: Z Reset: 0 CPU address: ZZZZZZ CPU data: ZZZZZZZZ Memory data: ZZZZZZZZ Busy: 1 Memory Enable: 0 Memory Address: ZZZZZZ \_\_\_\_\_ Clock: 4 Start: 0 Cpu Read/Write: Z Reset: 0 CPU address: ZZZZZZ CPU data: ZZZZZZZZ Memory data: ZZZZZZZZ Busy: 1 Memory Enable: 1 Memory Address: 000000 \_\_\_\_\_\_ Clock: 4 Start: 0 Cpu Read/Write: Z Reset: 0 CPU address: ZZZZZZ CPU data: ZZZZZZZZ Memory data: ZZZZZZZZ Busy: 1 Memory Enable: 1 Memory Address: 000000 -----Clock: 5 Start: 0 Cpu Read/Write: Z Reset: 0 CPU address: ZZZZZZ CPU data: ZZZZZZZZ Memory data: ZZZZZZZZ Busy: 1 Memory Enable: 0 Memory Address: ZZZZZZ -----Clock: 5 Start: 0 Cpu Read/Write: Z Reset: 0 CPU address: ZZZZZZ CPU data: ZZZZZZZZ Memory data: ZZZZZZZZ Busy: 1 Memory Enable: 0 Memory Address: ZZZZZZ -----Clock: 6 Start: 0 Cpu Read/Write: Z Reset: 0 CPU address: ZZZZZZ CPU data: ZZZZZZZZ Memory data: ZZZZZZZZ Busy: 1 Memory Enable: 0 Memory Address: ZZZZZZ -----Clock: 6 Start: 0 Cpu Read/Write: Z Reset: 0 CPU address: ZZZZZZ CPU data: ZZZZZZZZ Memory data: ZZZZZZZZ Busy: 1 Memory Enable: 0 Memory Address: ZZZZZZ -----

Clock: 7 Start: 0 Cpu Read/Write: Z Reset: 0

CPU address: ZZZZZZ CPU data: ZZZZZZZZ

Memory data: ZZZZZZZZ

66

Busy: 1 Memory Enable: 0 Memory Address: ZZZZZZ

-----

Clock: 7 Start: 0 Cpu Read/Write: Z Reset: 0

CPU address: ZZZZZZZ CPU data: ZZZZZZZZ

Memory data: ZZZZZZZZ

Busy: 1 Memory Enable: 0 Memory Address: ZZZZZZ

-----

Clock: 8 Start: 0 Cpu Read/Write: Z Reset: 0

CPU address: ZZZZZZ CPU data: ZZZZZZZZ

Memory data: ZZZZZZZZ

Busy: 1 Memory Enable: 0 Memory Address: ZZZZZZ

-----

Clock: 8 Start: 0 Cpu Read/Write: Z Reset: 0

CPU address: ZZZZZZ CPU data: ZZZZZZZZ

Memory data: ZZZZZZZZ

Busy: 1 Memory Enable: 0 Memory Address: ZZZZZZ

-----

Clock: 9 Start: 0 Cpu Read/Write: Z Reset: 0

CPU address: ZZZZZZ CPU data: ZZZZZZZZ

Memory data: ZZZZZZZZ

Busy: 1 Memory Enable: 0 Memory Address: ZZZZZZ

-----

Clock: 9 Start: 0 Cpu Read/Write: Z Reset: 0

CPU address: ZZZZZZ CPU data: ZZZZZZZZ

Memory data: ZZZZZZZZ

Busy: 1 Memory Enable: 0 Memory Address: ZZZZZZ

-----

Clock: 10 Start: 0 Cpu Read/Write: Z Reset: 0

CPU address: ZZZZZZ CPU data: ZZZZZZZZ

Memory data: ZZZZZZZZ

Busy: 1 Memory Enable: 0 Memory Address: ZZZZZZ

Clock: 10 Start: 0 Cpu Read/Write: Z Reset: 0

CPU address: ZZZZZZ CPU data: ZZZZZZZZ

Memory data: ZZZZZZZZ

Busy: 1 Memory Enable: 0 Memory Address: ZZZZZZ

Clock: 11 Start: 0 Cpu Read/Write: Z Reset: 0

CPU address: ZZZZZZ CPU data: ZZZZZZZZ

Memory data: ZZZZZZZZ

Busy: 1 Memory Enable: 0 Memory Address: ZZZZZZ -----Clock: 11 Start: 0 Cpu Read/Write: Z Reset: 0 CPU address: ZZZZZZ CPU data: ZZZZZZZZ Memory data: ZZZZZZZZ Busy: 1 Memory Enable: 0 Memory Address: ZZZZZZ -----Clock: 12 Start: 0 Cpu Read/Write: Z Reset: 0 CPU address: ZZZZZZ CPU data: ZZZZZZZZ Memory data: 00100000 Busy: 1 Memory Enable: 0 Memory Address: ZZZZZZ -----Clock: 12 Start: 0 Cpu Read/Write: Z Reset: 0 CPU address: ZZZZZZ CPU data: ZZZZZZZZ Memory data: 00100000 Busy: 1 Memory Enable: 0 Memory Address: ZZZZZZ -----Clock: 13 Start: 0 Cpu Read/Write: Z Reset: 0 CPU address: ZZZZZZ CPU data: ZZZZZZZZ Memory data: 00100000 Busy: 1 Memory Enable: 0 Memory Address: ZZZZZZ -----Clock: 13 Start: 0 Cpu Read/Write: Z Reset: 0 CPU address: ZZZZZZ CPU data: ZZZZZZZZ Memory data: 00100000 Busy: 1 Memory Enable: 0 Memory Address: ZZZZZZ -----Clock: 14 Start: 0 Cpu Read/Write: Z Reset: 0 CPU address: ZZZZZZ CPU data: ZZZZZZZZ Memory data: 11000001 Busy: 1 Memory Enable: 0 Memory Address: ZZZZZZ -----Clock: 14 Start: 0 Cpu Read/Write: Z Reset: 0 CPU address: ZZZZZZ CPU data: ZZZZZZZZ Memory data: 11000001 Busy: 1 Memory Enable: 0 Memory Address: ZZZZZZ -----Clock: 15 Start: 0 Cpu Read/Write: Z Reset: 0 CPU address: ZZZZZZ CPU data: ZZZZZZZZ

Busy: 1 Memory Enable: 0

Memory data: 11000001

Memory Address: ZZZZZZ -----Clock: 15 Start: 0 Cpu Read/Write: Z Reset: 0 CPU address: ZZZZZZ CPU data: ZZZZZZZZ Memory data: 11000001 Busy: 1 Memory Enable: 0 Memory Address: ZZZZZZ -----Clock: 16 Start: 0 Cpu Read/Write: Z Reset: 0 CPU address: ZZZZZZ CPU data: ZZZZZZZZ Memory data: 10000010 Busy: 1 Memory Enable: 0 Memory Address: ZZZZZZ -----Clock: 16 Start: 0 Cpu Read/Write: Z Reset: 0 CPU address: ZZZZZZ CPU data: ZZZZZZZZ Memory data: 10000010 Busy: 1 Memory Enable: 0 Memory Address: ZZZZZZ -----Clock: 17 Start: 0 Cpu Read/Write: Z Reset: 0 CPU address: ZZZZZZ CPU data: ZZZZZZZZ Memory data: 10000010 Busy: 1 Memory Enable: 0 Memory Address: ZZZZZZ -----Clock: 17 Start: 0 Cpu Read/Write: Z Reset: 0 CPU address: ZZZZZZ CPU data: ZZZZZZZZ Memory data: 10000010 Busy: 1 Memory Enable: 0 Memory Address: ZZZZZZ -----Clock: 18 Start: 0 Cpu Read/Write: Z Reset: 0 CPU address: ZZZZZZ CPU data: ZZZZZZZZ Memory data: 00000011 Busy: 1 Memory Enable: 0 Memory Address: ZZZZZZ -----Clock: 18 Start: 0 Cpu Read/Write: Z Reset: 0 CPU address: ZZZZZZ CPU data: ZZZZZZZZ Memory data: 00000011 Busy: 1 Memory Enable: 0 Memory Address: ZZZZZZ -----Clock: 19 Start: 0 Cpu Read/Write: Z Reset: 0 CPU address: ZZZZZZ CPU data: ZZZZZZZZ Memory data: 00000011 Busy: 1 Memory Enable: 0

Memory Address: ZZZZZZ

Clock: 19 Start: 0 Cpu Read/Write: Z Reset: 0 CPU address: ZZZZZZ CPU data: ZZZZZZZZ Memory data: 00000011 Busy: 1 Memory Enable: 0 Memory Address: ZZZZZZ -----Clock: 20 Start: 0 Cpu Read/Write: Z Reset: 0 CPU address: ZZZZZZ CPU data: ZZZZZZZZ Memory data: ZZZZZZZZ Busy: 1 Memory Enable: 0 Memory Address: ZZZZZZ -----Clock: 20 Start: 0 Cpu Read/Write: Z Reset: 0 CPU address: ZZZZZZ CPU data: ZZZZZZZZ Memory data: ZZZZZZZZ Busy: 1 Memory Enable: 0 Memory Address: ZZZZZZ -----Clock: 21 Start: 0 Cpu Read/Write: Z Reset: 0 CPU address: ZZZZZZ CPU data: 00100000 Memory data: ZZZZZZZZ Busy: 0 Memory Enable: 0 Memory Address: ZZZZZZ -----Clock: 21 Start: 0 Cpu Read/Write: Z Reset: 0 CPU address: ZZZZZZ CPU data: 00100000 Memory data: ZZZZZZZZ Busy: 0 Memory Enable: 0 Memory Address: ZZZZZZ Clock: 22 Start: 0 Cpu Read/Write: Z Reset: 0 CPU address: ZZZZZZ CPU data: ZZZZZZZZ Memory data: ZZZZZZZZ Busy: 0 Memory Enable: 0 Memory Address: ZZZZZZ -----Clock: 22 Start: 1 Cpu Read/Write: 0 Reset: 0 CPU address: 000011 CPU data: 11111111 Memory data: ZZZZZZZZ Busy: 0 Memory Enable: 0 Memory Address: ZZZZZZ Clock: 23 Start: 1 Cpu Read/Write: 0 Reset: 0 CPU address: 000011 CPU data: 11111111 Memory data: ZZZZZZZZ

Busy: 1 Memory Enable: 0 Memory Address: ZZZZZZ

\_\_\_\_\_

Clock: 23 Start: 0 Cpu Read/Write: Z Reset: 0 CPU address: ZZZZZZZ CPU data: ZZZZZZZZ

Memory data: ZZZZZZZZ

Busy: 1 Memory Enable: 0 Memory Address: ZZZZZZ

Clock: 24 Start: 0 Cpu Read/Write: Z Reset: 0

CPU address: ZZZZZZ CPU data: ZZZZZZZZ

Memory data: ZZZZZZZZ

Busy: 1 Memory Enable: 0 Memory Address: ZZZZZZ

Clock: 24 Start: 0 Cpu Read/Write: Z Reset: 0

CDU address 777777 CDU data 7777777

CPU address: ZZZZZZ CPU data: ZZZZZZZZ

Memory data: ZZZZZZZZ

Busy: 1 Memory Enable: 0 Memory Address: ZZZZZZ

Clark 25 Charles 0 Car Bard Walter 7 Bards 0

Clock: 25 Start: 0 Cpu Read/Write: Z Reset: 0

CPU address: ZZZZZZ CPU data: ZZZZZZZZ

Memory data: ZZZZZZZZ

Busy: 0 Memory Enable: 0 Memory Address: ZZZZZZ

Clock: 25 Start: 0 Cpu Read/Write: Z Reset: 0

CPU address: ZZZZZZ CPU data: ZZZZZZZZ

Memory data: ZZZZZZZZ

Busy: 0 Memory Enable: 0 Memory Address: ZZZZZZ

Clock: 26 Start: 0 Cpu Read/Write: Z Reset: 0

CPU address: ZZZZZZ CPU data: ZZZZZZZZ

Memory data: ZZZZZZZZ

Busy: 0 Memory Enable: 0 Memory Address: ZZZZZZ

-----

Clock: 26 Start: 1 Cpu Read/Write: 1 Reset: 0

CPU address: 000011 CPU data: ZZZZZZZZ

Memory data: ZZZZZZZZ

Busy: 0 Memory Enable: 0 Memory Address: ZZZZZZ

Clark 27 Chart 1 Cay Book White 1 Book 0

Clock: 27 Start: 1 Cpu Read/Write: 1 Reset: 0

CPU address: 000011 CPU data: ZZZZZZZZ

Memory data: ZZZZZZZZ

Busy: 1 Memory Enable: 0 Memory Address: ZZZZZZ

Clock: 27 Start: 0 Cpu Read/Write: Z Reset: 0

CPU address: ZZZZZZ CPU data: ZZZZZZZZ

Memory data: ZZZZZZZZ

Busy: 1 Memory Enable: 0 Memory Address: ZZZZZZ

Clark, 29 Start, A Cou Boad/Write, 7 Poset, A

Clock: 28 Start: 0 Cpu Read/Write: Z Reset: 0

CPU address: ZZZZZZ CPU data: 11111111

Memory data: ZZZZZZZZ

Busy: 0 Memory Enable: 0 Memory Address: ZZZZZZ

Clock: 28 Start: 0 Cpu Read/Write: Z Reset: 0

CPU address: ZZZZZZ CPU data: 11111111

Memory data: ZZZZZZZZ

Busy: 0 Memory Enable: 0 Memory Address: ZZZZZZ

-----

Clock: 29 Start: 0 Cpu Read/Write: Z Reset: 0

CPU address: ZZZZZZ CPU data: ZZZZZZZZ

Memory data: ZZZZZZZZ

Busy: 0 Memory Enable: 0 Memory Address: ZZZZZZ

Clock: 29 Start: 1 Cpu Read/Write: 0 Reset: 0

CPU address: 111111 CPU data: 10101010

Memory data: ZZZZZZZZ

Busy: 0 Memory Enable: 0 Memory Address: ZZZZZZ

Clock: 30 Start: 1 Cpu Read/Write: 0 Reset: 0

CPU address: 111111 CPU data: 10101010

Memory data: ZZZZZZZZ

Busy: 1 Memory Enable: 0 Memory Address: ZZZZZZ

Clock: 30 Start: 0 Cpu Read/Write: Z Reset: 0

CPU address: ZZZZZZ CPU data: ZZZZZZZZ

Memory data: ZZZZZZZZ

Busy: 1 Memory Enable: 0 Memory Address: ZZZZZZ

Clock: 31 Start: 0 Cpu Read/Write: Z Reset: 0

CPU address: ZZZZZZ CPU data: ZZZZZZZZ

Memory data: ZZZZZZZZ

Busy: 1 Memory Enable: 0 Memory Address: ZZZZZZ

Clock: 31 Start: 0 Cpu Read/Write: Z Reset: 0

CPU address: ZZZZZZ CPU data: ZZZZZZZZ

Memory data: ZZZZZZZZ

Busy: 1 Memory Enable: 0 Memory Address: ZZZZZZ

-----Clock: 32 Start: 0 Cpu Read/Write: Z Reset: 0

CPU address: ZZZZZZ CPU data: ZZZZZZZZ

Memory data: ZZZZZZZZ

Busy: 0 Memory Enable: 0 Memory Address: ZZZZZZ

-----Clock: 32 Start: 0 Cpu Read/Write: Z Reset: 0

CPU address: ZZZZZZ CPU data: ZZZZZZZZ

Memory data: ZZZZZZZZ

Busy: 0 Memory Enable: 0 Memory Address: ZZZZZZ

-----

Clock: 33 Start: 0 Cpu Read/Write: Z Reset: 0

CPU address: ZZZZZZ CPU data: ZZZZZZZZ

Memory data: ZZZZZZZZ

Busy: 0 Memory Enable: 0 Memory Address: ZZZZZZ

-----

Clock: 33 Start: 0 Cpu Read/Write: Z Reset: 0

CPU address: ZZZZZZ CPU data: ZZZZZZZZ

Memory data: ZZZZZZZZ

Busy: 0 Memory Enable: 0 Memory Address: ZZZZZZ

-----Clock: 34 Start: 0 Cpu Read/Write: Z Reset: 0

CPU address: ZZZZZZ CPU data: ZZZZZZZZ

Memory data: ZZZZZZZZ

Busy: 0 Memory Enable: 0 Memory Address: ZZZZZZ

-----Clock: 34 Start: 0 Cpu Read/Write: Z Reset: 0

CPU address: ZZZZZZ CPU data: ZZZZZZZZ

Memory data: ZZZZZZZZ

Busy: 0 Memory Enable: 0 Memory Address: ZZZZZZ

-----

Ran until 360 NS + 0

ncsim> exit

15.20-s035: Exiting on Nov 22, 2022 at 16:03:14 EST (total: 00:00:01) TOOL: ncsim