SAMA7D6 Series System-in-Package (SiP) MPUs with Embedded DDR3L SDRAM

SAMA7D6 Series SiP



Scope

This document is an overview of the main features of the SAMA7D6 Series SiP microprocessors. The sole reference documents for product information on the SAMA7D6 Series microprocessors and the DDR3L SDRAM memories are listed in Reference Documents.

Introduction

The SAMA7D6 Series SiP integrates the Arm® Cortex®-A7 processor-based SAMA7D6 Series MPU with DDR3L SDRAM. By combining the SAMA7D6 with a DDR3L SDRAM in a single package, PCB routing complexity, area and number of layers are reduced in the majority of cases. This makes board design easier and more robust by facilitating design for EMI, ESD and signal integrity.

The following DDR3L SDRAM memory densities are available:

- 1-Gbit DDR3L SDRAM
- 2-Gbit DDR3L SDRAM

Reference Documents

Туре	Name	Available	Literature No.
Data sheet	SAMA7D6 Series	www.microchip.com	DS60001851
Errata	SAMA7D6 Series Silicon Errata and Data Sheet Clarification	www.microchip.com	DS80001131
Data sheet	1-Gbit 8M x 8 BANKS x 16 BIT DDR3L SDRAM	www.winbond.com	W631GU6NB
Data sheet	2-Gbit 16M x 8 BANKS x 16 BIT DDR3L SDRAM	www.winbond.com	W632GU6NB

Features

- Arm Cortex-A7 Core
 - Arm TrustZone®
 - Arm[®] Neon[™] multimedia architecture
 - Floating Point Unit
 - Embedded Trace module with instruction trace stream, including 16 Kbytes of CoreSight™ Embedded
 Trace buffer
 - 32 Kbytes of L1 data cache, 32 Kbytes of L1 instruction cache
 - 256 Kbytes of L2 cache
 - Up to 1 GHz operational frequency
 - Voltage and frequency scaling support
 - 64-bit generic timers
- Memories
 - Internal memory architecture
 - 128 Kbytes of SRAM

- 80 Kbytes of ROM, embedding a secure boot loader (boot on QSPI NOR, SLC/MLC NAND, SD card, e.MMC)
- 96 Kbytes ROM for NAND Flash ECC tables
- 40 Kbytes ROM for crypto libraries (RSA, ECC, etc.)
- 11 Kbytes of internal OTP
- 16-bit high-bandwidth DDR3L SDRAM up to 533 MHz, up to 2 Gbits
- External memory support
 - 16-bit Static Memory controller, FPGA and memory-mapped peripheral support with synchronous clock

System

- Power-on reset cells, reset controller, shutdown controller, Watchdog and secure Watchdog Timers running on internal slow RC oscillator (32 kHz typical) and real-time clock running on slow crystal oscillator (32.768 kHz)
- Two internal trimmed RC oscillators with typical values: 32 kHz and 12 MHz
- Two crystal oscillators: 32.768 kHz and 20 to 50 MHz
- Nine PLLs for core, system bus and peripherals, serial interfaces, DDR I/Os, pixel clock, audio, USB and Ethernet
- Two 32-channel DMA with per-channel security configuration
- One 8-channel DMA dedicated to memory-to-memory transactions
- Eight programmable clock output signals

Power Considerations

- Different power domains and power modes to reduce power consumption
- Low-power consumption in Backup mode with 5 Kbytes of secure backup SRAM and DDR-SDRAM in Self-Refresh mode
- Low-power with SRAM and register retention, wake-up from various events (USB, CAN, Ethernet WOL, FLEXCOMs), internal events (RTC, timer) and I/O activity
- Embedded LDOs for analog and PLLs to enable low-cost power management solutions
- Optimum connection to Microchip MCP16501/2 PMICs to enter and exit various power modes of the application

• Multimedia Peripherals

- Audio
 - Two synchronous serial controllers, each with up to eight channels of up to 32-bit TDM data
 - Two inter-IC sound multi-channel controllers with TDM256 support
 - Up to two 4-channel pulse density microphone controllers; support for eight microphones in parallel
 - One Sony/Philips digital interface transmitter and receiver
 - Audio sample rate converter including four stereo channels
- Display Subsystem Supporting One Display Up to WXGA/720p (1366x768p60/1280x720p60)
 - One 4-lane MIPI D-PHY interface and one DSI controller
 - One single-channel LVDS interface, and one LVDS controller
 - 8-bit databus serial RGB interface
 - One LCD controller with one base layer, one overlay and one high-end overlay
 - One 2D GPU controller with up to WXGA/720p target display resolution and support for RGB and YUV



Connectivity

- USB Subsystem:
 - Two high-speed USB Devices and three high-speed USB Hosts sharing three on-chip transceivers
 - Two USB Type-C[™] controllers (TCPC)
- Two 10/100/1000 Gigabit Ethernet MAC supporting:
 - RGMII and RMII interfaces
 - Energy efficiency as per IEEE 802.3az
 - Ethernet AVB support with IEEE802.1AS timestamping
 - IEEE802.1Qav credit-based traffic shaping hardware support
 - IEEE1588 Precision Time Protocol
 - IEEE1588 Timestamp Unit with TSU timer comparison signal triggering a Timer Counter and available on a PIO line
 - Support for traffic scheduling and Time Sensitive Networking (TSN/AVB)
 - · Packet buffer support
- Five flexible data rate CAN-FD controllers with SRAM-based mailboxes with time- and event-triggered transmission, flexible data rate, and a 32-bit Timestamp unit
- Eleven FLEXCOMs supporting U(S)ART, SPI, TWI/I2C with FIFOs
- I3C controller interface supporting FM, FM+, SDR and HDR-DDR modes

Mass Storage

- One 8-bit high-speed Memory Card Host with e.MMC 5.1 (HS400), SD3.0, SDR104 mode support
- One 4-bit high-speed Memory Card Host with e.MMC 5.1 (HS200), SD3.0, SDR104 mode support
- One 4-bit high-speed Memory Card Host with SD3.0, SDR104 mode support
- One Octal Serial Peripheral Interface supporting high-speed DDR mode
- One Quad Serial Peripheral Interface
- 8-bit SLC and MLC NAND controller with up to 32-bit Error Correcting Code
- General-Purpose Analog and Digital Peripherals
 - Six 64-bit Periodic Interval Timers
 - Two three-channel 32-bit Timer Counters with PWM generation
 - One four-channel 16-bit PWM controller
 - One 19-channel 12-bit 1 Msps Analog-to-Digital converter
 - One 4-differential inputs Analog Comparator controller

Safety

- Temperature, voltage and frequency monitoring
- Zero-power power-on reset cells
- Main crystal monitor and clock failure detector with failsafe switchover to Main RC oscillator
- 32 kHz crystal monitor and clock failure detector, switch to internal 32 kHz RC
- Integrity Check Monitor based on SHA256
- One Watchdog Timer running on RC oscillator
- Register write protection

Security

TrustZone support



- One Secure TrustZone Watchdog Timer running on RC oscillator, providing protection against TrustZone starvation
- Temperature, voltage and frequency monitoring
- Secure backup SRAM
 - 5 Kbytes scrambled with non-imprinting support powered with VBAT or VDDIN33:
 - 1 Kbyte non-erasable on tamper detection
 - 4 Kbytes erasable on tamper detection
- Four tamper pins for static or dynamic detection
 - Can be used as regular wake-up lines
- 256-bit backup register, erasable on tamper detection (tamper pins or monitor outputs); Time Stamping of tamper events
- Programmable OTP with bits available for user purposes
- Configurable JTAG/SWD security (full debug, Non-secure-only debug, no debug)
- Two independent 128-bit AES on-the-fly encryption/decryption on DDR memory, SMC, QSPI0 and QSPI1, including automatic key load at start-up; Separate key for Secure and Non-secure accesses (TZAESB)
- Secure RTC

Cryptography

- Physically Unclonable Function with automatic key load to hardware encryption engines
- SHA (SHA1, SHA224, SHA256, SHA384, SHA512) compliant with FIPS Publications 180-2
- AES: 256-, 192-, 128-bit key algorithm, compliant with FIPS PUB 197 specifications
- TDES: Two-key or three-key algorithms, compliant with FIPS PUB 46-3 specifications
- True Random Number Generator with health tests compliant with NIST Special Publication 800-22 Tests
 Suite and FIPS PUB 140-2 and 140-3
- Public Key Coprocessor (CPKCC) and associated Classical Public Key Cryptography Library (CPKCL) for RSA, DSA, ECC GF(2n), ECC GF(p) and associated library for RSA4096, ECC521.

I/O Ports

- Up to 142 general-purpose I/Os
- Fully programmable through Set/Clear registers
- Multiplexing of up to eight peripheral functions per I/O line
- Each I/O line can be assigned to a peripheral or used as a general-purpose I/O
- Synchronous output, possibility to set or clear simultaneously up to 32 I/O lines in a single write
- General-purpose analog and digital inputs are tolerant to positive and negative current injection
- Design for Low Electromagnetic Interference (EMI)
 - Slew rate controlled I/Os
 - DDR Phy with impedance-calibrated drivers
 - Programmable spread spectrum PLLs
 - Careful BGA power/ground ball assignment to provide optimum decoupling capacitors placement
- Microchip Recommended Power Management Integrated Circuits (PMICs)
 - MCP16502, 6-channel PMIC with I²C control interface; supports dynamic voltage scaling and processor Low-Power modes (ULP2, BSR)
 - MCP16501, 4-channel PMIC optimized for compact PCB layout; supports processor Low-Power mode (BSR)
- Operating Conditions



- Junction temperature range (T_I): Industrial (-40°C to +105°C)
- Package
 - 427-ball TFBGA 21x18x1.2 mm, 0.8 mm pitch



1. DDR3L SDRAM Features

The SAMA7D6 Series SiP is available with 1-Gbit or 2-Gbit DDR3L SDRAM memory options. For power consumption, electrical characteristics and timings of these memories, refer to the manufacturers' data sheets listed in Reference Documents.

- Power supply: DDR3L DDRM_VDD = 1.283V to 1.45V
- 2-Kbyte page size (x16)
- 8-bank operation controlled by BA0, BA1 and BA2
- Burst lengths (BL): 8 and 4 with Burst Chop (BC)
- Precharge: auto-precharge option for each burst access
- Refresh: auto-refresh, self-refresh
- Average refresh period:
 - 7.8 μ s at -40°C ≤ T_I ≤ +85°C
 - 3.9 μ s at +85°C < T_I ≤ +95°C
 - 1.95 μs at +95°C < T_I ≤ +105°C
- High-speed data transfer realized by the 8-bit prefetch pipelined architecture
- Double Data Rate architecture: two data transfers per clock cycle
- Bidirectional differential data strobe (DQS and /DQS) transmitted/received with data for capturing data at the receiver
- DQS edge-aligned with data for reads and center-aligned with data for writes
- Differential clock inputs (CK and /CK)
- DLL aligns DQ and DQS transitions with CK transitions
- Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS
- Data mask (DM) for write data
- Posted CAS by programmable additive latency for better command and data bus efficiency
- MultiPurpose Register (MPR) for predefined pattern read out
- · ZQ calibration for DQ drive and ODT
- Programmable Partial Array Self-Refresh (PASR)
- Reset pin for power-up sequence and reset function
- Self-Refresh Temperature (SRT) range: normal/extended
- Automatic Self-Refresh (ASR)
- Programmable output driver impedance control




2. Configuration Summary

Feature	SAMA7D65D2G	SAMA7D65D1G				
CPU	Cortex-A7	up to 1 GHz				
Package	427-ball TFBGA, 0.8mm	n pitch, 21 x 18 x 1.2 mm				
Internal SDRAM (16-bit, 533 MHz)	2-Gbit DDR3L SDRAM	1-Gbit DDR3L SDRAM				
NAND Flash Controller	8-	bit				
Ethernet MAC with TSN support	2 GMACs RGMII/RMII su	pporting Gigabit Ethernet				
USB Device/Host	3 USB interfaces: 2 host/device	with Type-C interface and 1 host				
2D GPU	One controller to accel	erate 2D graphic display				
LCD		ngle-channel LVDS, 4-lane MIPI DSI° erial RGB interface				
Number of PIOs	1	42				
Quad/Octal SPI	2 Quad SPI	or 1 Octal SPI				
SDIO/SD/e.MMC	3					
SMC	16-bit data/15-	bit address/2 CS				
CAN		5				
FLEXCOM	1	11				
I3C	1 con	ntroller				
ADC Inputs	16 external	l + 3 internal				
ACC Inputs	4 ex	ternal				
64-bit Periodic Interval Timer (PIT)		6				
Timer Counter	6 cha	annels				
PWM	4 channels					
I2SMCC	2					
SSC		2				
PDMC	2 (up to 8 digital	al microphones)				
Cryptography	Asymmetric cryptography (CPKCC+CPKCL), AES, SHA, TRNG, TDES, PUF					



3. Block Diagram

Figure 3-1. SAMA7D6 Series SiP Block Diagram



4. Chip Identifier

Table 4-1. Chip ID and Extended ID Definition

Chip Name	CHIPID_CIDR	CHIPID_EXID
SAMA7D65D1G	0x8026211x	0x0000018
SAMA7D65D2G	0x8026211x	0x0000020




5. Package and Pinout

All SAMA7D6 Series SiP devices are pin-to-pin compatible.

Package Name	Ball Count	Ball Pitch	Package Size
TFBGA427	427	0.8 mm	21 x 18 x 1.2 (mm)

5.1 TFBGA427 Package

Figure 5-1. 427-Ball TFBGA Pinout





5.2 Pin Description

The device features several PIO controllers that multiplex the I/O lines of the peripheral set. Table 5-1 defines how the I/O lines are multiplexed on the different PIO controllers. The "Reset State" column shows whether the PIO line resets in I/O mode or in Peripheral mode. If I/O is shown, the PIO line resets with the characteristics (input, output, pull-up or pull-down) indicated in this same column, so that the device is configured in a known state as soon as the reset is released. As a result, PIO_CFGR.FUNC resets to '0'. If a signal name is shown in the "Reset State" column, the PIO line is assigned to this function and PIO_CFGR.FUNC is not set to '0'. That is the case for pins controlling memories, in particular address lines, which require the pin to be driven as soon as the reset is released.





Table 5-1. Pin Description(1)(2)

427-pin	Power	I/O	Prima	ry	Alter	nate		PIO Periph	eral		Reset State		
TFBGA.	Rail	Type ⁽³⁾	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU, PD, HiZ, ST ⁽⁴⁾		
							Α	SDMMC0_CK	0	1			
W21	VDDSDMMC0	HSIO	PA0	1/0		_	В	FLEXCOM3_IO0	I/O	1	PIO, I, PU, ST		
VV∠I	VDDSDIVIIVICO	нэго	PAU	1/0	_	_	С	NWE/NWR0/ NANDWE	0	1	P10, 1, P0, 31		
							Α	SDMMC0_CMD	I/O	1			
AA19	VDDSDMMC0	HSIO	PA1	I/O	_	_	В	FLEXCOM3_IO1	I/O	1	PIO, I, PU, ST		
							С	A21/NANDALE	0	1,2			
							Α	SDMMC0_RSTN	0	1			
W19	VDDSDMMC0	HSIO	PA2	I/O	_	_	В	FLEXCOM3_IO2	I/O	1	PIO, I, PU, ST		
							С	A22/NANDCLE	0	1,2			
							Α	SDMMC0_DAT0	I/O	1			
Y19	VDDSDMMC0	HSIO	PA3	1/0	_	_	В	FLEXCOM3_IO3	I/O	1	PIO, I, PU, ST		
							С	D0	I/O	1			
							Α	SDMMC0_DAT1	I/O	1			
W20	VDDSDMMC0	HSIO	PA4	1/0	_	_	В	FLEXCOM3_IO4	0	1	PIO, I, PU, ST		
							С	D1	I/O	1			
							Α	SDMMC0_DAT4	I/O	1			
		\(\(\text{D}\) \(\text{D}\) \(\	VDDCDMMCO						В	FLEXCOM2_IO0	I/O	3	
AA18	VDDSDMMC0	HSIO	PA5	I/O	I/O	_	_	С	D4	I/O	1	PIO, I, PU, ST	
							F	TCLK4		3			
							A	SDMMC0_DAT5	I/O	1			
							В	FLEXCOM2_IO1	I/O	3			
U19	VDDSDMMC0	HSIO	PA6	1/0	_	_	С	D5	I/O	1	PIO, I, PU, ST		
							F	TIOB4	1/0	3			
							A	SDMMC0_DAT6	1/0	1			
							В	FLEXCOM2_IO2	1/0	3			
AA17	VDDSDMMC0	HSIO	PA7	1/0	_	_	C	D6	1/0	1	PIO, I, PU, ST		
							F	TIOA4	1/0	3			
							A	SDMMC0_DAT7	1/0	1			
							В	FLEXCOM2_IO3	1/0	3	_		
T18	VDDSDMMC0	HSIO	PA8	I/O	_	_	С	D7	1/0	1	PIO, I, PU, ST		
							F	TIOA5	1/0	3	_		
							A	SDMMC0_DAT2	1/0	1			
							В	FLEXCOM0_IO2	1/0	1			
AA16	VDDSDMMC0	HSIO	SIO PA9	1/0	_	_	С	D2	1/0	1	PIO, I, PU, ST		
		11310	11310	.,,5	", "			F	TIOB5	1/0	3		
							F	IIUDO	1/0	5			

continue	d											
427 nin	D	1/0	Prima	ary	Alterr	nate		PIO Peripl	neral		Reset State	
427-pin TFBGA	Power Rail	I/O Type ⁽³⁾	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU, PD, HiZ, ST ⁽⁴⁾	
							Α	SDMMC0_DAT3	I/O	1		
W17	VDDCDMMCO	HSIO	PA10	I/O			В	FLEXCOM0_IO3	I/O	1	DIO I DII CT	
VV I /	VDDSDMMC0	HSIO	PATU	1/0	_	-	С	D3	I/O	1	PIO, I, PU, ST	
							F	TCLK5	I	3		
							Α	SDMMC0_DS	I	1		
V17	VDDSDMMC0	HSIO	PA11	I/O		_	В	FLEXCOM0_IO4	0	1	DIO I DII CT	
V 1 /	VDDSDIVINICO	пзіО	PATI	1/0	_	_	С	NANDRDY	I	1,2	PIO, I, PU, ST	
							F	TIOB3	I/O	3		
							В	FLEXCOM0_IO0	I/O	1		
							С	NRD/NANDOE	0	1,2		
Y17	VDDSDMMC0	HSIO	PA12	I/O	_	_	D	PCK0	0	1	PIO, I, PU, ST	
							Е	EXT_IRQ0	I	1		
							F	TIOA3	I/O	3		
							В	FLEXCOM0_IO1	I/O	1		
1147	\/DDCD\A\\C0	11610	DA42	1/0			С	NCS0/NANDCS0	0	1,2	DIO I DII CT	
U17	VDDSDMMC0	HSIO	PA13	PATS	I/O	_	-	D	PCK1	0	1	PIO, I, PU, ST
							F	TCLK3	I	3		
							Α	FLEXCOM4_IO4	0	1		
W13	VDDIOP0	GPIO	PA14	I/O	_	_	В	SDMMC0_WP	I	1	PIO, I, PU, ST	
							С	FLEXCOM3_IO0	I/O	4		
							Α	FLEXCOM4_IO3	I/O	1		
P15	VDDIOP0	GPIO	PA15	I/O	_	_	В	SDMMC0_1V8SEL	0	1	PIO, I, PU, ST	
							С	FLEXCOM3_IO1	I/O	4		
							Α	FLEXCOM4_IO2	I/O	1		
	\(\(\mathbb{C}\)	CDIO	DAAC	1/0			В	SDMMC0_CD	I	1	DIO I DII CT	
V11	VDDIOP0	GPIO	PA16	I/O	_	-	D	PCK2	0	1	PIO, I, PU, ST	
							Е	EXT_IRQ1	l	1		
R17	VDDIOP0	GPIO	PA17	I/O	-	_	Α	FLEXCOM4_IO1	I/O	1	PIO, I, PU, ST	
U11	VDDIOP0	GPIO	PA18	I/O	_	_	Α	FLEXCOM4_IO0	I/O	1	PIO, I, PU, ST	
							Α	TK0	I/O	1		
V13	VDDIOP0	GPIO	PA19	I/O	_	_	С	FLEXCOM4_IO5	0	1	PIO, I, PU, ST	
							D	PWML0	0	3		
							Α	TD0	0	1		
		an: -			-		В	FLEXCOM3_IO4	0	2		
T17	VDDIOP0	VDDIOPO GPIO	GPIO PA20 I/O	1/0		_	С	FLEXCOM4_IO6	0	1	PIO, I, PU, ST	
							D	PWMH0	0	3		

continue	d										
427			Prima	ary	Alter	nate		PIO Perip	heral		Reset State
427-pin TFBGA	Power Rail	I/O Type ⁽³⁾	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU, PD, HiZ, ST ⁽⁴⁾
							Α	TF0	I/O	1	
U13	VDDIOP0	GPIO	PA21	I/O	_	_	В	FLEXCOM3_IO3	I/O	2	PIO, I, PU, ST
							D	PWML1	0	3	
							Α	RD0	I	1	
R15	VDDIOP0	GPIO	PA22	1/0		_	В	FLEXCOM3_IO2	I/O	2	PIO, I, PU, ST
KIS	VDDIOPO	GPIO	PAZZ	1/0	_	_	С	PDMC0_DS1	I	1	P10, 1, P0, 31
							D	PWMH1	0	3	
							Α	RK0	I/O	1	
1115	VDDIODO	CDIO	DAGG	1/0			В	FLEXCOM3_IO1	I/O	2	DIO I DII CT
U15	VDDIOP0	GPIO	PA23	1/0	_	_	С	PDMC0_CLK	0	1	PIO, I, PU, ST
							D	PWML2	0	3	
							Α	RF0	I/O	1	
- 10	\/DD1000	6016	2.01	1/0			В	FLEXCOM3_IO0	I/O	2	DIG 1 DI 1 6T
T13	VDDIOP0	GPIO	PA24	I/O	_	-	С	PDMC0_DS0	I	1	PIO, I, PU, ST
							D	PWMH2	0	3	
R24	VDDGMAC0	GPIO	PA25	I/O	_	_	А	G0_TXCTL/ G0_TXEN	0	1,2	PIO, I, PU, ST
							В	FLEXCOM6_IO2	I/O	1	
R23	VDDCMACO	CDIO	DAGE	1/0			Α	G0_TX0	0	1,2	DIO I DII CT
R23	VDDGMAC0	GPIO	PA26	1/0	_	_	В	FLEXCOM6_IO3	I/O	1	PIO, I, PU, ST
NIO 4	VDDCMACO	CDIO	DA 27	1/0			Α	G0_TX1	0	1,2	DIO I DII CT
N24	VDDGMAC0	GPIO	PA27	I/O	_	_	В	FLEXCOM6_IO4	0	1	PIO, I, PU, ST
L21	VDDGMAC0	GPIO	PA28	I/O	_	_	А	G0_RXCTL/ G0_CRSDV	I	1,2	PIO, I, PU, ST
							В	FLEXCOM6_IO0	I/O	1	
Mar	VDDCMACO	GPIO	DA 20	1/0			Α	G0_RX0		1,2	DIO I DII CT
M25	VDDGMAC0	GPIO	PA29	1/0	_	_	В	FLEXCOM6_IO1	I/O	1	PIO, I, PU, ST
NICO	VDDCMACO	CDIO	D420	1/0			Α	G0_RX1		1,2	DIO I DII CT
N23	VDDGMAC0	GPIO	PA30	I/O	_	_	В	FLEXCOM8_IO0	I/O	1	PIO, I, PU, ST
NOT	VDDCMACO	CDIO	DA 24	1/0			Α	G0_MDC	0	1,2	DIO I DII CT
N25	VDDGMAC0	GPIO	PA31	1/0	_	_	В	FLEXCOM8_IO1	I/O	1	PIO, I, PU, ST
1.20	VDDCMACO	CDIO	DDO	1/0			Α	G0_MDIO	I/O	1,2	DIO I DII CT
L20	VDDGMAC0	GPIO	PB0	I/O	_	_	В	FLEXCOM8_IO3	I/O	1	PIO, I, PU, ST
P25	VDDGMAC0	GPIO	PB1	I/O	_	_	А	G0_REFCK/ G0_TXCK	1/0	2,1	PIO, I, PU, ST
							n	FLEVCOMO 100	1/0	1	

SAMA7D6 Series SiP Package and Pinout

1/0

В

FLEXCOM8_IO2

1

continue	d											
427 pip	B	1/0	Prima	ary	Alterr	nate		PIO Perip	heral		Reset State	
427-pin TFBGA	Power Rail	I/O Type ⁽³⁾	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU, PD, HiZ, ST ⁽⁴⁾	
'							Α	G0_RX2		1		
L23	VDDGMAC0	GPIO	PB2	I/O			В	FLEXCOM8_IO4	0	1	PIO, I, PU, ST	
LZS	VDDGIVIACO	GFIO	PDZ	1/0	_	_	С	G0_RXER		2	P10, 1, P0, 31	
							D	RK0	I/O	2		
							Α	G0_RXCK	I	1		
R25	VDDGMAC0	GPIO	PB3	I/O	-	_	В	FLEXCOM10_IO2	I/O	2	PIO, I, PU, ST	
							D	TK0	I/O	2		
							Α	G0_TX2	0	1		
L24	VDDGMAC0	GPIO	PB4	I/O	_	_	В	FLEXCOM10_IO3	I/O	2	PIO, I, PU, ST	
							D	TF0	I/O	2		
							Α	G0_TX3	0	1		
T25	VDDGMAC0	GPIO	PB5	I/O	_	_	В	FLEXCOM10_IO4	0	2	PIO, I, PU, ST	
							D	TD0	0	2		
							Α	G0_RX3	l	1		
L19	VDDGMAC0	GPIO	PB6	I/O	_	_	В	FLEXCOM10_IO0	I/O	2	PIO, I, PU, ST	
							D	RD0	I	2		
							Α	G0_TSUCOMP	0	1,2		
1125	\/DD C\\\\	CDIO	557	1/0			В	FLEXCOM10_IO1	I/O	2	DIG I DII CT	
U25	VDDGMAC0	GPIO	PB7	I/O	_	_	С	ADTRG		1	PIO, I, PU, ST	
							D	RF0	I/O	2		
							Α	QSPI0_IO3	I/O	1		
U23	VDDQSPI0	HSIO	PB8	I/O	_	_	В	PCK3	0	1	PIO, I, PU, ST	
							D	FLEXCOM2_IO1	I/O	2		
							Α	QSPI0_IO2	I/O	1		
V24	VDDQSPI0	HSIO	PB9	I/O	_	_	D	FLEXCOM2_IO0	I/O	2	PIO, I, PU, ST	
							Е	PWMEXTRG0	I	1		
							Α	QSPI0_IO1	I/O	1		
N21	VDDQSPI0	HSIO	PB10	I/O	_	_	D	FLEXCOM2_IO4	0	2	PIO, I, PU, ST	
							Е	PWMEXTRG1	l	1		
							Α	QSPI0_IO0	I/O	1		
	\		5544				D	FLEXCOM2_IO5	0	2	DIO I DII GT	
U22	VDDQSPI0	HSIO	PB11	I/O	-	-	Е	PWML3	0	1	PIO, I, PU, ST	
							F	TIOB3	I/O	2		
							Α	QSPI0_CS	0	1		
B20	\\DD 06DI3		1/0			D	FLEXCOM2_IO3	I/O	2			
R20	VDDQSPI0	VDDQSPI0	HSIO	PB12	I/O	-	_	Е	PWMFI1	I	1	PIO, I, PU, ST
							F	TIOA3	I/O	2		

•
_
~
_
\Box
IJ
0
Ō
I
=
U
_

continued	1											
427-pin	Danner	1/0	Prima	ıry	Alterr	nate		PIO Periph	eral		Reset State	
TFBGA.	Power Rail	I/O Type ⁽³⁾	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU, PD, HiZ, ST ⁽⁴⁾	
							Α	QSPI0_SCK	0	1		
N20	VDDQSPI0	HSIO	PB13	1/0			D	FLEXCOM2_IO2	I/O	2	PIO, I, PU, ST	
INZU	VDDQSPIU	пыо	PB13	1/0	_	-	Е	PWMFI0	I	1	PIO, I, PO, 31	
							F	TCLK3	I	2		
							Α	QSPI0_SCKN	0	1		
							В	QSPI1_SCK	0	1		
R21	VDDQSPI0	HSIO	PB14	1/0			С	I2SMCC0_CK	I/O	3	DIO I DII CT	
KZ I	VDDQSPIU	HSIO	PB14	1/0	_	-	D	FLEXCOM10_IO5	0	1	PIO, I, PU, ST	
							Е	PWMH3	0	1		
							G	FLEXCOM2_IO1	I/O	4		
							Α	QSPI0_IO4	I/O	1		
							В	QSPI1_IO0	I/O	1		
							С	I2SMCC0_WS	I/O	3		
R22	VDDQSPI0	HSIO	PB15	I/O	_	-	D	FLEXCOM10_IO6	0	1	PIO, I, PU, ST	
							Е	PWML0	0	1		
								F	TCLK4	I	2	
							G	FLEXCOM2_IO0	I/O	4		
								Α	QSPI0_IO5	I/O	1	
							В	QSPI1_IO1	I/O	1		
U24	VDDQSPI0	HSIO	PB16	1/0	1/0			С	I2SMCC0_DIN0	I	3	PIO, I, PU, ST
024	VDDQ3FI0	пзю	PDIO	1/0	_	_	D	FLEXCOM10_IO4	0	1	- 10, 1, 10, 31	
							E	PWMH0	0	1		
							F	TIOB4	I/O	2		
							Α	QSPI0_IO6	I/O	1		
							В	QSPI1_IO2	I/O	1		
M20	VDDQSPI0	HSIO	PB17	1/0		_	C	I2SMCC0_DOUT0	0	3	PIO, I, PU, ST	
IVIZO	VDDQ3FI0	11310	FDI7	1/0	_	_	D	FLEXCOM10_IO3	I/O	1	F10, 1, F0, 31	
							Е	PWML1	0	1		
							F	TIOA4	I/O	2		
						Α	QSPI0_IO7	I/O	1			
							В	QSPI1_IO3	I/O	1		
V25	VDDQSPI0	HCIO	DD10	1/0		_	С	I2SMCC0_MCK	0	3	DIO I DII CT	
V25	VDDQ3FIU	11310	HSIO PB18	1/0	-	_	D	FLEXCOM10_IO2	I/O	1	PIO, I, PU, ST	
							Е	PWMH1	0	1		
							F	TIOA5	I/O	2		

continue	d										
427-pin	Power	1/0	Prima	ary	Alteri	nate		PIO Periph	eral		Reset State
TFBGA.	Rail	Type ⁽³⁾	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU, PD, HiZ, ST ⁽⁴⁾
							Α	QSPI0_DQS	I	1	
							В	EXT_IRQ1	I	2	
N22	VDDQSPI0	HSIO	PB19	1/0			С	PCK4	0	1	PIO, I, PU, ST
INZZ	VDDQ3FI0	11310	FDIS	1/0	_	_	D	FLEXCOM10_IO1	I/O	1	F10, 1, F0, 31
							E	PWML2	0	1	
							F	TIOB5	I/O	2	
							Α	QSPI0_INT	I	1	
							В	QSPI1_CS	0	1	
M19	VDDQSPI0	HSIO	PB20	I/O	_	_	D	FLEXCOM10_IO0	I/O	1	PIO, I, PU, ST
							Е	PWMH2	0	1	
							F	TCLK5	ı	2	
							Α	SDMMC1_RSTN	0	1	
							В	FLEXCOM6_IO4	0	2	
F17	VDDSDMMC1	HSIO	PB21	1/0	_	_	С	TIOB2	I/O	2	PIO, I, PU, ST
							D	ADTRG	ı	2	
							E	EXT IRQ0	ı	2	
							Α	SDMMC1_CMD	I/O	1	
A18	VDDSDMMC1	HSIO	PB22	I/O	_	_	В	FLEXCOM6_IO3	I/O	2	PIO, I, PU, ST
							С	TCLK2	<u> </u>	2	
							Α	SDMMC1_CK	0	1	
D17	VDDSDMMC1	HSIO	PB23	I/O	_	_	В	FLEXCOM6_IO2	I/O	2	PIO, I, PU, ST
							C	TIOA2	I/O	2	
							Α	SDMMC1_DAT0	I/O	1	
A17	VDDSDMMC1	HSIO	PB24	I/O	_	_	В	FLEXCOM6_IO0	I/O	2	PIO, I, PU, ST
							A	SDMMC1_DAT1	I/O	1	
C17	VDDSDMMC1	HSIO	PB25	I/O	_	_	В	FLEXCOM6_IO1	1/0	2	PIO, I, PU, ST
							C	TIOB2	I/O	1	
							A	SDMMC1_DAT2	1/0	1	
B17	VDDSDMMC1	HSIO	PB26	I/O	_	_	В	FLEXCOM8_IO0	1/0	3	PIO, I, PU, ST
- • •							C	TCLK2		1	
							A	SDMMC1_DAT3	1/0	1	
E17	VDDSDMMC1	HSIO	PB27	1/0	_	_	В	FLEXCOM8_IO1	1/0	3	PIO, I, PU, ST
,	, , , , , , , , , , , , , , , , , , , ,		. 52,	0			C	TIOA2	1/0	1	, ,
							A	SDMMC1_WP	1	1	
A4	VDDIN33	GPIO	PB28	1/0	AD12	1	C	FLEXCOM1_IO0	1/0	3	PIO, I, PU, ST
, 1-1	12211133	3.10	. 520	., 0	, , , , , ,		E	D15	1/0	1,2	110,1,10,31

continued	i												
		1/0	Prima	ry	Altern	ate		PIO Peripl	neral		Reset State		
427-pin TFBGA	Power Rail	I/O Type ⁽³⁾	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU, PD, HiZ, ST ⁽⁴⁾		
							Α	SDMMC1_CD	Ţ	1			
E11	VDDIN33	GPIO	PB29	1/0	AD13		В	I2SMCC0_MCK	0	1	PIO, I, PU, ST		
EII	VDDIN33	GPIO	PB29	1/0	AD13	ļ.	С	FLEXCOM1_IO1	I/O	3	P10, 1, P0, 31		
							E	D14	I/O	1,2			
							Α	SDMMC1_1V8SEL	0	1			
							В	I2SMCC1_MCK	0	1			
B5	VDDIN33	GPIO	PB30	I/O	AD14	I	С	FLEXCOM1_IO2	I/O	3	PIO, I, PU, ST		
							D TIOA1 E NCS1/NANDCS1	I/O	1				
								0	1,2				
							Α	PCK7	0	2			
							В	I2SMCC1_DIN1	I	1			
B12	VDDIN33	GPIO	PB31	I/O	HHSA_CC1	I/O	С	FLEXCOM1_IO3	I/O	3	PIO, I, PU, ST		
DIZ	VDDIN33	GPIO	PD31	1/0	ппза_сст	1/0	D	TCLK1	I	1	P10, 1, P0, 31		
							E	NWE/NWR0/ NANDWE	0	2			
							Α	PCK6	0	2			
							В	I2SMCC1_DIN2	I	1			
F15	VDDIN33	GPIO	GPIO	GPIO	PC0	I/O	HHSA_CC2	I/O	С	FLEXCOM9_IO4	0	2	PIO, I, PU, ST
									D	TIOB1	I/O	1	
							Е	NWR1/NBS1	0	1,2			
							Α	PCK5	0	1			
B11	VDDIN33	GPIO	PC1	1/0	HHSB_CC1	I/O	С	FLEXCOM9_IO2	I/O	2	PIO, I, PU, ST		
					_	_		Е	SMCK	0	1,2		
							Α	EXT_IRQ0	I	3			
E15	VDDIN33	GPIO	PC2	I/O	HHSB_CC2	I/O	С	FLEXCOM9_IO3	I/O	2	PIO, I, PU, ST		
							Е	A11	0	1,2			
							Α	SPDIF_RX	ı	2			
F4.4	VDDINISS	CDIO	DCO	1/0	400		С	FLEXCOM9_IO0	I/O	2	DIO I DII CT		
F11	VDDIN33	GPIO	PC3	I/O	AD0	I	D	FLEXCOM0_IO4	0	2	PIO, I, PU, ST		
							Е	A10	0	1,2			
							Α	SPDIF_TX	0	2			
4.2	VDDINISS	CDIO	DC 4	1/0	404		С	FLEXCOM9_IO1	I/O	2	DIO I DII CT		
А3	VDDIN33	GPIO	PC4	1/0	AD1	l	D	FLEXCOM0_IO3	I/O	2	PIO, I, PU, ST		
							Е	D0	I/O	2			
					Α	I3CC_SDASPUE	0	1					
643	\(\(\mathbb{D}\)\(\mathbb{D}\)\(\mathbb{D}\)	CDIO	DCE	110	AD2)2 I	В	I2SMCC1_DIN3	I	1	DIO 1 511 57		
G13	VDDIN33	GPIO	PC5	1/0			D	FLEXCOM0_IO2	I/O	2	PIO, I, PU, ST		
							E	D1	I/O	2			

continued	d										
427 min			Prima	ary	Altern	ate		PIO Periph	neral		Reset State
427-pin TFBGA	Power Rail	I/O Type ⁽³⁾	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU, PD, HiZ, ST ⁽⁴⁾
							Α	I3CC_SCL	I/O	1	
J13	VDDIN33	GPIO	PC6	I/O	AD3		D	FLEXCOM0_IO1	I/O	2	PIO, I, PU, ST
							Е	D4	I/O	2	
							Α	I3CC_SDA	I/O	1	
C9	VDDIN33	GPIO	PC7	I/O	AD4	I/O	D	FLEXCOM0_IO0	I/O	2	PIO, I, PU, ST
							Е	D5	I/O	2	
							Α	I2SMCC0_DIN1	I	1	
							В	PDMC0_DS1	I	2	
D13	VDDIN33	GPIO	PC8	I/O	ACC_INP1		С	I2SMCC1_DOUT1	0	1	PIO, I, PU, ST
							D	FLEXCOM9_IO0	I/O	1	
							Е	D6	I/O	2	
							Α	I2SMCC0_DIN2	I	1	
							В	PDMC0_CLK	0	2	
В7	VDDIN33	GPIO	PC9	I/O	ACC_INN1	I	С	I2SMCC1_DOUT2	0	1	PIO, I, PU, ST
							D	FLEXCOM9_IO1	I/O	1	
							Е	D7	I/O	2	
							Α	I2SMCC0_DIN3	I	1	
							В	PDMC0_DS0	I	2	
H13	VDDIN33	GPIO	PC10	I/O	AD5	I/O	С	I2SMCC1_DOUT3	0	1	PIO, I, PU, ST
							D	FLEXCOM9_IO2	I/O	1	
							Е	D2	I/O	2	
							Α	I2SMCC0_DOUT1	0	1	
CE	VDDINISS	CDIO	DC11	1/0	ADG	ı	В	PDMC1_DS0	I	1	DIO I DII CT
C5	VDDIN33	GPIO	PC11	I/O	AD6	l	D	FLEXCOM9_IO3	I/O	1	PIO, I, PU, ST
							Е	D3	I/O	2	
							Α	I2SMCC0_DOUT2	0	1	
H11	VDDINISS	GPIO	PC12	I/O	AD7	ı	В	PDMC1_CLK	0	1	PIO, I, PU, ST
нп	VDDIN33	GPIO	PC12	1/0	AD7	Ī	D	FLEXCOM9_IO4	0	1	PIO, I, PO, ST
							Е	A9	0	1,2	
							Α	I2SMCC0_DOUT3	0	1	
C7	VDDIN33	GPIO	PC13	I/O	AD8	I	В	PDMC1_DS1	I	1	PIO, I, PD, ST
							Е	A8	0	1,2	
							Α	I2SMCC1_DIN0	ı	1	
11.4	VDDINISS	CDIO	DC1.4	1/0	AD9	1	В	SPDIF_RX	I	3	DIO I DD CT
J14	צצאווטטע	DDIN33 GPIO	PC14 I/O	1/0	AD9		С	FLEXCOM1_IO0	I/O	2	PIO, I, PD, ST
							Е	A7	0	1,2	

continue	d																											
427-pin	Power	1/0	Prima	iry	Altern	ate		PIO Periph	neral		Reset State																	
TFBGA.	Rail	Type ⁽³⁾	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU, PD, HiZ, ST ⁽⁴⁾																	
							Α	I2SMCC1_WS	I/O	1																		
D7	VDDIN33	GPIO	PC15	1/0	AD10	1	В	PDMC1_DS1	I	2	PIO, I, PD, ST																	
D/	VDDIN33	GPIO	PCIS	1/0	ADTO	1	С	FLEXCOM1_IO1	I/O	2	PIO, 1, PD, 31																	
							Е	A6	0	1,2																		
							Α	I2SMCC1_CK	1/0	1																		
							В	PDMC1_CLK	0	2																		
J11	VDDIN33	GPIO	PC16	I/O	AD11	1	С	FLEXCOM1_IO2	I/O	2	PIO, I, PD, ST																	
							D	TIOA1	I/O	2																		
							E	A5	0	1,2																		
							Α	I2SMCC1_DOUT0	0	1																		
							В	PDMC1_DS0	I	2																		
A8	VDDIN33	GPIO	PC17	1/0	ACC_INP0	1	С	FLEXCOM1_IO3	1/0	2	PIO, I, PU, ST																	
									D	TCLK1	I	2																
							Е	A4	0	1,2																		
							Α	I2SMCC0_DIN0		1																		
							В	SPDIF_TX	0	3																		
E13	VDDIN33	GPIO	PC18	1/0	ACC_INN2	1	С	FLEXCOM1_IO4	0	2	PIO, I, PU, ST																	
							D	TIOB1	1/0	2																		
							Е	A3	0	1,2																		
							Α	I2SMCC0_WS	1/0	1																		
A7	VDDIN33	GPIO	PC19	1/0	ACC_INP2	1	В	PCK6	0	1	PIO, I, PU, ST																	
							E	A2	0	1,2																		
A6	VDDIN33	GPIO	PC20	1/0	ACC_INN3	_	Α	I2SMCC0_DOUT0	0	1	PIO, I, PU, ST																	
Α0	VDDINOS	dilo	1 C20	1/0	ACC_IIVIVS	_	E	A1	0	1,2	110,1,10,31																	
							Α	I2SMCC0_CK	I/O	1																		
G15	VDDIN33	GPIO	PC21	I/O	ACC_INP3	-	В	PCK7	0	1	PIO, I, PU, ST																	
							E	A0/NBS0	0	1,2																		
D9	VDDIN33	GPIO	PC22	1/0	AD15	_	Α	NTRST	I	1	NTRST, PU, ST																	
					ADIS	_	E	NWAIT	I	1,2																		
A5	VDDIN33	GPIO	PC23	I/O	-	-	Α	TCK_SWCLK	I	1	TCK_SWCLK, ST																	
D11	VDDIN33	GPIO	PC24	1/0	-	-	Α	TMS_SWDIO	I/O	1	TMS_SWDIO, PU, ST																	
В6	VDDIN33	GPIO	PC25	I/O	-	-	Α	TDI	I	1	TDI, PU, ST																	
F13	VDDIN33	GPIO	PC26	1/0	_	_	Α	TDO	0	1	TDO, ST																	
113	VDDINOS	dilo	1 C20	1/0	_	_	E	A12	0	1,2	100, 31																	
							Α	SDMMC2_CMD	I/O	1																		
A19	VDDSDMMC3	HSIO	PC27	1/0	_	_	В	FLEXCOM8_IO0	I/O	2	PIO, I, PU, ST																	
Alb	V DD3DIVIIVICZ	/DDSDMMC2 HSIO	MMC2 HSIO PC27	1/0	_	_	D	TD1	0	2	110,1,10,31																	
																										E	D8	I/O

6	?
	Š
	呈

continue	d		_												
427-pin	Danner	1/0	Prima	ıry	Alterr	nate		PIO Periph	eral		Reset State				
TFBGA.	Power Rail	I/O Type ⁽³⁾	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU, PD, HiZ, ST ⁽⁴⁾				
							Α	SDMMC2_CK	0	1					
B19	VDDSDMMC2	HSIO	PC28	I/O		_	В	FLEXCOM8_IO1	I/O	2	PIO, I, PU, ST				
ыя	VDD3DIVIIVIC2	нэго	PCZ8	1/0	_	_	D	TF1	I/O	2	P10, 1, P0, 31				
							Е	D9	I/O	1,2					
							Α	SDMMC2_DAT0	I/O	1					
							В	FLEXCOM8_IO2	I/O	2					
A20	VDDSDMMC2	HSIO	PC29	I/O	_	_	D	TK1	I/O	2	PIO, I, PU, ST				
										Е	D10	I/O	1,2		
							F	TCLK0	ı	1					
							Α	SDMMC2_DAT1	I/O	1					
							В	FLEXCOM8_IO3	I/O	2					
C19	VDDSDMMC2	HSIO	PC30	I/O	-	_	D	RD1	ı	2	PIO, I, PU, ST				
											Е	D11	I/O	1,2	
							F	TIOA0	I/O	1					
							Α	SDMMC2_DAT2	I/O	1					
	VDDSDMMC2							В	FLEXCOM8_IO4	0	2				
B20		HSIO	PC31	I/O	-	_	С	PCK0	0	2	PIO, I, PU, ST				
B2U		.z nsio	PC31				D	RK1	I/O	2	P10, 1, P0, 31				
								Е	D12	I/O	1,2				
								F	TIOB0	I/O	1				
				I/O	-		Α	SDMMC2_DAT3	I/O	1	PIO, I, PU, ST				
D20	VDDSDMMC2	HSIO	PD0			-	С	PCK1	0	2					
D20	VDD3DIVIIVIC2	нэго	PDU				D	RF1	I/O	2					
							Е	D13	I/O	1,2					
							Α	SDMMC2_WP	I	1					
A21	VDDIOP1	GPIO	PD1	1/0		_	В	FLEXCOM1_IO5	0	1	PIO, I, PU, ST				
AZI	VDDIOFI	GPIO	PDI	1/0	_	_	С	LCDC_HSYNC	0	2	P10, 1, P0, 31				
							D	FLEXCOM3_IO0	I/O	3					
							Α	SDMMC2_CD	I	1					
D19	VDDIOP1	GPIO	PD2	1/0		_	В	FLEXCOM1_IO6	0	1	DIO I DII CT				
מוש	VDDIOPT	GPIO	PDZ	1/0	_	_	С	LCDC_VSYNC	0	2	PIO, I, PU, ST				
							D	FLEXCOM3_IO1	I/O	3					
							Α	SDMMC2_1V8SEL	0	1					
							В	FLEXCOM1_IO4	0	1					
B21	VDDIOP1	GPIO	PD3	I/O	_	_	С	TIOA0	I/O	2	PIO, I, PU, ST				
		DDIOF I GPIO	PD3		_		D	FLEXCOM3_IO2	I/O	3					
							Е	EXT_IRQ1	I	3					

•
•
S
_
¥
2
y
U
工
Ħ

continue	d										
427 pip	Dawer	1/0	Prima	ary	Alteri	nate		PIO Periph	eral		Reset State
427-pin TFBGA	Power Rail	I/O Type ⁽³⁾	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU, PD, HiZ, ST ⁽⁴⁾
							Α	LCDC_HSYNC	0	1	
G20	VDDIOP1	GPIO	PD4	I/O	_	_	В	FLEXCOM1_IO2	I/O	1	PIO, I, PU, ST
G20	VDDIOI I	dilo	1 04	1/0	_	_	С	TIOB0	I/O	2	110,1,10,31
							D	FLEXCOM7_IO1	I/O	3	
							Α	LCDC_VSYNC	0	1	
C21	VDDIOP1	GPIO	PD5	I/O	_	_	В	FLEXCOM1_IO3	I/O	1	PIO, I, PU, ST
CZI	VDDIOI I	dilo	103	1/0	_	_	С	TCLK0		2	110,1,10,31
							D	FLEXCOM7_IO0	I/O	3	
							Α	LCDC_PWM	0	1,2	
E21	VDDIOP1	GPIO	PD6	I/O	-	_	В	FLEXCOM1_IO1	I/O	1	PIO, I, PU, ST
							D	FLEXCOM7_IO2	I/O	3	
							Α	LCDC_DISP	0	1,2	
B22	VDDIOP1	GPIO	PD7	I/O	-	_	В	FLEXCOM1_IO0	I/O	1	PIO, I, PU, ST
							D	FLEXCOM7_IO3	I/O	3	
C21	VDDIOP1	GPIO	PD8	1/0			Α	CANTX0	0	1	PIO, I, PU, ST
G21	VDDIOP1	GPIO	PD8	1/0	-	_	В	FLEXCOM7_IO0	I/O	1	PIO, 1, PO, 31
A22	VDDIOP1	GPIO	PD9	I/O	_		Α	CANRX0		1	PIO, I, PU, ST
AZZ	VDDIOFI	GPIO	PD9	1/0	_	_	В	FLEXCOM7_IO1	I/O	1	PIO, 1, PO, 31
							Α	CANTX1	0	1	
E22	VDDIOP1	GPIO	PD10	I/O	-	_	В	FLEXCOM7_IO2	I/O	1	PIO, I, PU, ST
							С	TIOA1	I/O	3	
							Α	CANRX1		1	
A23	VDDIOP1	GPIO	PD11	I/O	-	_	В	FLEXCOM7_IO3	I/O	1	PIO, I, PU, ST
							С	TCLK1		3	
							Α	CANTX2	0	1	
							В	FLEXCOM7_IO4	0	1	
B25	VDDIOP1	GPIO	PD12	I/O	-	_	С	TIOB1	I/O	3	PIO, I, PU, ST
							D	PCK2	0	2	
							Е	FLEXCOM3_IO3	I/O	3	
							Α	CANRX2		1	
C23	VDDIOD1	CDIO	DD12	I/O			В	FLEXCOM5_IO4	0	1	DIO I DII CT
C23	VDDIOP1	GPIO	PD13	1/0	_	_	С	TIOA2	I/O	3	PIO, I, PU, ST
							D	PCK3	0	2	
							Α	CANTX3	0	1	
C25	VDDIOP1	GPIO PI	PD14	I/O	-	-	В	FLEXCOM5_IO2	I/O	1	PIO, I, PU, ST
							С	TIOB2	I/O	3	

continued	t														
427 min			Prima	ry	Alterr	nate		PIO Perip	heral		Reset State				
427-pin TFBGA	Power Rail	I/O Type ⁽³⁾	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU, PD, HiZ, ST ⁽⁴⁾				
							Α	CANRX3	I	1					
C24	VDDIOP1	GPIO	PD15	I/O	_	_	В	FLEXCOM5_IO3	I/O	1	PIO, I, PU, ST				
							С	TCLK2	I	3					
D25	VDDIOP1	GPIO	PD16	I/O	_		Α	CANTX4	0	1	PIO, I, PU, ST				
D25	VDDIOP1	GPIO	PDIO	1/0	_	_	В	FLEXCOM5_IO0	I/O	1	P10, 1, P0, 31				
E23	VDDIOP1	GPIO	PD17	I/O	_	_	Α	CANRX4	I	1	PIO, I, PU, ST				
E23	VDDIOFI	GPIO	PD17	1/0	_	_	В	FLEXCOM5_IO1	1/0	1	P10, 1, P0, 31				
							В	FLEXCOM6_IO0	I/O	4					
G22	VDDGMAC1	GPIO	PD18	I/O	_	_	С	CANTX1	0	2	PIO, I, PU, ST				
							D	PCK4	0	2					
							В	FLEXCOM6_IO1	I/O	4					
E24	VDDGMAC1	GPIO	PD19	I/O	_	_	С	CANRX1	I	2	PIO, I, PU, ST				
							D	PCK2	0	3					
							В	FLEXCOM6_IO2	I/O	4					
J18	VDDGMAC1	GPIO	GPIO	GPIO	GPIO	GPIO	PD20	I/O	_	_	С	I2SMCC1_MCK	0	2	PIO, I, PU, ST
							D	PCK3	0	3					
1/40	VDD CMAC4	CDIO	DD24	1/0			А	G1_TXCTL/ G1_TXEN	0	1,2	DIO I DII CT				
K19	VDDGMAC1	GPIO	PD21	I/O	_	-	В	FLEXCOM6_IO2	I/O	3	PIO, I, PU, ST				
							С	TK1	I/O	1					
							Α	G1_TX0	0	1,2					
E25	VDDGMAC1	GPIO	PD22	I/O	-	_	В	FLEXCOM6_IO3	I/O	3,4	PIO, I, PU, ST				
							С	TF1	I/O	1					
							Α	G1_TX1	0	1,2					
G23	VDDGMAC1	GPIO	PD23	I/O	_	_	В	FLEXCOM6_IO4	0	3,4	PIO, I, PU, ST				
							С	TD1	0	1					
							Α	G1_RXCTL/ G1_CRSDV	I	1,2					
F25	VDDGMAC1	GPIO	PD24	I/O	_	_	В	FLEXCOM6_IO0	I/O	3	PIO, I, PU, ST				
							С	RD1	I	1					
							E	PDMC0_DS1	I	3					
							Α	G1_MDC	0	1,2					
J20	VDDGMAC1	CDIO	DDGE	I/O		_	В	FLEXCOM6_IO1	I/O	3	PIO, I, PU, ST				
J∠U	ADDGINIACI	GPIO	PD25	1/0	-		С	RK1	I/O	1	PIU, I, PU, SI				
							E	PDMC0_CLK	0	3					

M
Ä
Ξ

continue	d																			
427-pin	Dower	1/0	Prima	ıry	Alterr	nate		PIO Periph	eral		Reset State									
TFBGA.	Power Rail	I/O Type ⁽³⁾	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU, PD, HiZ, ST ⁽⁴⁾									
							Α	G1_MDIO	I/O	1,2										
							В	FLEXCOM7_IO4	0	2										
G25	VDDGMAC1	GPIO	PD26	I/O	_	-	С	RF1	I/O	1	PIO, I, PU, ST									
							D	I2SMCC1_DIN2		2										
							Е	PDMC0_DS0		3										
							Α	G1_RX0	ı	1,2										
J21	VDDGMAC1	AC1 CDIO	PD27	1/0		_	В	FLEXCOM7_IO0	I/O	2	PIO, I, PU, ST									
JZ I	· · · · · · · · · · · · · · · · · · ·	GPIO	GPIO	PD27	1/0	_	_	С	SPDIF_RX		1	P10, 1, P0, 31								
							D	I2SMCC1_DIN3	ı	2										
							Α	G1_RX1	I	1,2										
G24	VDDGMAC1	GPIO	PD28	1/0		_	В	FLEXCOM7_IO1	I/O	2	PIO, I, PU, ST									
G24	VDDGIMACT GPIO	DDGMACT GPIO	FDZ6	1/0	_	_	С	SPDIF_TX	0	1	F10, 1, F0, 31									
							D	I2SMCC1_DIN1	I	2										
12.4	VDDCMACA	CDIO	DD 20	1/0			Α	G1_REFCK/ G1_TXCK	1/0	2,1	DIO I DII CT									
J24	VDDGMAC1	GIVIACT GPIO	GPIO PD29	PD29	1/0	_	-	В	FLEXCOM7_IO2	I/O	2	PIO, I, PU, ST								
							С	I2SMCC1_DOUT3	0	2										
									Α	G1_RX2	ı	1								
																В	FLEXCOM7_IO3	I/O	2	
H25	VDDGMAC1	MAC1 GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	PD30	I/O	_	_	С	I2SMCC1_DOUT1	0	2	PIO, I, PU, ST	
								D	PDMC1_DS1	I	3									
							Е	G1_RXER	I	2										
							Α	G1_RX3	ı	1										
J25	VDDGMAC1	GPIO	PD31	1/0	_	_	В	FLEXCOM5_IO4	0	2	PIO, I, PU, ST									
)23	VDDGIVIACT	di io	1 051	170	_	_	С	I2SMCC1_DOUT2	0	2	110,1,10,31									
							D	PDMC1_DS0	I	3										
							Α	G1_TX2	0	1										
J23	VDDGMAC1	GPIO	PE0	1/0	_	_	В	FLEXCOM5_IO2	I/O	2	PIO, I, PU, ST									
)23	VDDGIVIACT	GFIO	FLU	1/0	_	_	С	I2SMCC1_DIN0	ı	2	F10, 1, F0, 31									
							D	PDMC1_CLK	0	3										
							Α	G1_TX3	0	1										
K25	VDDGMAC1	GPIO	PE1	1/0	_	_	В	FLEXCOM5_IO3	I/O	2	PIO, I, PU, ST									
KZ3	VDDGIVIACT	GFIO	FLI	1/0	_	_	С	I2SMCC1_WS	I/O	2	F10, 1, F0, 31									
							D	PDMC0_DS1	I	4										
							Α	G1_RXCK	ı	1										
J22	VDDGMAC1	GPIO	PE2 I/O	1/0	_	_	В	FLEXCOM5_IO1	I/O	2	PIO, I, PU, ST									
ے کر	VDDGIVIACT	VDDGMAC1 GPIO		1/0	-		С	I2SMCC1_CK	I/O	2	1 10, 1, 10, 31									
							D	PDMC0_CLK	0	4										

M
ROC

continued	i																																							
407	_		Prima	ry	Altern	ate		PIO Peripl	heral		Reset State																													
427-pin TFBGA	Power Rail	I/O Type ⁽³⁾	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU, PD, HiZ, ST ⁽⁴⁾																													
							Α	G1_TSUCOMP	0	1,2																														
L25	VDDGMAC1	GPIO	PE3	1/0		_	В	FLEXCOM5_IO0	I/O	2	PIO, I, PU, ST																													
L25	VDDGIVIACT	GPIO	PES	1/0	_	_	С	I2SMCC1_DOUT0	0	2	PIO, 1, PO, 31																													
							D	PDMC0_DS0	I	4																														
							Α	LCDC_DAT0	0	1,2																														
							В	FLEXCOM2_IO2	I/O	1																														
Y11	VDDLVDS GI	GPIO	PE4	I/O	LVDS_A0M	0	С	PWML0	0	2	PIO, I, PU, ST																													
							D	TIOA3	I/O	1																														
							Е	I2SMCC0_DIN1	I	2																														
							Α	LCDC_DAT1	0	1,2																														
							В	FLEXCOM2_IO3	I/O	1																														
AA11	VDDLVDS	GPIO	PE5	1/0	LVDS_A0P	0	С	PWMH0	0	2	PIO, I, PU, ST																													
								D	TIOB3	I/O	1																													
							E	I2SMCC0_DIN2	I	2																														
							Α	LCDC_DAT2	0	1,2																														
											В	FLEXCOM2_IO4	0	1																										
Y12	VDDLVDS	VDDLVDS GPIO	DLVDS GPIO	DDLVDS GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	PE6	1/0	LVDS_A1M	0	С	PWML1	0	2	PIO, I, PU, ST
																		D	TCLK3	I	1																			
							E	I2SMCC0_DIN3		2																														
							Α	LCDC_DAT3	0	1,2																														
							В	FLEXCOM2_IO5	0	1																														
AA12	VDDLVDS	GPIO	PE7	1/0	LVDS_A1P	0	С	PWMH1	0	2	PIO, I, PU, ST																													
							D	TIOA4	I/O	1																														
							Е	I2SMCC0_DOUT1	0	2																														
							Α	LCDC_DAT4	0	1,2																														
							В	FLEXCOM2_IO0	I/O	1																														
Y13	VDDLVDS	GPIO	PE8	I/O	LVDS_A2M	0	С	PWML2	0	2	PIO, I, PU, ST																													
							D	TIOB4	I/O	1																														
							Е	I2SMCC0_CK	I/O	2																														
							Α	LCDC_DAT5	0	1,2																														
							В	FLEXCOM2_IO1	I/O	1																														
AA13	VDDLVDS	VDDLVDS GPIO	PE9	I/O	LVDS_A2P	0	С	PWMH2	0	2	PIO, I, PU, ST																													
			1 69				D	TCLK4	l	1																														
							E	I2SMCC0_WS	I/O	2																														

continue	d										
427-pin	Power	I/O	Prima	ry	Altern	ate		PIO Perip	heral		Reset State
TFBGA.	Rail	Type ⁽³⁾	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU, PD, HiZ, ST ⁽⁴⁾
							Α	LCDC_DAT6	0	1,2	
							В	FLEXCOM2_IO6	0	1	
Y15	VDDLVDS	GPIO	PE10	I/O	LVDS_A3M	0	С	PWML3	0	2	PIO, I, PU, ST
							D	TIOA5	I/O	1	
							E	I2SMCC0_DOUT2	0	2	
							Α	LCDC_DAT7	0	1,2	
AA15	VDDLVDS	GPIO	PE11	I/O	LVDS_A3P	0	С	PWMH3	0	2	PIO, I, PU, ST
AATS	VDDLVD3	GFIO	PEII	1/0	LVD3_ASP	U	D	TIOB5	I/O	1	PIO, 1, PO, 31
							E	I2SMCC0_DOUT3	0	2	
							Α	LCDC_DEN	0	1,2	
							В	PCK3	0	4	
Y14	VDDLVDS	GPIO	PE12	I/O	LVDS_CLK1M	0	С	PWMEXTRG0	ı	2	PIO, I, PU, ST
							D	TCLK5	I	1	
							E	I2SMCC0_DIN0	I	2	
							Α	LCDC_PCK	0	1,2	
AA14	VDDLVDS	GPIO	PE13	I/O	LVDS_CLK1P	0	В	PCK4	0	3	PIO, I, PU, ST
AA14	VDDLVD3	GFIO	FLIS	1/0	LVD3_CLKIF	O	С	PWMEXTRG1	I	2	F10, 1, F0, 31
							E	I2SMCC0_DOUT0	0	2	
B4	VDDIN33	Analog input	ADVREFP	I	-	-	-	-	-	-	-
F14	VDDIN33	power	VDDIN33	I	-	-	-	-	-	-	-
H16	GNDIN33	ground	GNDIN33	I	_	-	-	-	-	-	-
F16	GNDANA	ground	GNDANA	I	-	-	-	-	-	-	-
E10	GNDANA	ground	GNDANA	I	-	-	-	-	-	-	-
E12	GNDANA	ground	GNDANA	I	_	-	-	-	-	-	-
N16	GNDANA	ground	GNDANA	I	-	-	-	-	-	-	_
Y18	VDDIOP0	power	VDDIOP0	I	-	-	-	-	-	-	-
K24	VDDGMAC0	power	VDDGMAC0	I	-	-	-	-	-	-	-
F21	VDDIOP1	power	VDDIOP1	I	-	-	-	-	-	-	-
F24	VDDGMAC1	power	VDDGMAC1	I	-	-	-	-	-	-	-
A1	GND	ground	GND	I	_	-	-	-	-	-	_
A25	GND	ground	GND	I	-	-	-	-	-	-	_
AA1	GND	ground	GND	I	-	-	-	-	-	-	_
AA4	GND	ground	GND	I	-	-	-	-	-	-	-
AA6	GND	ground	GND	I	_	-	-	-	-	_	_
D4	GND	ground	GND	I	-	-	-	-	-	-	-
D24	GND	ground	GND	I	-	-	-	-	-	-	_
E2	GND	ground	GND	I	-	-	-	-	-	-	-
E5	GND	ground	GND	I	-	-	-	-	-	-	-

Figh Power Figh	continue	t										
FIRSA. Rail Type(9) Signal Dir Signal Dir Func Signal Dir Wo Set Signal Dir El Signal Dir Wo Set Signal Dir Wo Set Signal Dir Dir Wo Set Signal Dir Di	427 pip	Dower	1/0	Prima	ry	Alterr	nate		PIO Perip	oheral		Reset State
E14 GND ground GND I			Type ⁽³⁾	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU, PD, HiZ, ST ⁽⁴⁾
E18 GND ground GND I	E8	GND	ground		1	-	-	-	-	_	-	_
F16	E14	GND	ground	GND	I	_	_	_	-	_	_	_
F10	E18	GND	ground	GND	I	_	_	_	_	_	_	_
F12	E16	VDDANA	power	VDDANA	I	_	_	-	_	_	_	_
VDDANA	F10	VDDANA	power	VDDANA	I	-	_	_	-	_	_	_
L1 GND ground GND	F12	VDDANA	power	VDDOUT25	0	-	_	-	-	_	_	_
G11	V15	VDDANA	power	VDDIN25	I	-	_	_	-	_	_	_
N19	L1	GND	ground	GND		-	_	-	-	_	_	_
H12	G11	VDDCORE	power	VDDCORE	I	-	_	-	_	_	-	_
F1 GND ground GND I	N19	VDDCORE	power	VDDCORE	I	-	_	-	-	_	_	-
K17	H12	VDDCORE	power	VDDCORE	I	-	_	-	-	_	_	_
K20	F1	GND	ground	GND	I	-	_	-	_	_	-	_
L13	K17	VDDCORE	power	VDDCORE	I	-	_	-	-	_	_	-
M12 VDDCORE power VDDCORE I -	K20	VDDCORE	power	VDDCORE	I	-	-	-	-	-	-	-
N17	L13	VDDCORE	power	VDDCORE	I	-	-	-	-	_	-	-
V19 VDDCORE power VDDCORE I -	M12	VDDCORE	power	VDDCORE	I	-	-	-	-	_	-	-
P21 VDDCORE power VDDCORE I -	N17	VDDCORE	power	VDDCORE	1	-	-	-	-	_	-	-
T14 VDDCORE power VDDCORE I -	V19	VDDCORE	power	VDDCORE	I	-	-	-	_	_	-	_
T24 VDDCORE power VDDCORE I -	P21	VDDCORE	power	VDDCORE	I	-	-	-	-	_	-	_
Y16 VDDCORE power VDDCORE I -	T14	VDDCORE	power	VDDCORE	ı	-	-	-	_	_	-	_
G19 VDDCPU power VDDCPU I -	T24	VDDCORE	power	VDDCORE	I	-	-	-	_	_	-	_
H20	Y16	VDDCORE	power	VDDCORE	1	-	_	-	-	_	_	_
H24 VDDCPU power VDDCPU I -	G19	VDDCPU	power	VDDCPU	I	-	-	-	-	_	-	-
J19	H20	VDDCPU	power	VDDCPU	I	-	-	-	_	_	-	_
K18 VDDCPU power VDDCPU I -	H24	VDDCPU	power	VDDCPU	1	-	_	-	-	_	_	_
J17 VDDCORE power VDDCORE I -	J19	VDDCPU	power	VDDCPU	1	-	-	-	-	_	-	-
F9 GND ground GND I - <th< td=""><td>K18</td><td>VDDCPU</td><td>power</td><td>VDDCPU</td><td>I</td><td>-</td><td>-</td><td>-</td><td>-</td><td>_</td><td>-</td><td>-</td></th<>	K18	VDDCPU	power	VDDCPU	I	-	-	-	-	_	-	-
F20 GND ground GND I - <t< td=""><td>J17</td><td>VDDCORE</td><td>power</td><td>VDDCORE</td><td>I</td><td>-</td><td>-</td><td>-</td><td>-</td><td>_</td><td>-</td><td>-</td></t<>	J17	VDDCORE	power	VDDCORE	I	-	-	-	-	_	-	-
G2 GND ground GND I - <td< td=""><td>F9</td><td>GND</td><td>ground</td><td>GND</td><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td><td>_</td><td>-</td><td>-</td></td<>	F9	GND	ground	GND	1	-	-	-	-	_	-	-
G3 GND ground GND I G5 GND ground GND I	F20	GND	ground	GND	I	-	-	-	-	_	-	-
G5 GND ground GND I	G2	GND	ground	GND	I	-	_	-	-	_	_	-
G7 GND ground GND I - <th< td=""><td>G3</td><td>GND</td><td>ground</td><td>GND</td><td>I</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></th<>	G3	GND	ground	GND	I	-	-	-	-	-	-	-
G9 GND ground GND I - <th< td=""><td>G5</td><td>GND</td><td>ground</td><td>GND</td><td>ı</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></th<>	G5	GND	ground	GND	ı	-	-	-	-	-	-	-
H1 GND ground GND I	G7	GND	ground	GND	l	-	-	-	-	-	-	-
	G9	GND	ground	GND	I	-	-	-	_	-	_	-
	H1	GND	ground	GND	ı	-	-	-	-	-	-	-
H5 GND ground GND I	H5	GND	ground	GND	l	-	-	-	-	-	_	_
H8 GND ground GND I	Н8	GND	ground	GND	I	-	-	-	_	-	_	-

>
<u> </u>
\overline{n}
'n
õ
ħ
Ĭ
Ħ
U

407			Primary			nate		PIO Peri	pheral		Reset State
427-pin TFBGA	Power Rail	I/O Type ⁽³⁾	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, Pl PD, HiZ, ST ⁽⁴
H10	GND	ground	GND	I	-	-	-	-	-	-	
H18	GND	ground	GND	I	-	_	-	-	_	-	_
H21	GND	ground	GND	I	_	_	-	-	_	_	_
J1	GND	ground	GND	I	-	-	-	-	_	_	-
J3	GND	ground	GND	I	_	_	-	_	_	_	_
J5	GND	ground	GND	I	-	_	-	-	_	-	_
J7	GND	ground	GND	I	-	-	-	-	_	-	_
P16	GND	ground	GND	I	-	-	-	-	_	-	_
T16	VDDLVDS	power	VDDLVDS	I	-	-	-	-	_	-	_
H14	GNDUTMI	ground	GNDUTMI	I	-	-	-	-	_	-	_
J15	VDDUTMI	power	VDDUTMI	I	_	-	-	_	_	-	_
B1	VDDUTMI	-	HHSDPA	I/O	-	_	_	_	_	_	_
B2	VDDUTMI	_	HHSDMA	I/O	_	_	_	_	_	_	_
C1	VDDUTMI	_	HHSDPB	I/O	_	_	-	_	_	_	_
C2	VDDUTMI	_	HHSDMB	I/O	_	_	_	_	_	_	_
D1	VDDUTMI	_	HHSDPC	I/O	_	_	_	_	_	_	_
D2	VDDUTMI	_	HHSDMC	I/O	_	_	_	_	_	_	_
C3	VDDUTMI	Analog input	HHSRTUNE	ı	_	_	_	_	_	_	_
K12	VDDIODDR	power	VDDIODDR	I	_	_	_	_	_	_	_
K14	VDDIODDR	power	VDDIODDR	1	_	_	_	_	_	_	_
L9	VDDIODDR	power	VDDIODDR	1	_	_	_	_	_	_	_
L10	VDDIODDR	power	VDDIODDR	I	_	_	_	_	_	_	_
L11	VDDIODDR	power	VDDIODDR	1	_	_	_	_	_	_	_
L15	VDDIODDR	power	VDDIODDR	I	_	_	_	_	_	_	_
M9	VDDIODDR	power	VDDIODDR	I	_	_	_	_	_	_	_
M10	VDDIODDR	power	VDDIODDR	I	_	_	_	_	_	_	_
M14	VDDIODDR	power	VDDIODDR	I		_	_		_	_	_
M16	VDDIODDR	power	VDDIODDR	·	_	_	_	_	_	_	_
N11	VDDIODDR	power	VDDIODDR	I	_	_	_	_	_	_	_
N13	VDDIODDR	power	VDDIODDR	·		_	_	_	_	_	_
N15	VDDIODDR	power	VDDIODDR	·		-	_	_	_	_	_
P10	VDDIODDR	power	VDDIODDR		_	_	_	_	_	_	_
P12	VDDIODDR	power	VDDIODDR			_	_		_	_	_
J9	GND	ground	GND	1		_	_		_	_	
J10	GND	ground	GND	1		_	_		_	_	_
K2	GND	ground	GND	1	<u>_</u>	_	_	<u>_</u>		_ _	_
K8	GND	ground	GND	1			_			_	
K10	GND	_	GND	1		_	_			_	
N I U	טווט	ground	טאט	1	-	_	_	-	_	_	

continue	d										
427-pin	Power	1/0	Primai	ry	Alterr	nate		PIO Per	pheral		Reset State
TFBGA.	Rail	Type ⁽³⁾	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU, PD, HiZ, ST ⁽⁴⁾
K11	GND	ground	GND	I	-	-	_	_	_	_	-
K13	GND	ground	GND	I	-	-	-	_	_	-	-
K15	GND	ground	GND	I	-	-	-	_	-	-	_
K21	GND	ground	GND	I	_	-	_	_	-	-	-
AA8	GND	ground	GND	I	-	-	-	_	_	-	-
AA10	GND	ground	GND	I	-	-	-	_	-	-	-
AA25	GND	ground	GND	I	_	-	-	_	-	-	-
B16	GND	ground	GND	I	_	_	_	_	-	-	-
B24	GND	ground	GND	I	_	_	_	_	-	-	_
E4	VDDIODDR	Analog input	DDR_VREF	I	_	-	-	_	-	-	-
J12	VDDIODDR	Analog input	DDR_ZQ	0	-	-	-	_	_	-	-
P20	VDDDPHY	power	VDDDPHY	I	-	-	-	_	-	-	-
M21	GNDDPHY	ground	GNDDPHY	I	_	-	-	_	-	-	-
Y22	VDDDPHY	_	MIPI_CLKN	0	_	_	_	_	-	-	-
AA22	VDDDPHY	_	MIPI_CLKP	0	-	-	-	_	-	-	-
Y20	VDDDPHY	_	MIPI_DN0	0	_	-	_	_	-	-	-
AA20	VDDDPHY	_	MIPI_DP0	0	-	-	-	_	_	-	-
Y21	VDDDPHY	_	MIPI_DN1	0	-	-	-	_	-	-	-
AA21	VDDDPHY	_	MIPI_DP1	0	_	-	-	_	-	-	-
Y24	VDDDPHY	_	MIPI_DN2	0	-	-	-	_	_	-	-
Y25	VDDDPHY	_	MIPI_DP2	0	-	-	-	_	-	-	-
W24	VDDDPHY	_	MIPI_DN3	0	_	_	_	_	_	_	-
W25	VDDDPHY	_	MIPI_DP3	0	_	-	-	_	_	_	_
AA23	VDDDPHY	_	MIPI_REXT	I	-	-	-	_	-	-	-
U21	VDDSDMMC0	power	VDDSDMMC0	I	_	_	_	_	_	_	-
B18	VDDSDMMC1	power	VDDSDMMC1	I	-	-	-	_	_	-	-
T20	VDDSDMMC0	Analog input	SDMMC0_CAL	I	-	-	-	_	-	-	-
F18	VDDSDMMC1	Analog input	SDMMC1_CAL	I	_	-	_	_	-	-	-
D22	VDDSDMMC2	power	VDDSDMMC2	I	_	-	-	_	_	_	_
E19	VDDSDMMC2	Analog input	SDMMC2_CAL	I	-	-	-	_	-	-	-
J16	GNDBAT	ground	GNDBAT	I	_	_	_	_	_	_	_
K16	VBAT	power	VBAT	I	-	_	_	-	_	_	_
G17	VBAT	PIOBU	PIOBU0	I	_	-	-	_	_	_	PU ⁽⁵⁾
B14	VBAT	PIOBU	PIOBU1	I	-	-	-	_	_	-	PU ⁽⁵⁾
C15	VBAT	PIOBU	PIOBU2	I	_	-	-	_	_	_	PU ⁽⁵⁾
A13	VBAT	PIOBU	PIOBU3	I	_	-	-	_	-	-	PD ⁽⁵⁾
B10	VDDIN33	_	XIN	I	_	-	-	_	_	_	-
A10	VDDIN33	_	XOUT	0	_	-	-	_	_	_	-

continue	d										
			Primar	у	Altern	ate		PIO Perip	heral		Reset State
427-pin TFBGA	Power Rail	I/O Type ⁽³⁾	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU, PD, HiZ, ST ⁽⁴⁾
A15	VBAT	-	XIN32	I	-	-	-	-	-	-	-
B15	VBAT	_	XOUT32	0	_	-	-	-	_	_	_
D15	VBAT	_	TST	I	_	_	-	-	_	_	PD
C13	VBAT	_	JTAGSEL	I	_	_	-	-	_	_	PD
A16	VBAT	_	WKUP0	I	_	-	-	-	_	_	_
B13	VBAT	_	SHDN	0	_	_	-	-	_	_	-
В9	VDDIN33	_	NRST	I	-	-	-	-	_	-	PU
B8	VDDIN33	-	NRST_OUT	0	_	_	-	-	_	_	OD ⁽⁶⁾
C11	VDDIN33	GPIO	AUDIOCLK	0	_	_	-	-	_	_	-
A12	VBAT	backup I/O	LPM	0	-	-	-	-	_	-	-
M24	VDDQSPI0	power	VDDQSPI0	I	_	-	-	-	_	_	_
L22	VDDQSPI0	Analog input	QSPI0_CAL	I	_	_	-	-	_	_	-
A14	GND	ground	GND	I	_	_	-	-	_	_	_
H15	GND	ground	GND	I	_	_	-	-	_	_	-
A11	GND	ground	GND	I	_	_	-	-	_	_	_
A9	GND	ground	GND	I	-	_	-	-	_	-	
AA3	DDRM_VDD	power	DDRM_VDD	I	-	_	-	-	_	_	_
AA5	DDRM_VDD	power	DDRM_VDD	I	-	_	-	-	_	-	-
AA7	DDRM_VDD	power	DDRM_VDD	I	-	_	-	-	_	-	
AA9	DDRM_VDD	power	DDRM_VDD	I	_	_	-	-	_	_	-
E1	DDRM_VDD	power	DDRM_VDD	I	_	_	-	-	_	_	-
E3	DDRM_VDD	power	DDRM_VDD	I	-	_	-	-	_	-	
E7	DDRM_VDD	power	DDRM_VDD	I	-	_	-	-	_	_	_
E9	DDRM_VDD	power	DDRM_VDD	I	_	_	-	-	_	_	_
F2	DDRM_VDD	power	DDRM_VDD	I	_	_	-	-	_	_	_
F5	DDRM_VDD	power	DDRM_VDD	I	_	-	-	-	_	_	_
F6	DDRM_VDD	power	DDRM_VDD	I	_	_	-	-	_	_	-
F8	DDRM_VDD	power	DDRM_VDD	I	-	-	-	-	_	-	_
G1	DDRM_VDD	power	DDRM_VDD	I	_	-	-	-	_	-	_
G4	DDRM_ZQ	Analog input	DDRM_ZQ	I	_	_	-	-	_	_	-
G6	DDRM_VDD	power	DDRM_VDD	I	-	-	-	-	_	-	_
H2	DDRM_VDD	power	DDRM_VDD	I	_	-	-	-	_	_	_
H6	DDRM_VDD	power	DDRM_VDD	I	_	_	-	-	_	_	_
J2	DDRM_VDD	power	DDRM_VDD	I	-	-	-	-	_	_	_
J4	DDRM_VDD	power	DDRM_VDD	I	-	_	-	-	-	-	-
J6	DDRM_VDD	power	DDRM_VDD	I	-	-	-	-	_	_	-
K1	DDRM_VDD	power	DDRM_VDD	I	-	_	-	-	-	-	-
K5	DDRM_VDD	power	DDRM_VDD	I	-	_	-	-	-	_	_

continue	d										
427-pin	Dower	I/O	Prima	у	Alteri	nate		PIO Peri	oheral		Reset State
TFBGA.	Power Rail	Type ⁽³⁾	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU, PD, HiZ, ST ⁽⁴⁾
K6	DDRM_VDD	power	DDRM_VDD	1	-	-	_	-	-	-	-
K7	DDRM_VDD	power	DDRM_VDD	I	-	-	-	-	-	_	-
K9	DDRM_VDD	power	DDRM_VDD	I	-	_	_	-	_	_	_
L2	DDRM_VDD	power	DDRM_VDD	I	_	_	_	_	_	-	-
L3	GND	ground	GND	I	_	_	_	_	_	_	-
L4	DDRM_VDD	power	DDRM_VDD	I	_	_	_	_	_	_	_
L5	GND	ground	GND	I	_	_	_	_	_	-	-
L6	DDRM_VDD	power	DDRM_VDD	I	_	_	_	_	_	_	-
L7	GND	ground	GND	I	-	_	_	-	_	_	_
L8	GND	ground	GND	I	_	_	_	_	_	-	-
L12	GND	ground	GND	I	_	_	_	_	_	_	_
L14	GND	ground	GND	I	-	_	_	-	_	_	_
L16	GND	ground	GND	I	_	_	_	_	_	-	-
L17	GND	ground	GND	I	_	_	_	_	_	_	_
L18	GND	ground	GND	I	-	_	_	-	_	_	_
M1	DDRM_VDD	power	DDRM_VDD	I	-	-	_	_	-	_	-
M2	GND	ground	GND	I	-	-	_	_	-	_	-
M5	GND	ground	GND	I	-	_	_	-	_	_	_
M6	GND	ground	GND	I	-	_	_	_	_	_	_
M7	DDRM_VDD	power	DDRM_VDD	I	-	-	_	_	-	_	-
M8	GND	ground	GND	I	-	_	_	-	_	_	_
M11	GND	ground	GND	I	-	-	_	_	-	_	-
M13	GND	ground	GND	I	-	-	-	-	-	_	-
M15	GND	ground	GND	I	-	_	_	-	_	_	_
M17	GND	ground	GND	I	-	-	_	_	-	_	-
M18	GND	ground	GND	I	-	-	_	_	-	_	-
N1	GND	ground	GND	ı	-	-	_	-	-	_	-
N2	GND	ground	GND	I	-	-	_	-	-	_	-
N3	DDRM_VDD	power	DDRM_VDD	I	-	-	_	_	-	_	-
N4	GND	ground	GND	ı	-	-	_	-	-	_	-
N5	DDRM_VDD	power	DDRM_VDD	I	-	-	_	-	-	_	-
N6	DDRM_VDD	power	DDRM_VDD	I	-	-	_	-	-	-	_
N7	GND	ground	GND	ı	-	-	-	-	-	-	-
N8	DDRM_VDD	power	DDRM_VDD	I	-	-	-	-	-	_	-
N9	GND	ground	GND	I	-	-	-	-	-	_	-
N10	GND	ground	GND	ı	-	-	-	-	-	-	-
N12	GND	ground	GND	I	-	-	-	-	-	_	-
N14	GND	ground	GND	I	_	-	-	_	-	-	-

continue	d										
427 min		1/0	Primary		Alterr	nate		PIO Peri	heral		Reset State
427-pin TFBGA	Power Rail	I/O Type ⁽³⁾	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU, PD, HiZ, ST ⁽⁴⁾
N18	GND	ground	GND	I	-	-	_	-	_	_	_
P1	DDRM_VDD	power	DDRM_VDD	I	_	_	_	-	_	_	_
P2	GND	ground	GND	I	_	_	_	_	_	_	_
P5	GND	ground	GND	I	_	_	-	_	_	_	_
P6	DDRM_VDD	power	DDRM_VDD	I	_	_	_	-	_	_	_
P8	GND	ground	GND	I	_	_	_	_	_	_	_
P11	GND	ground	GND	I	_	_	_	-	_	_	_
P13	GND	ground	GND	I	-	_	-	_	_	-	-
P14	VDDIODDR	power	VDDIODDR	I	-	-	-	-	_	-	-
P18	GND	ground	GND	I	-	_	-	_	_	-	-
P24	GND	ground	GND	I	-	-	-	-	_	-	_
R1	GND	ground	GND	I	-	-	-	-	_	-	-
R2	DDRM_VDD	power	DDRM_VDD	I	-	_	-	-	_	-	_
R3	GND	ground	GND	I	-	-	-	-	_	-	-
R4	DDRM_VDD	power	DDRM_VDD	I	-	-	-	-	_	-	-
R5	DDRM_VDD	power	DDRM_VDD	l	_	_	_	_	_	_	_
R6	GND	ground	GND	I	_	-	-	-	_	-	-
R7	GND	ground	GND	I	_	_	_	_	_	_	_
R9	DDRM_VDD	power	DDRM_VDD	I	_	_	_	_	_	_	_
R10	GND	ground	GND	I	_	_	_	_	_	-	_
R11	GND	ground	GND	I	_	_	_	_	_	_	_
R12	DDR_VREF	Analog input	DDR_VREF	I	_	_	_	_	_	_	_
R13	VDDIODDR	power	VDDIODDR	I	_	_	_	_	_	_	_
R19	GND	ground	GND	I	_	_	_	_	_	_	_
T1	DDRM_VDD	power	DDRM_VDD	I	_	_	_	_	_	_	_
T2	GND	ground	GND	I	_	_	_	_	_	_	_
T5	GND	ground	GND	I	_	_	_	_	_	_	_
T6	DDRM_VDD	power	DDRM_VDD	I	_	_	_	_	_	_	_
Т8	DDRM_VDD	power	DDRM_VDD	I	_	_	_	_	_	-	_
T9	GND	ground	GND	I	_	_	_	_	_	_	_
T10	DDRM_VDD	power	DDRM_VDD	I	_	_	_	_	_	_	_
T11	GND	ground	GND	I	_	_	_	_	_	_	_
T12	GND	ground	GND	ı	_	_	_	_	_	_	_
T15	GND	ground	GND	I	_	_	_	_	_	_	_
T21	GND	ground	GND	I	_	_	_	_	_	_	_
U1	GND	ground	GND	l	_	_	_	_	_	_	_
U2	DDRM_VDD	power	DDRM_VDD	I	_	_	_	_	_	_	_
U3	GND	ground	GND	l	_	_	_	_	_	_	_
		0		•							

continued	d										
427-pin	Power	I/O	Primar	у	Alterr	nate		PIO Peri _l	pheral		Reset State
TFBGA.	Rail	Type ⁽³⁾	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU, PD, HiZ, ST ⁽⁴⁾
U4	DDRM_VDD	power	DDRM_VDD	I	-	_	-	-	-	-	_
U5	DDRM_VDD	power	DDRM_VDD	I	_	_	-	_	_	_	_
U7	DDRM_VDD	power	DDRM_VDD	I	_	_	-	_	_	_	_
U8	GND	ground	GND	I	_	_	-	-	_	-	-
U9	DDRM_VDD	power	DDRM_VDD	I	_	_	-	_	_	_	_
U10	GND	ground	GND	I	_	_	-	-	_	-	_
U12	GND	ground	GND	I	-	_	-	-	_	-	-
U14	GND	ground	GND	I	_	_	-	-	_	-	-
U16	GND	ground	GND	I	-	_	-	-	-	-	-
U18	GND	ground	GND	I	-	_	-	-	_	-	-
V1	DDRM_VDD	power	DDRM_VDD	I	-	_	-	-	-	-	_
V2	GND	ground	GND	I	-	_	-	-	-	-	-
V4	GND	ground	GND	ı	-	_	-	-	-	-	_
V6	DDRM_VDD	power	DDRM_VDD	I	-	_	-	-	-	-	_
V7	GND	ground	GND	I	-	_	-	-	-	-	-
V9	GND	ground	GND	ı	-	_	-	-	-	-	_
V20	GND	ground	GND	I	-	_	-	-	-	-	-
V22	GND	ground	GND	I	-	_	-	-	-	-	-
W1	GND	ground	GND	ı	-	_	-	-	-	-	_
W2	DDRM_VDD	power	DDRM_VDD	I	-	_	-	-	-	-	_
W3	GND	ground	GND	I	-	_	-	-	-	-	-
W5	GND	ground	GND	I	-	_	-	-	-	-	_
W6	DDRM_VDD	power	DDRM_VDD	I	_	_	-	-	_	-	-
W7	DDRM_VDD	power	DDRM_VDD	I	-	_	-	-	-	-	-
W9	DDRM_VDD	power	DDRM_VDD	I	-	_	-	-	-	-	_
W11	GND	ground	GND	I	-	_	-	-	-	-	_
W15	GND	ground	GND	I	-	_	-	-	-	-	-
W23	GND	ground	GND	ı	-	_	-	-	-	-	_
Y1	DDRM_VDD	power	DDRM_VDD	I	-	_	-	-	-	-	_
Y2	GND	ground	GND	I	-	_	-	-	-	-	-
Y4	DDRM_VDD	power	DDRM_VDD	ı	-	_	-	-	-	-	_
Y5	GND	ground	GND	I	-	_	-	-	-	-	-
Y6	DDRM_VDD	power	DDRM_VDD	I	_	_	-	-	_	_	_
Y7	GND	ground	GND	I	_	_	-	-	-	_	_
Y8	DDRM_VDD	power	DDRM_VDD	I	_	_	-	-	_	_	_
Y9	GND	ground	GND	I	_	_	-	-	_	_	_
Y10	DDRM_VDD	power	DDRM_VDD	I	-	-	-	-	-	-	_

continued											
427-pin Power I/O		Prima	ry	Alternate		PIO Peripheral				Reset State	
TFBGA.	Rail	Type ⁽³⁾	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU, PD, HiZ, ST ⁽⁴⁾

Notes:

- 1. I/Os for each peripheral are grouped into I/O sets, listed in the column "I/O Set". For all peripherals, use I/Os that belong to the same I/O set. Timings can be unpredictable when I/Os from different I/O sets are mixed.
- 2. When using an I/O line with the Analog-to-Digital Converter (ADC) or with the Analog Comparator Controller (ACC), the PIO line configuration (pull-up, pull-down) programmed before assigning this line to the ADC or ACC peripheral is not modified by this peripheral.
- Refer to I/O Characteristics in the Electrical Characteristics section of the SAMA7D6 Series data sheet for the definition of I/Os.
- PU=Pull-Up, PD=Pull-Down, HiZ=High Impedance, ST=Schmitt Trigger
- This is the PIOBU state after VBAT power-up. If programmed to another value, this value is maintained as long as VBAT is not removed.
- 6. Open-drain output requires an external resistor.

6. Electrical Characteristics

The Electrical Characteristics sections in the SAMA7D6 Series and DDR3L SDRAM data sheets (see Reference Documents) apply to this device. Complementary information is provided in the following sections.

The VDDQ and VDD power inputs described in the DDR3L SDRAM data sheets are connected to the SAMA7D6 Series SiP balls called "DDRM_VDD". Therefore, the requirements placed on VDDQ and VDD power inputs in the "Absolute Maximum Ratings" and "Recommended DC Operating Conditions" sections of these data sheets apply to the DDRM VDD power inputs.

6.1 Recommended Thermal Operating Conditions

Table 6-1. Recommended Thermal Operating Conditions

Symbol	Parameter	Min	Max	Unit
T_{J_MPU}	Junction temperature range	-40	105	°C
T_{J_DDR3L}	Junction temperature range	-40	105	°C

Table 6-2. TFBGA427 Package Thermal Characteristics (1)(2)(3)

Symbol	Parameter	Тур	Unit
R_{JA}	Junction-to-ambient thermal resistance	21	°C/W

Notes:

- 1. $R_{JA} = (T_{J_MPU} T_A) / P_{MPU}$, where T_A is the ambient temperature and P_{MPU} is the processor power consumption. The DDR3L SDRAM junction temperature is always lower than the MPU junction temperature.
- 2. According to the JEDEC JESD51-2 standard, with 2s2p board and 0 m/s air flow.
- 3. These values are not directly applicable to the board where the device is mounted. As per JEDEC standards, these parameters do not characterize the package itself but rather the package together with the PCB (4-layer or more) and other environmental factors (still air, etc.). For example, in still-air JEDEC-defined R_{JA} measurements, almost 70% of the power generated by the chip is dissipated from the test board, not from the package surfaces.

6.2 Power Sequences

The DDR3L SDRAM power rail (DDRM_VDD) must be connected to VDDIODDR on the PCB. Refer to Recommended Power Supply Sequencing in the Electrical Characteristics section of the SAMA7D6 Series data sheet.

6.3 System Power Consumption in Applicative Use Cases

Table 6-4 provides the device power consumption in the following conditions:

- f_{CPU CLK} = 1 GHz
- f_{MCK1} = 200 MHz
- f_{MCK2} = 533 MHz
- f_{MCK3} = 266 MHz
- f_{MCK4} = 400 MHz
- f_{MCK5} = 200 MHz
- f_{MCK6} = 200 MHz
- f_{MCK7} = 100 MHz
- f_{MCK8} = 100 MHz



- f_{MCK9} = 100 MHz
- I & D caches enabled
- Use cases run on Linux®
- Ambient temperature: 25°C
- Current consumptions are measured as shown in Figure 6-1. Note that the external component current consumptions are counted.

The measurements are provided for typical SAMA7D65D1G and SAMA7D65D2G devices.

Table 6-3. Use Case Definition

Use Case	Description
1	Audio MP3 decoding and playback on I ² S; MP3 file on USB mass storage
2	SAMA7D6 running as iPerf server
3	Running Bonnie++ on USB mass storage
4	SAMA7D6 downloads a file from GMAC0 and copies this file to USB mass storage
5	Test pattern display using mode test (720x1280 DSI panel @ 60 Hz)
6	Linux idle

Figure 6-1. Current Measurement for Applicative Use Cases






Table 6-4. Power Consumption in Applicative Use Cases

	Power Consumption (mW)				
Use Case	VDDCORE 1.05V	VDDCPU 1.15V	VDDIODDR 1.35V	VDDIN33 VDDUTMII 3.3V	Total
1	(*)	(*)	(*)	(*)	(*)
2	198	127	119	832	1275
3	191	154	74	551	971
4	(*)	(*)	(*)	(*)	(*)
5	203	30	90	488	811
6	187	44	50	465	746

Note: (*) denotes data that will be forthcoming in the final data sheet publication.

6.4 SDRAM-Specific Power Consumption

For SDRAM-specific power consumption, refer to the SDRAM data sheets listed in Reference Documents.




7. Mechanical Characteristics

7.1 427-Ball TFBGA Mechanical Characteristics

427-Ball Thin Fine-Pitch Ball Grid Array (4UB) - 21x18x1.2 mm Body [TFBGA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




Microchip Technology Drawing C04-21537 Rev A Sheet 1 of 2



427-Ball Thin Fine-Pitch Ball Grid Array (4UB) - 21x18x1.2 mm Body [TFBGA]

For the most current package drawings, please see the Microchip Packaging Specification located at Note: http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimensior	Limits	MIN	NOM	MAX
Number of Terminals	N	427		
Pitch	е		0.80 BSC	
Overall Height	Α	1.20		
Ball Height	A1	0.27	-	0.37
Mold Thickness	M	0.53 REF		
Substrate Thickness	S	0.26 REF		
Overall Length D 21.00 BS		21.00 BSC		
Ball Array Length	D2	19.20 BSC		
Overall Width E 1		18.00 BSC		
Ball Array Width E2 16.00 BS		16.00 BSC		
Ball Width	b	0.38 – 0.45		

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-21537 Rev A Sheet 2 of 2



427-Ball Thin Fine-Pitch Ball Grid Array (4UB) - 21x18x1.2 mm Body [TFBGA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		N	IILLIMETER:	S	
Dimension Limits		MIN	NOM	MAX	
Contact Pitch	Е		0.80 BSC		
Contact Pad Spacing			19.20 BSC		
Contact Pad Spacing			16.00 BSC		
Contact Pad Width (Xnn)	Х			0.35	
Contact Pad to Contact Pad (Xnn)	G	0.45			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-23537 Rev A



Table 7-1. 427-ball TFBGA Package Characteristics

Moisture sensitivity level MSL3

Table 7-2. Device and 427-ball TFBGA Package Weight

(*)	mg	

Note: (*) denotes data that will be forthcoming in the final data sheet publication.

Table 7-3. Package Reference

JEDEC drawing reference	N/A
J-STD-609 classification	e8


Table 7-4. 427-ball TFBGA Package Information

Ball land	0.450 mm
Nominal ball diameter	0.400 mm
Solder mask opening	0.350 mm
Solder mask definition	Solder Mask Defined (SMD)
Solder	SAC105



8. Marking

Top marking follows the scheme below:



with possible values:

Line	Description	Values
1	Company logo	Microchip logo
2	Company name	Microchip
3	Device name	SAMA7D65DxG
4	Temperature code / Packaging code, JEDEC symbol	V/4UB (E8)
5	Not used	-
6	Lot traceability, Arm logo	YYWWNNN ARM



9. Ordering Information

For details on ordering codes, see Product Identification System.

Ordering Code	Memory Type	Memory Size	Package	Carrier Type	Junction Temperature Range ⁽¹⁾
SAMA7D65D1G-V/4UB		1 Gbit		Tray	
SAMA7D65D1GT-V/4UB	DDR3L SDRAM	1 Gbit	TFBGA427	Tape and Reel	-40°C to +105°C
SAMA7D65D2G-V/4UB		2 Gbits		Tray	
SAMA7D65D2GT-V/4UB		2 Gbits		Tape and Reel	

Note:

1. Applies to both the MPU and the DDR3L memory junction temperatures.



10. Revision History

10.1 Rev. A - 06/2024

Preliminary issue



Microchip Information

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support


Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support



Product Identification System

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.



Architecture:	ure: SAMA7 = Arm Cortex-A7 CPU	
Product Group:		= General-purpose microprocessors with graphic features
Manager Turns and Singe	D1G	= 1-Gbit DDR3L SDRAM
Memory Type and Size:	D2G	= 2-Gbit DDR3L SDRAM
Carrier Type	Blank	= Standard packaging (tray)
Carrier Type:	Т	= Tape and Reel
Temperature Range (Junction):	٧	= -40°C to +105°C (industrial)
Package: 4UB		= 427-ball Thin Fine Pitch Ball Grid Array

Example:

 SAMA7D65D1GT-V/4UB = Arm Cortex-A7 general-purpose microprocessor, 1-Gbit DDR3L SDRAM, tape and reel packaging, industrial temperature, 427-ball TFBGA

Note: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package.

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable".
 Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.



THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, TimeCesium, TimeHub, TimePictra, TimeProvider, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, Anyln, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, EyeOpen, GridTime, IdealBridge, IGaT, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, MarginLink, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mSiC, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, Power MOS IV, Power MOS 7, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, Turing, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2024, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved.



ISBN: 978-1-6683-4662-4

AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, µVision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office	Australia - Sydney	India - Bangalore	Austria - Wels
355 West Chandler Blvd.	Tel: 61-2-9868-6733	Tel: 91-80-3090-4444	Tel: 43-7242-2244-39
Chandler, AZ 85224-6199	China - Beijing	India - New Delhi	Fax: 43-7242-2244-393
el: 480-792-7200	Tel: 86-10-8569-7000	Tel: 91-11-4160-8631	Denmark - Copenhagen
Fax: 480-792-7277	China - Chengdu	India - Pune	Tel: 45-4485-5910
echnical Support:	Tel: 86-28-8665-5511	Tel: 91-20-4121-0141	Fax: 45-4485-2829
www.microchip.com/support	China - Chongging	Japan - Osaka	Finland - Espoo
Web Address: www.microchip.com	Tel: 86-23-8980-9588	Tel: 81-6-6152-7160	Tel: 358-9-4520-820
Atlanta	China - Dongguan	Japan - Tokyo	France - Paris
	Tel: 86-769-8702-9880	Tel: 81-3-6880- 3770	Tel: 33-1-69-53-63-20
Duluth, GA Fel: 678-957-9614	China - Guangzhou	Korea - Daegu	Fax: 33-1-69-30-90-79
Fax: 678-957-1455	Tel: 86-20-8755-8029	Tel: 82-53-744-4301	Germany - Garching
Austin, TX	China - Hangzhou	Korea - Seoul	Tel: 49-8931-9700
Геl: 512-257-3370	Tel: 86-571-8792-8115	Tel: 82-2-554-7200	Germany - Haan
Boston			Tel: 49-2129-3766400
Westborough, MA	China - Hong Kong SAR	Malaysia - Kuala Lumpur	Germany - Heilbronn
Tel: 774-760-0087	Tel: 852-2943-5100	Tel: 60-3-7651-7906	Tel: 49-7131-72400
Fax: 774-760-0088	China - Nanjing	Malaysia - Penang	Germany - Karlsruhe
Chicago	Tel: 86-25-8473-2460	Tel: 60-4-227-8870	Tel: 49-721-625370
tasca, IL	China - Qingdao	Philippines - Manila	Germany - Munich
Tel: 630-285-0071	Tel: 86-532-8502-7355	Tel: 63-2-634-9065	Tel: 49-89-627-144-0
Fax: 630-285-0075	China - Shanghai	Singapore	Fax: 49-89-627-144-44
Dallas	Tel: 86-21-3326-8000	Tel: 65-6334-8870	Germany - Rosenheim
Addison, TX	China - Shenyang	Taiwan - Hsin Chu	Tel: 49-8031-354-560
Tel: 972-818-7423	Tel: 86-24-2334-2829	Tel: 886-3-577-8366	Israel - Hod Hasharon
Fax: 972-818-2924	China - Shenzhen	Taiwan - Kaohsiung	Tel: 972-9-775-5100
Detroit	Tel: 86-755-8864-2200	Tel: 886-7-213-7830	Italy - Milan
Novi, MI	China - Suzhou	Taiwan - Taipei	Tel: 39-0331-742611
Геl: 248-848-4000	Tel: 86-186-6233-1526	Tel: 886-2-2508-8600	Fax: 39-0331-466781
Houston, TX	China - Wuhan	Thailand - Bangkok	Italy - Padova
Гel: 281-894-5983	Tel: 86-27-5980-5300	Tel: 66-2-694-1351	Tel: 39-049-7625286
ndianapolis	China - Xian	Vietnam - Ho Chi Minh	Netherlands - Drunen
Noblesville, IN	Tel: 86-29-8833-7252	Tel: 84-28-5448-2100	Tel: 31-416-690399
Гel: 317-773-8323	China - Xiamen	16.76 7 26 5 7 16 2 7 6	Fax: 31-416-690340
Fax: 317-773-5453	Tel: 86-592-2388138		Norway - Trondheim
Геl: 317-536-2380	China - Zhuhai		Tel: 47-72884388
Los Angeles			
Mission Viejo, CA	Tel: 86-756-3210040		Poland - Warsaw
Fel: 949-462-9523 Fax: 949-462-9608			Tel: 48-22-3325737
-ах. 949-462-9608 Геl: 951-273-7800			Romania - Bucharest
Raleigh, NC			Tel: 40-21-407-87-50
rel: 919-844-7510			Spain - Madrid
			Tel: 34-91-708-08-90
New York, NY			Fax: 34-91-708-08-91
Tel: 631-435-6000			Sweden - Gothenberg
San Jose, CA			Tel: 46-31-704-60-40
Tel: 408-735-9110			Sweden - Stockholm
Tel: 408-436-4270			Tel: 46-8-5090-4654
Canada - Toronto			UK - Wokingham
Tel: 905-695-1980			Tel: 44-118-921-5800
Fax: 905-695-2078			Fax: 44-118-921-5820