






RC2014 BUS CONNECTOR




PROBE POINTS




HP/AGILENT LOGIC ANALYZER POD TERMINATION ADAPTERS


Note: Pin 1 of each pod has +5V from the pod and must remain unconnected.
Pin 2 of each pod is reserved for a second clock, not used on actual pods.



SPARE CHANNEL PASS-THRU



TIMING DELAY FOR TRACING BUS CYCLES



BYPASS

<https://github.com/MustBeArt/LAIR>
Paul Williamson paul@mustbeart.com
Must Be Art
Sheet: /
File: LAIR-Pro.sch

Title: LAIR-Pro Logic Analyzer Interface for RC2014 Pro Bus

Size: USLetter Date: 2019-07-20
KiCad E.D.A. kicad (5.1.2-1)-1

Rev: Rev2
Id: 1/1