



Down Converter Mode Timing

Notes:

1. Drawn for DDC4. Rates for DDC8 and fen will be half that shown.
2. Latching within ADC_DATA_ROUTER, DDC4, pulse tagger, coherent integrator and FIFO_ADC are clocked by ADC_CLK.

National Center for Atmospheric Research	
Title: Down Converter Mode Timing	
Drawing number: 01	Rev:
Date: 12-15-2009	Drawn by: CLM
File: UserBlockModes.graffle	Sheet 1 of 1