

# IP CORE MANUAL



## AXI4-Stream Decompose IP

`px_axis_decompose`

**PENTEK**

Pentek, Inc.  
One Park Way  
Upper Saddle River, NJ 07458  
(201) 818-5900  
<http://www.pentek.com/>

Copyright © 2017

### **Manual Revision History**

| <b><u>Date</u></b> | <b><u>Version</u></b> | <b><u>Comments</u></b> |
|--------------------|-----------------------|------------------------|
| 02/03/17           | 1.0                   | Initial Release        |

### **Legal Notices**

The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Pentek products. To the maximum extent permitted by applicable law: (1) Materials are made available “AS IS” and with all faults, Pentek hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Pentek shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in conjunction with, the Materials (including your use of Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage and loss was reasonably foreseeable or Pentek had been advised of the possibility of the same. Pentek assumes no obligation to correct any error contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the materials without prior written consent. Certain products are subject to the terms and conditions of Pentek’s limited warranty, please refer to Pentek’s Ordering and Warranty information which can be viewed at <http://www.pentek.com/contact/customerinfo.cfm>; IP cores may be subject to warranty and support terms contained in a license issued to you by Pentek. Pentek products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for the use of Pentek products in such critical applications.

### **Copyright**

Copyright © 2017, Pentek, Inc. All Rights Reserved. Contents of this publication may not be reproduced in any form without written permission.

### **Trademarks**

Pentek, Jade, and Navigator are trademarks or registered trademarks of Pentek, Inc.

ARM and AMBA are registered trademarks of ARM Limited. PCI, PCI Express, PCIe, and PCI-SIG are trademarks or registered trademarks of PCI-SIG. Xilinx, Kintex UltraScale, Vivado, and Platform Cable USB are registered trademarks of Xilinx Inc., of San Jose, CA.

# Table of Contents

---



---

Page

## IP Facts

|                                       |          |
|---------------------------------------|----------|
| Description.....                      | 5        |
| Features.....                         | 5        |
| <b>Table 1-1: IP Facts Table.....</b> | <b>5</b> |

## Chapter 1: Overview

|     |   |          |
|-----|---|----------|
| 1.1 | Functional Description .....                                      | 7        |
|     | <b>Figure 1-1: AXI4-Stream Decompose Core Block Diagram .....</b> | <b>7</b> |
| 1.2 | Applications.....   | 7        |
| 1.3 | System Requirements .....   | 7        |
| 1.4 | Licensing and Ordering Information .....                          | 8        |
| 1.5 | Contacting Technical Support .....                                | 8        |
| 1.6 | Documentation.....  | 8        |

## Chapter 2: General Product Specifications

|     |  |          |
|-----|--|----------|
| 2.1 | Standards .....                            | 9        |
| 2.2 | Performance.....                           | 9        |
| 2.3 | Resource Utilization .....                 | 9        |
| 2.4 | Limitations and Unsupported Features.....  | 9        |
| 2.5 | Generic Parameters.....                    | 9        |
|     | <b>Table 2-1: Generic Parameters .....</b> | <b>9</b> |

## Chapter 3: Port Descriptions

|     |   |           |
|-----|---|-----------|
| 3.1 | AXI4-Stream Core Interfaces.....                                      | 11        |
|     | <b>Table 3-1: AXI4-Stream Slave Interface Port Descriptions .....</b> | <b>11</b> |
| 3.2 | I/O Signals .....   | 12        |
|     | <b>Table 3-2: I/O Signals.....</b>                                    | <b>12</b> |

## Chapter 4: Designing with the Core

|     |                                 |    |
|-----|---------------------------------|----|
| 4.1 | General Design Guidelines ..... | 13 |
| 4.2 | Clocking.....                   | 13 |
| 4.3 | Resets.....                     | 13 |
| 4.4 | Interrupts.....                 | 13 |

# Table of Contents

---



---

Page

## Chapter 4: Designing with the Core (continued)

|     |                            |    |
|-----|----------------------------|----|
| 4.5 | Interface Operation.....   | 13 |
| 4.6 | Programming Sequence ..... | 13 |
| 4.7 | Timing Diagrams .....      | 13 |

## Chapter 5: Design Flow Steps

|     |  |           |
|-----|--|-----------|
|     | <b>Figure 5-1: AXI4-Stream Decompose Core in Pentek IP Catalog .....</b> | <b>15</b> |
|     | <b>Figure 5-2: AXI4-Stream Decompose Core IP Symbol .....</b>            | <b>16</b> |
| 5.2 | User Parameters .....  | 16        |
| 5.3 | Generating Output.....   | 16        |
| 5.4 | Constraining the Core .....  | 17        |
| 5.5 | Simulation .....   | 17        |
| 5.6 | Synthesis and Implementation .....                                       | 17        |

## IP Facts

### Description

Pentek's Navigator™ AXI4-Stream Decompose Core is designed to split the incoming AXI4-Stream bus to its individual component signals. This core passes the data from the input ports to the output ports without making any changes.

This core complies with the ARM® AMBA® AXI4 Specification. This user manual defines the hardware interface, software interface, and parameterization options for the AXI4-Stream Decompose Core.

### Features

- Supports AXI4-Stream user interfaces
- User-programmable width of payload data and sideband information of the AXI4-Stream input
- Supports upto 128 bytes wide input data streams

| Table 1-1: IP Facts Table   |                                      |
|---|--------------------------------------|
| Core Specifics  |                                      |
| Supported Design Family <sup>a</sup>  | Kintex® Ultrascale                   |
| Supported User Interfaces   | AXI4-Stream                          |
| Resources   | N/A                                  |
| Provided with the Core  |                                      |
| Design Files  | VHDL                                 |
| Example Design  | Not Provided                         |
| Test Bench  | Not Provided                         |
| Constraints File  | Not Provided <sup>b</sup>            |
| Simulation Model  | N/A                                  |
| Supported S/W Driver  | N/A                                  |
| Tested Design Flows   |                                      |
| Design Entry  | Vivado® Design Suite 2016.4 or later |
| Simulation  | Vivado VSim                          |
| Synthesis   | Vivado Synthesis                     |
| Support   |                                      |
| Provided by Pentek <a href="mailto:fpgasupport@pentek.com">fpgasupport@pentek.com</a> |                                      |

a.For a complete list of supported devices, see the [Vivado Design Suite Release Notes](#).

b.Clock constraints can be applied at the top level module of the user design.

*This page is intentionally blank*

## Chapter 1: Overview

---


### 1.1 Functional Description

The AXI4-Stream Decompose Core generates individual AXI4-Stream signals from the incoming AXI4-Stream bus. This core also supports sideband user information (**tuser**), data last (**tlast**) and data ready (**tready**) signals of the AXI4-Stream bus.

Figure 1-1 is a top-level block diagram of the Pentek AXI4-Stream Decompose Core.

- ❑ **AXI4-Stream Interface:** This module implements an AXI4-Stream Slave Interface across the input port to receive the incoming AXI4-Streams. For additional details about the AXI4-Stream Interface, refer to [Section 3.1 AXI4-Stream Core Interfaces](#).

**Figure 1-1: AXI4-Stream Decompose Core Block Diagram**



### 1.2 Applications

The AXI4-Stream Decompose Core can be incorporated into any Kintex Ultrascale FPGA where individual AXI4-Stream signals are required from an AXI4-Stream bus.

### 1.3 System Requirements

For a list of system requirements, see the [Vivado Design Suite Release Notes](#).

## 1.4 Licensing and Ordering Information

This core is included with all Pentek Navigator FPGA Design Kits for Pentek Jade series board products. Contact Pentek for Licensing and Ordering Information ([www.pentek.com](http://www.pentek.com)).

## 1.5 Contacting Technical Support

Technical Support for Pentek's Navigator FPGA Design Kits is available via e-mail (fpgasupport@pentek.com) or by phone (201-818-5900 ext. 238, 9 am to 5 pm EST).

## 1.6 Documentation

This user manual is the main document for this IP core. The following documents provide supplemental material:

- 1) *Vivado Design Suite User Guide: Designing with IP*
- 2) *Vivado Design Suite User Guide: Programming and Debugging*
- 3) *ARM AMBA AXI4 Protocol Version 2.0 Specification*  
<http://www.arm.com/products/system-ip/amba-specifications.php>



## Chapter 2: General Product Specifications

---

### 2.1 Standards

The AXI4-Stream Decompose Core has bus a interface that complies with the [ARM AMBA AXI4-Stream Protocol Specification](#).

### 2.2 Performance

This section is not applicable to this IP core.

### 2.3 Resource Utilization

This IP core utilizes only the I/O resources of the FPGA it is incorporated into.

### 2.4 Limitations and Unsupported Features

This section is not applicable to this IP core.

### 2.5 Generic Parameters

The generic parameters of the AXI4-Stream Decompose Core are described in [Table 2-1](#). These parameters can be set as required by the user application while customizing the core.

| Table 2-1: Generic Parameters |          |   |
|-------------------------------|----------|---|
| Port/Signal Name              | Type     | Description   |
| <b>tdata_width</b>            | Integers | <b>Input Data Width:</b> This parameter defines the width of the payload data of the incoming AXI4-Stream bus in bits. It can range from 1 to 1024 bits.  |
| <b>tuser_width</b>            |          | <b>Input Sideband Data Width:</b> This parameter defines the width (in bits) of the user sideband information that is transmitted alongside the data stream. It can range from 1 to 1024 bits.      |
| <b>has_tlast</b>              | Boolean  | <b>Has Data Last Input:</b> This parameter is used to indicate that the incoming AXI4-Stream has the Data Last signal ( <b>s_axis_tlast</b> ). Data Last indicates the boundary of the data packet. |

| Table 2-1: Generic Parameters (Continued) |         |   |
|---|---------|---|
| Port/Signal Name                          | Type    | Description   |
| <b>has_tready</b>                         | Boolean | <b>Has Data Ready:</b> When True, this parameter indicates that the AXI4-Stream Decompose Core generates a Ready output to the AXI4-Stream Master in the user design transferring the input AXI4-Stream, and also accepts a Data Ready signal from the user design receiving the output signals (see <a href="#">Table 3-2</a> ). |
| <b>has_tuser</b>                          |         | <b>Has Sideband Data Input:</b> When True, this parameter indicates that the input AXI4-Stream has sideband user data.  |

## Chapter 3: Port Descriptions

This chapter provides details about the port descriptions for the following interface types:

- [AXI4-Stream Core Interfaces](#)
- [I/O Signals](#)

### 3.1 AXI4-Stream Core Interfaces

The AXI4-Stream Decompose Core implements an AXI4-Stream Slave Interface at the input to receive AXI4-Stream across the input ports.

[Table 3-1](#) defines the ports in the AXI4-Stream Slave Interface. See the [AMBA AXI4-Stream Specification](#) for more details on operation of the AXI4-Stream interfaces.

| Table 3-1: AXI4-Stream Slave Interface Port Descriptions |           |   |  |
|--|-----------|---|--|
| Port   | Direction | Width   | Description  |
| <b>aclk</b>  | Input     | 1   | <b>Clock</b>   |
| <b>aresetn</b>   |           |   | <b>Reset:</b> Active Low.  |
| <b>s_axis_tdata</b>                                      | Input     | depends on the generic parameter <b>tdata_width</b> | <b>Input Data</b>  |
| <b>s_axis_tvalid</b>                                     |           | 1   | <b>Input Data Valid:</b> This signal is asserted when data is valid on <b>s_axis_tdata</b> bus.  |
| <b>s_axis_tready</b>                                     | Output    | 1   | <b>Data Ready:</b> Active High. This is an output <b>tready</b> signal generated by the core indicating that it is ready to accept data. This output can be enabled by setting the generic parameter <b>has_tready</b> to True. When <b>has_tready</b> is True, data is transferred across the AXI4-Stream interface when both <b>s_axis_tvalid</b> and <b>s_axis_tready</b> are High on the same cycle. |
| <b>s_axis_tuser</b>                                      | Input     | depends on the generic parameter <b>tuser_width</b> | <b>Sideband Data:</b> This is the user-defined sideband information received alongside the data stream. The generic parameter <b>has_tuser</b> must be set to True when this input is available to the core.   |
| <b>s_axis_tlast</b>                                      |           | 1   | <b>Data Last:</b> This signal is valid when the generic parameter <b>has_tlast</b> is set to True. When asserted, <b>s_axis_tlast</b> marks the last data in the current data frame.   |

### 3.2 I/O Signals

The I/O port/signal descriptions of the top level module of the AXI4-Stream Decompose Core are discussed in [Table 3-2](#).

| Table 3-2: I/O Signals |           |   |  |
|------------------------|-----------|---|--|
| Port/ Signal Name      | Direction | Width   | Description  |
| <b>m_axis_tdata</b>    | Output    | depends on the generic parameter <b>tdata_width</b> | <b>Output Data</b>   |
| <b>m_axis_tuser</b>    |           | depends on the generic parameter <b>tuser_width</b> | <b>Sideband Data:</b> This is the sideband information which can be enabled by setting the generic parameter <b>has_tuser</b> to True.   |
| <b>m_axis_tvalid</b>   |           | 1   | <b>Data Valid:</b> This signal is asserted when data on <b>m_axis_tdata</b> is valid.  |
| <b>m_axis_tlast</b>    |           |   | <b>Data Last:</b> This signal is generated when the generic parameter <b>has_tlast</b> is set to True. When asserted this signal marks the last data in the current data frame on <b>m_axis_tdata</b> .          |
| <b>m_axis_tready</b>   | Input     |   | <b>Data Ready:</b> This is the input <b>tready</b> signal from the user design indicating that it is ready to accept data. This input can be enabled by setting the generic parameter <b>has_tready</b> to True. |

## Chapter 4: Designing with the Core

---

This chapter includes guidelines and additional information to facilitate designing with the AXI4-Stream Decompose Core.

### 4.1 General Design Guidelines

The AXI4-Stream Decompose Core provides the requires logic to generate individual signals from the incoming AXI4-Stream bus, and can be customized by the user by setting the generic parameters as described in [Section 2.5](#).

### 4.2 Clocking

Main Clock: **aclk**

This clock is used to clock all ports of the core.

### 4.3 Resets

Main reset: **aresetn**

This is an active low synchronous reset associated with **aclk**.

### 4.4 Interrupts

This section is not applicable to this IP core.

### 4.5 Interface Operation

**AXI4-Stream Interface:** This core implements an AXI4-Stream Slave Interface across the input of the core which is described in [Section 3.1](#).

### 4.6 Programming Sequence

This section is not applicable to this IP core.

### 4.7 Timing Diagrams

This section is not applicable to this IP core.


*This page is intentionally blank*

## Chapter 5: Design Flow Steps

### 5.1 Pentek IP Catalog

This chapter describes customization and generation of the Pentek AXI4-Stream Decompose Core. It also includes simulation, synthesis, and implementation steps that are specific to this IP core. This core can be generated from the Vivado IP Catalog when the Pentek IP Repository has been installed. It will appear in the IP Catalog list as **px\_axis\_decompose\_v1\_0** as shown in Figure 5-1.


**Figure 5-1: AXI4-Stream Decompose Core in Pentek IP Catalog**



## 5.1 Pentek IP Catalog (continued)

When you select the **px\_axis\_decompose\_v1\_0** core, a screen appears that shows the core's symbol and the core's parameters (see [Figure 5-2](#)). The core's symbol is the box on the left side.

**Figure 5-2: AXI4-Stream Decompose Core IP Symbol**



## 5.2 User Parameters

The user parameters of this core are described in [Section 2.5](#) of this user manual.

## 5.3 Generating Output

For more details about generating and using IP in the Vivado Design Suite, refer to the [Vivado Design Suite User Guide - Designing with IP](#).



## 5.4 Constraining the Core

This section contains information about constraining the AXI4-Stream Decompose Core in Vivado Design Suite.

### Required Constraints

The XDC constraints are not provided with the AXI4-Stream Decompose Core. Clock constraints can be applied in the top-level module of the user design.

### Device, Package, and Speed Grade Selections

This IP works for the Kintex Ultrascale FPGAs.

### Clock Frequencies

This section is not applicable to this IP core.

### Clock Management

This section is not applicable for this IP core.

### Clock Placement

This section is not applicable for this IP core.

### Banking and Placement

This section is not applicable for this IP core.

### Transceiver Placement

This section is not applicable for this IP core.

### I/O Standard and Placement

This section is not applicable for this IP core.

## 5.5 Simulation

This section is not applicable to this IP core.

## 5.6 Synthesis and Implementation

For details about synthesis and implementation see the [Vivado Design Suite User Guide - Designing with IP](#).

***This page is intentionally blank***