IP CORE MANUAL



AXI4-Lite Place Holder IP

px_s_axil_plc_hldr



Pentek, Inc.
One Park Way
Upper Saddle River, NJ 07458
(201) 818-5900
http://www.pentek.com/

Copyright © 2016

Manual Part Number: 807.48343 Rev: 1.0 - December 09, 2016

Manual Revision History

Date	Version		Comments
12/09/16	1.0	Initial Release	

Legal Notices

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Pentek products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Pentek hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Pentek shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in conjunction with, the Materials (including your use of Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage and loss was reasonably foreseeable or Pentek had been advised of the possibility of the same. Pentek assumes no obligation to correct any error contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the materials without prior written consent. Certain products are subject to the terms and conditions of Pentek's limited warranty, please refer to Pentek's Ordering and Warranty information which can be viewed at http://www.pentek.com/contact/customerinfo.cfm; IP cores may be subject to warranty and support terms contained in a license issued to you by Pentek. Pentek products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for the use of Pentek products in such critical applications.

Copyright

Copyright © 2016, Pentek, Inc. All Rights Reserved. Contents of this publication may not be reproduced in any form without written permission.

Trademarks

Pentek, Jade, and Navigator are trademarks or registered trademarks of Pentek, Inc.

ARM and AMBA are registered trademarks of ARM Limited. PCI, PCI Express, PCIe, and PCI-SIG are trademarks or registered trademarks of PCI-SIG. Xilinx, Kintex UltraScale, Vivado, and Platform Cable USB are registered trademarks of Xilinx Inc., of San Jose, CA.

Table of Contents

		Page
	IP Facts	
	Description	5
	Features	5
	Table 1-1: IP Facts Table	5
	Chapter 1: Overview	
1.1	Functional Description	7
	Figure 1-1: AXI4-Lite Place Holder Core Block Diagram	7
1.2	Applications	7
1.3	System Requirements	
1.4	Licensing and Ordering Information	8
1.5	Contacting Technical Support	
1.6	Documentation	8
	Chapter 2: General Product Specifications	
2.1	Standards	9
2.2	Performance	
	2.2.1 Maximum Frequencies	
2.3	Resource Utilization	
	Table 2-1: Resource Usage and Availability	
2.4	Limitations and Unsupported Features	
2.5	Generic Parameters	
	Table 2-2: Generic Parameters	10
	Chapter 3: Port Descriptions	
3.1	AXI4-Lite Core Interfaces	11
	3.1.1 Control/Status Register (CSR) Interface	11
	Table 3-1: Control/Status Register (CSR) Interface Port Descriptions	11
	Chapter 4: Designing with the Core	
4.1	General Design Guidelines	15
4.2	Clocking	
4.3	Resets	

Table of Contents

		Page
	Chapter 4: Designing with the Core (continued)	
1.4	Interrupts	15
1.5	Interface Operation	
4.6	Programming Sequence	
1.7	Timing Diagrams	
	Chapter 5: Design Flow Steps Figure 5.1: AVIA Lite Place Holder Core in Bentek IP Cotolog	17
	Figure 5-1: AXI4-Lite Place Holder Core in Pentek IP Catalog	
5.2	User Parameters	
5.3		
5.4	Generating Output	
5.4 5.5	Constraining the Core Simulation	
5.6	Synthesis and Implementation	
0.0	Synthesis and implementation	19

IP Facts

Description

Pentek's NavigatorTM AXI4-Lite Place Holder Core acts as a placeholder in a design to reserve an address range for later connection to a real responder.

This core complies with the ARM® AMBA® AXI4 Specification. This user manual defines the hardware interface, software interface, and parameterization options for the AXI4-Lite Place Holder Core.

Features

- User-programmable address width of the AXI4-Lite Bus
- Supports optional error response for read requests

Table 1-1: IP Facts Table				
Core Specifics				
Supported Design Family ^a	Kintex [®] Ultrascale			
Supported User Interfaces	AXI4-Lite			
Resources	See Table 2-1			
Provided with the Core				
Design Files	VHDL			
Example Design	Not Provided			
Test Bench	Not Provided			
Constraints File	Not Provided ^b			
Simulation Model	N/A			
Supported S/W Driver	N/A			
Tested Design Flows				
Design Entry	Vivado [®] Design Suite 2016.3 or later			
Simulation	Vivado VSim			
Synthesis	Vivado Synthesis			
Support				
Provided by Pentek fpgasupport@pentek.com				

a.For a complete list of supported devices, see the *Vivado Design Suite Release Notes*.

b.Clock constraints can be applied at the top level module of the user design.

This page is intentionally blank

Chapter 1: Overview

1.1 Functional Description

The AXI4-Lite Place Holder Core reserves an address range for later use when incorporated within a user design. This core has an AXI4-Lite Slave Interface and includes a state machine to perform read and write operations to the specified address.

The width of the AXI4-Lite bus can be defined by the user through the generic parameter **address_width** (see Table 2-2). Read operations return 0x00000000 from any address and optionally an error response can be returned based on the user requirement. The error response can be enabled by setting the generic parameter **respond_with_error** to True as described in Table 2-2.

Figure 1-1 is a top-level block diagram of the AXI4-Lite Place Holder Core. The modules within the block diagram are explained in the later sections of this manual.

- □ AXI4-Lite Interface: This module implements a 32-bit AXI4-Lite Slave Interface with programmable address width. For additional details about the AXI4-Lite Interface, refer to Section 3.1 AXI4-Lite Core Interfaces.
- □ State Machine: This state machine is used perform read and write operations to the address specified across the AXI4-Lite Interface.




Figure 1-1: AXI4-Lite Place Holder Core Block Diagram

1.2 Applications

The AXI4-Lite Place Holder Core can be incorporated into any user design where an interface is required between an AXI4-Lite Interface compliant core and the Xilinx Native FIFO Core.

1.3 System Requirements

For a list of system requirements, see the Vivado Design Suite Release Notes.

1.4 Licensing and Ordering Information

This core is included with all Pentek Navigator FPGA Design Kits for Pentek Jade series board products. Contact Pentek for Licensing and Ordering Information (www.pentek.com).

1.5 Contacting Technical Support

Technical Support for Pentek's Navigator FPGA Design Kits is available via e-mail (fpgasupport@pentek.com) or by phone (201-818-5900 ext. 238, 9 am to 5 pm EST).

1.6 Documentation

This user manual is the main document for this IP core. The following documents provide supplemental material:

- 1) Vivado Design Suite User Guide: Designing with IP
- 2) Vivado Design Suite User Guide: Programming and Debugging
- 3) ARM AMBA AXI4 Protocol Version 2.0 Specification http://www.arm.com/products/system-ip/amba-specifications.php

Chapter 2: General Product Specifications

2.1 Standards

The AXI4-Lite Place Holder Core has a bus interface that complies with the *ARM AMBA AXI4-Lite Protocol Specification*.

2.2 Performance

The performance of the AXI4-Lite Place Holder Core is limited only by the FPGA logic speed. The values presented in this section should be used as an estimation guideline. Actual performance can vary.

2.2.1 Maximum Frequencies

The AXI4-Lite Place Holder Core is designed to meet a target frequency of 250 MHz on a Kintex Ultrascale -2 speed grade FPGA. 250 MHz is typically the PCI Express (PCIe®) AXI bus clock frequency.

2.3 Resource Utilization

The resource utilization of the AXI4-Lite Place Holder Core is shown in Table 2-1. Resources have been estimated for the Kintex Ultrascale XCKU060 -2 speed grade device. These values were generated using the Vivado Design Suite.

Table 2-1: Resource Usage and Availability				
Resource	# Used			
LUTs	36			
Flip-Flops	108			

NOTE: Actual utilization may vary based on the user design in which the AXI4-Lite Place Holder Core is incorporated.

2.4 Limitations and Unsupported Features

This section is not applicable to this IP core.

2.5 Generic Parameters

The generic parameters of the AXI4-Lite Place Holder Core are described in Table 2-2. These parameters can be set as required by the user application while customizing the core.

Table 2-2: Generic Parameters			
Port/Signal Name	Port/Signal Name Type Description		
address_width	Integer	Address Width: This parameter defines the address width of the AXI4-Lite Bus. It can range from 3 to 32.	
respond_with_error	Boolean	Respond With Error: This parameter is used to enable (or disable) an error response for a read operation. When disabled the core responds with 0x00000000 for a read operation from any address.	

Chapter 3: Port Descriptions

This chapter provides details about the port descriptions for the following interface types:

• AXI4-Lite Core Interfaces

3.1 **AXI4-Lite Core Interfaces**

The AXI4-Lite Place Holder core uses the following AXI4-Lite Interface to read from, and write to, the specified address.

3.1.1 Control/Status Register (CSR) Interface

The CSR interface is an AXI4-Lite Slave Interface that can be used to access addresses in the address range specified by the user. This core acts as a placeholder and returns success for write transactions, and 0x00000000 for read transactions. Table 3-1 defines the ports in the CSR interface. See the *AMBA AXI4-Lite Specification* for more details on operation of the AXI4-Lite interfaces.

Table 3-1: Control/Status Register (CSR) Interface Port Descriptions			
Port	Direction	Width	Description
s_axi_csr_aclk	Input	1	Clock
s_axi_csr_aresetn	Input	1	Reset: Active low.
s_axi_csr_awaddr	Input	address _width	Write Address: Address used for write operations. It must be valid when s_axi_csr_awvalid is asserted and must be held until s_axi_csr_awready is asserted by the AXI4-Lite Place Holder Core.
s_axi_csr_awprot	Input	3	Protection: The AXI4-Lite Place Holder Core ignores these bits.
s_axi_csr_awvalid	Input	1	Write Address Valid: This input must be asserted to indicate that a valid write address is available on s_axi_csr_awaddr. The AXI4-Lite Place Holder Core asserts s_axi_csr_awready when it is ready to accept the address. The s_axi_csr_awvalid must remain asserted until the rising clock edge after the assertion of s_axi_csr_awready.
s_axi_csr_awready	Output	1	Write Address Ready: This output is asserted by the AXI4-Lite Place Holder Core when it is ready to accept the write address.The address is latched when s_axi_csr_awvalid and s_axi_csr_awready are high on the same cycle.

Table 3-1: Control/Status Register (CSR) Interface Port Descriptions (Continued)			
Port	Direction	Width	Description
s_axi_csr_wdata	Input	32	Write Data: This data will be written to the address specified by s_axi_csr_awaddr when s_axi_csr_wvalid and s_axi_csr_wready are both asserted. The value must be valid when s_axi_csr_wvalid is asserted and held until s_axi_csr_wready is also asserted.
s_axi_csr_wstrb	Input	4	Write Strobes: This signal, when asserted, indicates the number of bytes of valid data on the s_axi_csr_wdata signal. Each of these bits, when asserted, indicate that the corresponding byte of s_axi_csr_wdata contains valid data. Bit 0 corresponds to the least significant byte, and bit 3 to the most significant.
s_axi_csr_wvalid	Input	1	Write Valid: This signal must be asserted to indicate that the write data is valid for a write operation. The value on s_axi_csr_wdata is written into the register at address s_axi_csr_awaddr when s_axi_csr_wready and s_axi_csr_wvalid are high on the same cycle.
s_axi_csr_wready	Output	1	Write Ready: This signal is asserted by the AXI4-Lite Place Holder Core when it is ready to accept data. The value on s_axi_csr_wdata is written into the register at address s_axi_csr_awaddr when s_axi_csr_wready and s_axi_csr_wvalid are high on the same cycle, assuming that the address has already or simultaneously been submitted.
s_axi_csr_bresp	Output	2	Write Response: The AXI4-Lite Place Holder Core indicates success or failure of a write transaction through this signal, which is valid when s_axi_csr_bvalid is asserted; 00 = Success of normal access 01 = Success of exclusive access 10 = Slave Error 11 = Decode Error Note: For more details about this signal refer to the AMBA AXI Specification.
s_axi_csr_bready	Input	1	Write Response Ready: This signal must be asserted by the user logic when it is ready to accept the Write Response.
s_axi_csr_bvalid	Output	1	Write Response Valid: This signal is asserted by the AXI4-Lite Place Holder Core when the write operation is complete and the Write Response is valid. It is held until s_axi_csr_bready is asserted by the user logic.
s_axi_csr_araddr	Input	address _width	Read Address: Address used for read operations. It must be valid when s_axi_csr_arvalid is asserted and must be held until s_axi_csr_arready is asserted by the AXI4-Lite Place Holder Core.

Table 3-1: Control/Status Register (CSR) Interface Port Descriptions (Continued)			
Port	Direction	Width	Description
s_axi_csr_arprot	Input	3	Protection: These bits are ignored by the AXI4-Lite Place Holder Core
s_axi_csr_arvalid	Input	1	Read Address Valid: This input must be asserted to indicate that a valid read address is available on the s_axi_csr_araddr. The AXI4-Lite Place Holder Core asserts s_axi_csr_arready when it ready to accept the Read Address. This input must remain asserted until the rising clock edge after the assertion of s_axi_csr_arready.
s_axi_csr_arready	Output	1	Read Address Ready: This output is asserted by the AXI4-Lite Place Holder Core when it is ready to accept the read address. The address is latched when s_axi_csr_arvalid and s_axi_csr_ arready are high on the same cycle.
s_axi_csr_rdata	Output	32	Read Data: This value is the data read from the address specified by the s_axi_csr_araddr when s_axi_csr_arvalid and s_axi_csr_arready are high on the same cycle.
s_axi_csr_rresp	Output	2	Read Response: The AXI4-Lite Place Holder Core indicates success or failure of a read transaction through this signal, which is valid when s_axi_csr_rvalid is asserted; 00 = Success of normal access 01 = Success of exclusive access 10 = Slave Error 11 = Decode Error Note: For more details about this signal refer to the AMBA AXI Specification.
s_axi_csr_rvalid	Output	1	Read Data Valid: This signal is asserted by the AXI4-Lite Place Holder Core when the read is complete and the read data is available on s_axi_csr_rdata. It is held until s_axi_csr_ rready is asserted by the user logic.
s_axi_csr_rready	Input	1	Read Data Ready: This signal is asserted by the user logic when it is ready to accept the Read Data.

This page is intentionally blank

Chapter 4: Designing with the Core

This chapter includes guidelines and additional information to facilitate designing with the AXI4-Lite Place Holder Core.

4.1 General Design Guidelines

The AXI4-Lite Place Holder Core is designed to reserve an address range which can be used for later connections within the user design.

4.2 Clocking

Main Clock: s axis csr aclk

This clock is used to clock all ports of the AXI4-Lite Place Holder Core.

4.3 Resets

Main reset: s_axi_csr_aresetn

This is an active low reset synchronous with the main clock (s_axi_csr_aclk). When asserted, the state machine within the core is reset.

4.4 Interrupts

This section is not applicable to this IP core.

4.5 Interface Operation

AXI4-Lite Interface: This is the control/status register interface. It is associated with **s_axi_csr_aclk**. It is a standard AXI4-Lite Slave interface. For more details about this interface, refer to Section 3.1.

4.6 Programming Sequence

This section is not applicable to this IP core.

4.7 Timing Diagrams

This section is not applicable to this IP core.

Chapter 5: Design Flow Steps

5.1 Pentek IP Catalog

This chapter describes customization and generation of the Pentek AXI4-Lite Place Holder Core. It also includes simulation, synthesis, and implementation steps that are specific to this IP core. This core can be generated from the Vivado IP Catalog when the Pentek IP Repository has been installed. It will appear in the IP Catalog list as $px_s_axil_plc_hldr_v1_0$ as shown in Figure 5-1.





Figure 5-1: AXI4-Lite Place Holder Core in Pentek IP Catalog

5.1 Pentek IP Catalog (continued)

When you select the **px_s_axil_plc_hldr_v1_0** core, a screen appears that shows the core's symbol and the core's parameters (see Figure 5-2). The core's symbol is the box on the left side.

Figure 5-2: AXI4-Lite Place Holder Core IP Symbol



5.2 User Parameters

The user parameters of this IP core are described in Section 2.5 of this user manual.

5.3 Generating Output

For more details about generating and using IP in the Vivado Design Suite, refer to the *Vivado Design Suite User Guide - Designing with IP*.

5.4 Constraining the Core

This section contains information about constraining the AXI4-Lite Place Holder Core in Vivado Design Suite.

Required Constraints

The XDC constraints are not provided with the AXI4-Lite Place Holder Core. Clock constraints can be applied in the top-level module of the user design.

Device, Package, and Speed Grade Selections

This IP works for the Kintex Ultrascale FPGAs.

Clock Frequencies

The clock frequency (s_axi_csr_aclk) for this IP core is 250 MHz.

Clock Management

This section is not applicable for this IP core.

Clock Placement

This section is not applicable for this IP core.

Banking and Placement

This section is not applicable for this IP core.

Transceiver Placement

This section is not applicable for this IP core.

I/O Standard and Placement

This section is not applicable for this IP core.

5.5 Simulation

This section is not applicable to this IP core.

5.6 Synthesis and Implementation

For details about synthesis and implementation see the *Vivado Design Suite User Guide - Designing with IP*.

Page 20

This page is intentionally blank