

# IP CORE MANUAL



## Subset Vector IP

px\_subset\_vctr

**PENTEK**

Pentek, Inc.  
One Park Way  
Upper Saddle River, NJ 07458  
(201) 818-5900  
<http://www.pentek.com/>

Copyright © 2016

## **Manual Revision History**

<b><u>Date</u></b>	<b><u>Version</u></b>	<b><u>Comments</u></b>
12/09/16	1.0	Initial Release

## **Legal Notices**

The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Pentek products. To the maximum extent permitted by applicable law: (1) Materials are made available “AS IS” and with all faults, Pentek hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Pentek shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in conjunction with, the Materials (including your use of Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage and loss was reasonably foreseeable or Pentek had been advised of the possibility of the same. Pentek assumes no obligation to correct any error contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the materials without prior written consent. Certain products are subject to the terms and conditions of Pentek’s limited warranty, please refer to Pentek’s Ordering and Warranty information which can be viewed at <http://www.pentek.com/contact/customerinfo.cfm>; IP cores may be subject to warranty and support terms contained in a license issued to you by Pentek. Pentek products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for the use of Pentek products in such critical applications.

## **Copyright**

Copyright © 2016, Pentek, Inc. All Rights Reserved. Contents of this publication may not be reproduced in any form without written permission.

## **Trademarks**

Pentek, Jade, and Navigator are trademarks or registered trademarks of Pentek, Inc.

ARM and AMBA are registered trademarks of ARM Limited. PCI, PCI Express, PCIe, and PCI-SIG are trademarks or registered trademarks of PCI-SIG. Xilinx, Kintex UltraScale, Vivado, and Platform Cable USB are registered trademarks of Xilinx Inc., of San Jose, CA.

# Table of Contents

---



---

Page

## IP Facts

Description.....	5
Features.....	5
<b>Table 1-1: IP Facts Table.....</b>	<b>5</b>

## Chapter 1: Overview

1.1	Functional Description .....	7
	<b>Figure 1-1: Subset Vector Core Block Diagram .....</b>	<b>7</b>
1.2	Applications.....	7
1.3	System Requirements .....	7
1.4	Licensing and Ordering Information .....	7
1.5	Contacting Technical Support .....	7
1.6	Documentation.....	8

## Chapter 2: General Product Specifications

2.1	Standards .....	9
2.2	Performance.....	9
2.3	Resource Utilization .....	9
2.4	Limitations and Unsupported Features.....	9
2.5	Generic Parameters.....	9
	<b>Table 2-1: Generic Parameters .....</b>	<b>9</b>

## Chapter 3: Port Descriptions

3.1	I/O Signals .....	11
	<b>Table 3-1: I/O Signals.....</b>	<b>11</b>

## Chapter 4: Designing with the Core

4.1	General Design Guidelines .....	13
4.2	Clocking.....	13
4.3	Resets.....	13
4.4	Interrupts.....	13
4.5	Interface Operation .....	13
4.6	Programming Sequence.....	13
4.7	Timing Diagrams .....	13

# Table of Contents

---

---

Page

## Chapter 5: Design Flow Steps

	<b>Figure 5-1: Subset Vector Core in Pentek IP Catalog .....</b>	<b>15</b>
	<b>Figure 5-2: Subset Vector Core IP Symbol.....</b>	<b>16</b>
5.2	User Parameters .....	16
5.3	Generating Output .....	16
5.4	Constraining the Core .....	17
5.5	Simulation .....	17
5.6	Synthesis and Implementation .....	17

## IP Facts

### Description

Pentek's Navigator™ Subset Vector Core generates an output vector which is a subset of the input vector based on the user-defined parameters.

This user manual defines the hardware interface, software interface, and parameterization options for the Subset Vector Core.

### Features

- Supports up to 1024 bits wide input vector
- User-programmable width of input vector
- Desired subset of the input vector, to be output, can be defined by the user

Table 1-1: IP Facts Table	
Core Specifics	
Supported Design Family <sup>a</sup>	Kintex® Ultrascale
Supported User Interfaces	N/A
Resources	N/A
Provided with the Core	
Design Files	VHDL
Example Design	Not Provided
Test Bench	Not Provided
Constraints File	Not Provided <sup>b</sup>
Simulation Model	N/A
Supported S/W Driver	N/A
Tested Design Flows	
Design Entry	Vivado® Design Suite 2016.3 or later
Simulation	Vivado VSim
Synthesis	Vivado Synthesis
Support	
Provided by Pentek <a href="mailto:fpgasupport@pentek.com">fpgasupport@pentek.com</a>	

a. For a complete list of supported devices, see the [Vivado Design Suite Release Notes](#).

b. Clock constraints can be applied at the top level module of the user design.

*This page is intentionally blank*


## Chapter 1: Overview

---

### 1.1 Functional Description

The Subset Vector Core generates an output vector which is a subset of the input vector. The desired subset range and width of input vector can be defined by the user using the generic parameters as described in [Section 2.5](#). [Figure 1-1](#) is a top-level block diagram of the Pentek Subset Vector Core.

**Figure 1-1: Subset Vector Core Block Diagram**



### 1.2 Applications

The Subset Vector Core can be incorporated into any Kintex Ultrascale FPGA to generate a subset of the input vector.

### 1.3 System Requirements

For a list of system requirements, see the [Vivado Design Suite Release Notes](#).

### 1.4 Licensing and Ordering Information

This core is included with all Pentek Navigator FPGA Design Kits for Pentek Jade series board products. Contact Pentek for Licensing and Ordering Information ([www.pentek.com](http://www.pentek.com)).

### 1.5 Contacting Technical Support

Technical Support for Pentek's Navigator FPGA Design Kits is available via e-mail ([fpgasupport@pentek.com](mailto:fpgasupport@pentek.com)) or by phone (201-818-5900 ext. 238, 9 am to 5 pm EST).

## 1.6 Documentation

This user manual is the main document for this IP core. The following documents provide supplemental material:

- 1) [\*Vivado Design Suite User Guide: Designing with IP\*](#)
- 2) [\*Vivado Design Suite User Guide: Programming and Debugging\*](#)



## Chapter 2: General Product Specifications

---

### 2.1 Standards

This section is not applicable to this IP core.

### 2.2 Performance

This section is not applicable to this IP core.

### 2.3 Resource Utilization

This IP core utilizes only the I/O resources of the FPGA it is incorporated into.

### 2.4 Limitations and Unsupported Features

This section is not applicable to this IP core.

### 2.5 Generic Parameters

The generic parameters of the Subset Vector Core are described in [Table 2-1](#). These parameters can be set as required by the user application while customizing the core.

Table 2-1: Generic Parameters		
Port/Signal Name	Type	Description
in_vector_length	Integer	<b>Input Vector Length:</b> This parameter indicates the width of the input vector of the Subset Vector Core in bits. It can range from 1 to 1024.
out_start_index		<b>Out Start Index:</b> This parameter indicates the start index bit of the input vector, starting from the least significant bit position, from where the input vector is mapped to the output vector.
out_end_index		<b>Out End Index:</b> This parameter indicates the end index bit of the input vector, starting from the least significant bit position, up to where the input vector is mapped to the output vector.

**NOTE:** The Out End Index generic parameter value must be greater than or equal to the Out Start Index generic parameter value.

*This page is intentionally blank*

## Chapter 3: Port Descriptions

---

This chapter provides details about the port descriptions for the following interface types:

- [I/O Signals](#)

### 3.1 I/O Signals

The I/O port/signal descriptions of the top level module of the Subset Vector Core are discussed in [Table 3-1](#).

Table 3-1: I/O Signals			
Port/ Signal Name	Type	Direction	Description
<b>out_vector</b> [out_end_index- out_start_index : 0]	std_logic _vector	Output	<b>Output Vector:</b> This is the output vector generated from the input vector with it's width defined by the generic parameters, <b>out_end_index</b> and <b>out_start_index</b> .
<b>in_vector</b> [in_vector_length-1:0]		Input	<b>Input Vector:</b> This is the input vector whose width is defined by the generic parameter <b>in_vector_length</b> .

*This page is intentionally blank*

## ***Chapter 4: Designing with the Core***

---

This chapter includes guidelines and additional information to facilitate designing with the Subset Vector Core.

### **4.1 General Design Guidelines**

The Subset Vector Core can generate an output vector from the input vector of the core based on user-defined parameters.

### **4.2 Clocking**

This section is not applicable to this IP core.

### **4.3 Resets**

This section is not applicable to this IP core.

### **4.4 Interrupts**

This section is not applicable to this IP core.

### **4.5 Interface Operation**

This section is not applicable to this IP core.

### **4.6 Programming Sequence**

This section is not applicable to this IP core.

### **4.7 Timing Diagrams**

This section is not applicable to this IP core.


***This page is intentionally blank***

## Chapter 5: Design Flow Steps

### 5.1 Pentek IP Catalog

This chapter describes customization and generation of the Pentek Subset Vector Core. It also includes simulation, synthesis, and implementation steps that are specific to this IP core. This core can be generated from the Vivado IP Catalog when the Pentek IP Repository has been installed. It will appear in the IP Catalog list as **px\_subset\_vctr\_v1\_0** as shown in [Figure 5-1](#).


**Figure 5-1: Subset Vector Core in Pentek IP Catalog**



## 5.1 Pentek IP Catalog (continued)

When you select the **px\_subset\_vctr\_v1\_0** core, a screen appears that shows the core's symbol and the core's parameters (see [Figure 5-2](#)). The core's symbol is the box on the left side.

**Figure 5-2: Subset Vector Core IP Symbol**



## 5.2 User Parameters

The user parameters of this core are described in [Section 2.5](#) of this user manual.

## 5.3 Generating Output

For more details about generating and using IP in the Vivado Design Suite, refer to the [Vivado Design Suite User Guide - Designing with IP](#).



## 5.4 Constraining the Core

This section contains information about constraining the Subset Vector Core in Vivado Design Suite.

### Required Constraints

This section is not applicable to this IP core.

### Device, Package, and Speed Grade Selections

This IP works for the Kintex Ultrascale FPGAs.

### Clock Frequencies

This section is not applicable to this IP core.

### Clock Management

This section is not applicable for this IP core.

### Clock Placement

This section is not applicable for this IP core.

### Banking and Placement

This section is not applicable for this IP core.

### Transceiver Placement

This section is not applicable for this IP core.

### I/O Standard and Placement

This section is not applicable for this IP core.

## 5.5 Simulation

This section is not applicable to this IP core.

## 5.6 Synthesis and Implementation

For details about synthesis and implementation see the [Vivado Design Suite User Guide - Designing with IP](#).

***This page is intentionally blank***