

# IP CORE MANUAL



## AXI4–Stream PPKT UltraRam FIFO IP

`px_axis_ppkt_uram_fifo`

**PENTEK**

Pentek, Inc.  
One Park Way  
Upper Saddle River, NJ 07458  
(201) 818–5900  
<http://www.pentek.com/>

Copyright © 2018

### **Manual Revision History**

<b><u>Date</u></b>	<b><u>Version</u></b>	<b><u>Comments</u></b>
9/20/18	1.0	Initial Release

### **Legal Notices**

The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Pentek products. To the maximum extent permitted by applicable law: (1) Materials are made available “AS IS” and with all faults, Pentek hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Pentek shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in conjunction with, the Materials (including your use of Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage and loss was reasonably foreseeable or Pentek had been advised of the possibility of the same. Pentek assumes no obligation to correct any error contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the materials without prior written consent. Certain products are subject to the terms and conditions of Pentek’s limited warranty, please refer to Pentek’s Ordering and Warranty information which can be viewed at <http://www.pentek.com/contact/customerinfo.cfm>; IP cores may be subject to warranty and support terms contained in a license issued to you by Pentek. Pentek products are not designed or intended to be fail–safe or for use in any application requiring fail–safe performance; you assume sole risk and liability for the use of Pentek products in such critical applications.

### **Copyright**

Copyright © 2018, Pentek, Inc. All Rights Reserved. Contents of this publication may not be reproduced in any form without written permission.

### **Trademarks**

Pentek, Jade, and Navigator are trademarks or registered trademarks of Pentek, Inc.

ARM and AMBA are registered trademarks of ARM Limited. PCI, PCI Express, PCIe, and PCI–SIG are trademarks or registered trademarks of PCI–SIG. Xilinx, Kintex UltraScale, Vivado, and Platform Cable USB are registered trademarks of Xilinx Inc., of San Jose, CA.

# Table of Contents

---



---

Page

## IP Facts

Description.....	7
Features .....	7
<b>Table 1–1: IP Facts Table.....</b>	<b>7</b>

## Chapter 1: Overview

1.1	Functional Description.....	9
	<b>Figure 1–1: AXI4–Stream PPKT UltraRam FIFO Core Block Diagram .....</b>	<b>9</b>
1.2	Applications .....	10
1.3	System Requirements.....	10
1.4	Licensing and Ordering Information.....	10
1.5	Contacting Technical Support .....	10
1.6	Documentation.....	10

## Chapter 2: General Product Specifications

2.1	Standards .....	11
2.2	Performance.....	11
2.2.1	Maximum Frequencies .....	11
2.3	Resource Utilization .....	11
	<b>Table 2–1: Resource Usage and Availability .....</b>	<b>11</b>
2.4	Limitations and Unsupported Features .....	12
2.5	Generic Parameters.....	12
	<b>Table 2–2: Generic Parameters.....</b>	<b>12</b>

## Chapter 3: Port Descriptions

3.1	AXI4–Lite Core Interfaces .....	13
3.1.1	Control/Status Register (CSR) Interface .....	13
	<b>Table 3–1: AXI4–Lite Slave Interface Port Descriptions .....</b>	<b>13</b>
3.1.2	Stream Data Interface .....	16
	<b>Table 3–2: Stream Data Interface Port Descriptions.....</b>	<b>16</b>
3.2	I/O Signals.....	18
	<b>Table 3–3: I/O Signals.....</b>	<b>18</b>

# Table of Contents

---



---

Page

## Chapter 4: Register Space

	<b>Table 4–1: Register Space Memory Map .....</b>	<b>19</b>
4.1	Control Register.....	20
	<b>Figure 4–1: Control Register .....</b>	<b>20</b>
	<b>Table 4–2: Control Register (Base Address + 0x00) .....</b>	<b>20</b>
4.2	FIFO Count Register .....	21
	<b>Figure 4–2: FIFO Count Register.....</b>	<b>21</b>
	<b>Table 4–3: FIFO Count Register (Base Address + 0x04) .....</b>	<b>21</b>
4.3	FIFO Peak Count Register.....	22
	<b>Figure 4–3: FIFO Peak Count Register.....</b>	<b>22</b>
	<b>Table 4–4: FIFO Peak Count Register (Base Address + 0x08).....</b>	<b>22</b>
4.4	FIFO Flags Register .....	23
	<b>Figure 4–4: FIFO Flags Register.....</b>	<b>23</b>
	<b>Table 4–5: FIFO Flags Register (Base Address + 0x0C) .....</b>	<b>23</b>
4.5	Interrupt Enable Register.....	24
	<b>Figure 4–5: Interrupt Enable Register .....</b>	<b>24</b>
	<b>Table 4–6: Interrupt Enable Register (Base Address + 0x10).....</b>	<b>24</b>
4.6	Interrupt Status Register .....	25
	<b>Figure 4–6: Interrupt Status Register .....</b>	<b>25</b>
	<b>Table 4–7: Interrupt Status Register (Base Address + 0x14) .....</b>	<b>25</b>
4.7	Interrupt Flag Register .....	26
	<b>Figure 4–7: Interrupt Flag Register .....</b>	<b>26</b>
	<b>Table 4–8: Interrupt Flag Register (Base Address + 0x18).....</b>	<b>26</b>

## Chapter 5: Designing with the Core

5.1	General Design Guidelines .....	27
5.2	Clocking.....	27
5.3	Resets.....	27
5.4	Interrupts.....	28
5.5	Interface Operation .....	28
5.6	Programming Sequence .....	28
5.7	Timing Diagrams.....	28

# Table of Contents

---

	<i>Page</i>
<b>Chapter 6: Design Flow Steps</b>	
6.1	Pentek IP Catalog.....29
	<b>Figure 6–1: AXI4–Stream PPKT UltraRam FIFO Core in Pentek IP Catalog .....29</b>
	<b>Figure 6–2: AXI4–Stream PPKT UltraRam FIFO IP Core Symbol.....30</b>
6.2	User Parameters.....30
6.3	Generating Output .....30
6.4	Constraining the Core .....31
6.5	Simulation.....32
	<b>Figure 6–3: AXI4–Stream PPKT UltraRam FIFO Core Test Bench Simulation Output .....33</b>

## *Table of Contents*

---

---

*Page*

*This page is intentionally blank*

## IP Facts

### Description

Pentek's Navigator™ AXI4–Stream PPKT UltraRam FIFO Core is a FIFO for a PPKT AXI4–Stream. The AXI4–Stream PPKT data width and the FIFO depth are configurable, and control, status and interrupts are accessible via the CSR AXI4–Lite bus. An optional FIFO Overflow LED output is also available.

This core complies with the ARM® AMBA® AXI4 Specification. This user manual defines the hardware interface, software interface, and parameterization options for the AXI4–Stream PPKT UltraRam FIFO Core.

### Features

- User–configurable width of input and output PPKT–style AXI4–Streams
- Supports input ready signal from a PPKT–style AXI4–Stream Slave in the user design
- User–configurable FIFO depth
- Register access through AXI4–Lite CSR interface
- Optional FIFO reset input for user design control
- Optional Overflow LED output to user design

Table 1–1: IP Facts Table	
Core Specifics	
Supported Design Family <sup>a</sup>	Kintex® Ultrascale
Supported User Interfaces	AXI4–Lite and AXI4–Stream
Resources	See <a href="#">Table 2–1</a>
Provided with the Core	
Design Files	VHDL
Example Design	Not Provided
Test Bench	VHDL
Constraints File	Not Provided <sup>b</sup>
Simulation Model	VHDL
Supported S/W Driver	HAL Software Support
Tested Design Flows	
Design Entry	Vivado® Design Suite 2018.2 or later
Simulation	Vivado VSim
Synthesis	Vivado Synthesis
Support	
Provided by Pentek <a href="mailto:fpgasupport@pentek.com">fpgasupport@pentek.com</a>	

a.For a complete list of supported devices, see the [Vivado Design Suite Release Notes](#).

b.Clock constraints can be applied at the top–level module of the user design.

*This page is intentionally blank*




## Chapter 1: Overview

### 1.1 Functional Description

The AXI4-STREAM PPKT UltraRam FIFO Core is a fifo for a PPKT-style AXI4-Stream which utilizes Xilinx UltraRam blocks as the storage medium. The AXI4-Stream PPKT data width and the FIFO depth are user configurable. Control, status, and interrupts are accessible via the CSR AXI4-Lite bus. An optional FIFO Overflow LED output and an optional reset input are also available.

Figure 1-1 is a top-level block diagram of the AXI4-Stream PPKT UltraRam FIFO Core. The modules within the block diagram are explained in other sections of this manual.

**Figure 1-1: AXI4-Stream PPKT UltraRam FIFO Core Block Diagram**



- ❑ **AXI4-Stream Slave Interface:** This module implements a PPKT-style AXI4-Stream Slave interface for the input data stream to the Core. For additional details about the AXI4-Stream Slave Interface, refer to [Section 3.1 AXI4-Stream Core Interfaces](#).
- ❑ **PPKT Data FIFO:** This module comprises the Xilinx UltraRam-based FIFO. Parameters for data width and FIFO depth are user configurable.

## 1.1 Functional Description (continued)

- ❑ **AXI4–Stream Master Interface:** This module implements a PPKT–style AXI4–Stream Master interface for the output data stream for the Core. For additional details about the AXI4–Stream Slave Interface, refer to [Section 3.1 AXI4–Stream Core Interfaces](#).
- ❑ **AXI4–Lite Interface:** This module implements a 32–bit AXI4–Lite Slave Interface to receive the memory read/write requests and also access the register space. For more details about the AXI4–Lite Interface, refer to [Section 3.1 AXI4–Lite Core Interfaces](#).
- ❑ **Register Space:** This module contains the control, status and interrupt registers for the core. The registers are accessed through the AXI4–Lite interface.

## 1.2 Applications

This core is useful when the user needs a deep buffer for a PPKT–style AXI4–Stream.

## 1.3 System Requirements

For a list of system requirements, see the [Vivado Design Suite Release Notes](#).

## 1.4 Licensing and Ordering Information

This core is included with all Pentek Navigator FPGA Design Kits for Pentek Jade series board products. Contact Pentek for Licensing and Ordering Information ([www.pentek.com](http://www.pentek.com)).

## 1.5 Contacting Technical Support

Technical Support for Pentek’s Navigator FPGA Design Kits is available via e–mail ([fpgasupport@pentek.com](mailto:fpgasupport@pentek.com)) or by phone (201–818–5900 ext. 238, 9 am to 5 pm EST).

## 1.6 Documentation

This user manual is the main document for this IP core. The following documents provide supplemental material:

- 1) [Vivado Design Suite User Guide: Designing with IP](#)
- 2) [Vivado Design Suite User Guide: Programming and Debugging](#)
- 3) [ARM AMBA AXI4 Protocol Version 2.0 Specification](#)  
<http://www.arm.com/products/system-ip/amba-specifications.php>

## Chapter 2: General Product Specifications

---

### 2.1 Standards

The AXI4–Stream PPKT UltraRam FIFO Core has interfaces that comply with the [AMBA AXI4–Lite Protocol Specification](#) and the [AMBA AXI4–Stream Protocol Specification](#).

### 2.2 Performance

The performance of the AXI4–Stream PPKT UltraRam FIFO Core is limited only by the FPGA logic speed. The values presented in this section should be used as an estimation guideline. Actual performance can vary.

#### 2.2.1 Maximum Frequencies

The –STREAM PPKT UltraRam FIFO Core has two incoming clock signals, the AXI4–Stream clock (**axis\_aclk**) and AXI4–Lite Interface CSR clock (**s\_axi\_csr\_aclk**). The AXI4–Lite Interface CSR clock has a maximum frequency of 250 MHz, and the AXI4–Stream clock has a maximum frequency of 500 MHz on a Zynq Ultrascale+ RFSOC –1 speed grade FPGA. Note that 250 MHz is typically the PCI Express (PCIe) AXI bus clock frequency.

### 2.3 Resource Utilization

The resource utilization of the AXI4–Stream PPKT UltraRam FIFO Core is shown in [Table 2–1](#). Resources have been estimated for the Zynq Ultrascale+ RFSOC xczu27dr–ffvg1517–1–e speed grade device, utilizing a 32–byte wide data bus and a fifo depth of 4096. These values were generated using the Vivado Design Suite. The resource usage will vary with the selected bus width and selection of optional signals.

Table 2–1: Resource Usage and Availability	
Resource	# Used
LUTs	258
Flip–Flops	1024
URAMs	6

**NOTE:** Actual utilization may vary based on the user design in which the AXI4–Stream PPKT UltraRam FIFO Core is incorporated.

## 2.4 Limitations and Unsupported Features

This section is not applicable to this IP core.

## 2.5 Generic Parameters

The generic parameters of the AXI4–Stream PPKT UltraRam FIFO Core are described in [Table 2–2](#). These parameters can be set as required by the user application while customizing the core.

Table 2-2: Generic Parameters		
Port/Signal Name	Type	Description
<b>data_width_bytes</b>	Integer	<b>Data Width (in Bytes):</b> This parameter defines the width of the data bus of the input and output AXI4-Stream in bytes. Valid widths are 2, 4, 8, 16, 32, 64 and 128 bytes. The default setting for this parameter is 32.
<b>fifo_depth</b>	Integer	<b>FIFO Depth:</b> This parameter defines the depth of the fifo. Valid depths are any integer value from 512 to 65536 words. The default setting for this parameter is 4096 words.
<b>has_in_ready</b>	Boolean	<b>Has Input Data Ready:</b> This parameter is used to indicate whether the incoming AXI Stream has the Data Ready input signal. It also enables an output data ready signal from the AXI4-Stream PPKT UltraRam FIFO Core to the user design.  <b>NOTE:</b> Overrun (overflow) is disabled when this parameter is set to TRUE. The default setting for this parameter is FALSE.
<b>has_in_reset</b>	Boolean	<b>Has Reset Input:</b> When set to true, this parameter indicates that an active-low reset input is included in the design. The default setting for this parameter is TRUE.
<b>has_fifo_ovfl_led</b>	Boolean	<b>Has Fifo Overflow LED:</b> When set to true, this parameter indicates that an active-low overflow output to drive an LED is included in the design.  <b>NOTE:</b> Overflow is disabled when " <b>has_in_tready</b> " is set to TRUE. The default setting for this parameter is TRUE.

## Chapter 3: Port Descriptions

This chapter provides port descriptions for the following interface types:

- [AXI4–Lite Core Interfaces](#)
- [AXI4–Stream Core Interfaces](#)

### 3.1 AXI4–Lite Core Interfaces

The AXI4–Stream PPKT UltraRam FIFO Core uses the Control/Status Register (CSR) interface to access the control, status and interrupt registers from the user design.

#### 3.1.1 Control/Status Register (CSR) Interface

The CSR interface is an AXI4–Lite Slave Interface that can be used to access the control, status and interrupt registers in the AXI4–STREAM PPKT Ultra–Ram FIFO Core. [Table 3–1](#) defines the ports in the CSR Interface. See [Chapter 4](#) for a Register memory map and bit definitions. See the [AMBA AXI4–Lite Specification](#) for more details on the AXI4–Lite interface.

Table 3-1: AXI4-Lite Slave Interface Port Descriptions			
Port	Direction	Width	Description
<b>s_axi_csr_aclk</b>	Input	1	<b>Clock</b>
<b>s_axi_csr_aresetn</b>	Input	1	<b>Reset:</b> Active low. This will reset the state machine within the core.
<b>s_axi_csr_awaddr</b>	Input	7	<b>Write Address:</b> Address used for write operations. It must be valid when <b>s_axi_csr_awvalid</b> is asserted and must be held until <b>s_axi_csr_awready</b> is asserted by the DAC Waveform Generator Core.
<b>s_axi_csr_awprot</b>	Input	3	<b>Protection:</b> The DAC Waveform Generator Core ignores these bits.
<b>s_axi_csr_awvalid</b>	Input	1	<b>Write Address Valid:</b> This input must be asserted to indicate that a valid write address is available on <b>s_axi_csr_awaddr</b> . The DAC Waveform Generator Core asserts <b>s_axi_csr_awready</b> when it is ready to accept the address. The <b>s_axi_csr_awvalid</b> must remain asserted until the rising clock edge after the assertion of <b>s_axi_csr_awready</b> .
<b>s_axi_csr_awready</b>	Output	1	<b>Write Address Ready:</b> This output is asserted by the DAC Waveform Generator Core when it is ready to accept the write address. The address is latched when <b>s_axi_csr_awvalid</b> and <b>s_axi_csr_awready</b> are high on the same cycle.

Table 3-1: AXI4-Lite Slave Interface Port Descriptions (Continued)			
Port	Direction	Width	Description
<b>s_axi_csr_wdata</b>	Input	32	<b>Write Data:</b> This data will be written to the address specified by <b>s_axi_csr_awaddr</b> when <b>s_axi_csr_wvalid</b> and <b>s_axi_csr_wready</b> are both asserted. The value must be valid when <b>s_axi_csr_wvalid</b> is asserted and held until <b>s_axi_csr_wready</b> is also asserted.
<b>s_axi_csr_wstrb</b>	Input	4	<b>Write Strobes:</b> This signal, when asserted, indicates the number of bytes of valid data on the <b>s_axi_csr_wdata</b> signal. Each of these bits, when asserted, indicate that the corresponding byte of <b>s_axi_csr_wdata</b> contains valid data. Bit 0 corresponds to the least significant byte, and bit 3 to the most significant.
<b>s_axi_csr_wvalid</b>	Input	1	<b>Write Valid:</b> This signal must be asserted to indicate that the write data is valid for a write operation. The value on <b>s_axi_csr_wdata</b> is written into the register at address <b>s_axi_csr_awaddr</b> when <b>s_axi_csr_wready</b> and <b>s_axi_csr_wvalid</b> are high on the same cycle.
<b>s_axi_csr_wready</b>	Output	1	<b>Write Ready:</b> This signal is asserted by the DAC Waveform Generator Core when it is ready to accept data. The value on <b>s_axi_csr_wdata</b> is written into the register at address <b>s_axi_csr_awaddr</b> when <b>s_axi_csr_wready</b> and <b>s_axi_csr_wvalid</b> are high on the same cycle, assuming that the address has already or simultaneously been submitted.
<b>s_axi_csr_bresp</b>	Output	2	<b>Write Response:</b> The DAC Waveform Generator Core indicates success or failure of a write transaction through this signal, which is valid when <b>s_axi_csr_bvalid</b> is asserted; 00 = Success of normal access 01 = Success of exclusive access 10 = Slave Error 11 = Decode Error Note: For more details about this signal refer to the <a href="#">AMBA AXI Specification</a> .
<b>s_axi_csr_bready</b>	Input	1	<b>Write Response Ready:</b> This signal must be asserted by the user logic when it is ready to accept the Write Response.
<b>s_axi_csr_bvalid</b>	Output	1	<b>Write Response Valid:</b> This signal is asserted by the DAC Waveform Generator Core when the write operation is complete and the Write Response is valid. It is held until <b>s_axi_csr_bready</b> is asserted by the user logic.
<b>s_axi_csr_araddr</b>	Input	7	<b>Read Address:</b> Address used for read operations. It must be valid when <b>s_axi_csr_arvalid</b> is asserted and must be held until <b>s_axi_csr_arready</b> is asserted by the DAC Waveform Generator Core.
<b>s_axi_csr_arprot</b>	Input	3	<b>Protection:</b> These bits are ignored by the DAC Waveform Generator Core.

Table 3-1: AXI4-Lite Slave Interface Port Descriptions (Continued)

Port	Direction	Width	Description
<b>s_axi_csr_arvalid</b>	Input	1	<b>Read Address Valid:</b> This input must be asserted to indicate that a valid read address is available on <b>s_axi_csr_araddr</b> . The core asserts <b>s_axi_csr_arready</b> when it is ready to accept the Read Address. This input must remain asserted until the rising clock edge after the assertion of <b>s_axi_csr_arready</b> .
<b>s_axi_csr_arready</b>	Output	1	<b>Read Address Ready:</b> This output is asserted by the DAC Waveform Generator Core when it is ready to accept the read address. The address is latched when <b>s_axi_csr_arvalid</b> and <b>s_axi_csr_arready</b> are high on the same cycle.
<b>s_axi_csr_rdata</b>	Output	32	<b>Read Data:</b> This value is the data read from the address specified by the <b>s_axi_csr_araddr</b> when <b>s_axi_csr_arvalid</b> and <b>s_axi_csr_arready</b> are high on the same cycle.
<b>s_axi_csr_rresp</b>	Output	2	<b>Read Response:</b> The DAC Waveform Generator Core indicates success or failure of a read transaction through this signal, which is valid when <b>s_axi_csr_rvalid</b> is asserted; 00 = Success of normal access 01 = Success of exclusive access 10 = Slave Error 11 = Decode Error Note: For more details about this signal refer to the <a href="#">AMBA AXI Specification</a> .
<b>s_axi_csr_rvalid</b>	Output	1	<b>Read Data Valid:</b> This signal is asserted by the DAC Waveform Generator Core when the read is complete and the read data is available on <b>s_axi_csr_rdata</b> . It is held until <b>s_axi_csr_rready</b> is asserted by the user logic.
<b>s_axi_csr_rready</b>	Input	1	<b>Read Data Ready:</b> This signal is asserted by the user logic when it is ready to accept the Read Data.
<b>irq</b>	Output	1	<b>Interrupt:</b> This is an active high, edge-type interrupt output.

### 3.1 AXI4–Stream Core Interfaces (continued)

The AXI4–Stream PPKT UltraRam FIFO Core has the following AXI4–Stream Interface, which is used to transfer data streams.

#### 3.1.2 Stream Data Interface

This interface is used to transfer data from the slave input port, through the PPKT FIFO to the master data output port of the AXI4–Stream PPKT Ultra–Ram FIFO Core. [Table 3–2](#) defines the ports in the Stream Data Interface. See the [AMBA AXI4–Stream Specification](#) for more details on the operation of the AXI4–Stream Interface.

Table 3-2: Stream Data Interface Port Descriptions			
Port	Direction	Width	Description
<b>axis_aclk</b>	Input	1	<b>AXI4–Stream Clock</b>
<b>axis_aresetn</b>	Input	1	<b>Reset:</b> Active Low.
<b>s_axis_ppkt_tvalid</b>	Input	1	<b>Input Data Valid:</b> This signal is asserted by the user logic when data is valid on <b>s_axis_ppkt_tdata</b> bus. A data transfer takes place when both <b>s_axis_ppkt_tvalid</b> and <b>s_axis_ppkt_tready</b> are High in the same cycle.
<b>s_axis_ppkt_tdata</b>	Input	See description	<b>Input Data</b> Width = <b>data_width_bytes</b> *8
<b>s_axis_ppkt_tuser</b>	Input	80	<b>Sideband Information:</b> This is user defined sideband information received alongside the data stream. It is formatted as follows: tuser[63:0] = timestamp[63:0] tuser[64] = SOP tuser[66:65] = Data Format: 0= 8–bit, 1= 16 bit, 2= 24–bit, 3= 32–bit tuser[67] = Data Type: 0= Real, 1= I/Q tuser[75:68] = channel[7:0] tuser[79:76] = user[3:0] (these bits only valid only with tlast)
<b>s_axis_ppkt_tkeep</b>	Input	<b>data_width_bytes/2</b>	<b>Data Keep:</b> This is a byte qualifier signal. Each bit of this signal corresponds to a byte in <b>s_axis_ppkt_tdata</b> i.e., bit 0 corresponds to the least significant byte of <b>s_axis_ppkt_tdata</b> and the most significant bit to the most significant byte.  When a bit is asserted, the data on <b>s_axis_ppkt_tdata</b> is considered valid. All <b>s_axis_ppkt_tkeep</b> bits must be '1' contiguously until <b>s_axis_ppkt_tlast</b> is asserted. When <b>s_axis_ppkt_tlast</b> is asserted, and the number of data samples is not a multiple of <b>tdata</b> width, <b>tkeep</b> bits are set to '0' to indicate which data bytes are to be ignored.



Table 3-2: Stream Data Interface Port Descriptions (Continued)

Port	Direction	Width	Description
<b>s_axis_ppkt_tlast</b>	Input	1	<b>Data Last:</b> When asserted, the <b>s_axis_ppkt_tlast</b> input marks the last data in the current data frame.
<b>s_axis_ppkt_tready</b>	Output	1	<b>Output Data Ready:</b> This signal is asserted by the AXI4–Stream PPKT UltraRam FIFO Core when it is ready to accept data from the user logic. This output can be enabled by setting the generic parameter <b>has_in_tready</b> to True.
<b>AXI4–Stream Master Interface</b>			
<b>m_axis_ppkt_tready</b>	Input	1	<p><b>Data Ready:</b> Active High. This is an input tready signal from an AXI Stream slave in the user design indicating that it is ready to accept data. This input can be enabled by setting the generic parameter <b>has_in_tready</b> to True.</p> <p>When <b>has_in_tready</b> is True, data is transferred across the AXI Stream Master interface when both <b>m_axis_ppkt_tvalid</b> and <b>m_axis_ppkt_tready</b> are High on the same cycle. If the slave in the user design deasserts the ready signal when <b>m_axis_ppkt_tvalid</b> is High, the core maintains the data on the bus and keeps the valid signal asserted until the slave has asserted the ready signal.</p>
<b>m_axis_ppkt_tdata</b>	Output	See description	<b>Output Data</b> Width = data_width_bytes*8
<b>m_axis_ppkt_tvalid</b>	Output	1	<b>Output Data Valid:</b> This signal is asserted when data is valid on <b>m_axis_ppkt_tdata</b> bus.
<b>m_axis_ppkt_tuser</b>	Output	80	<p><b>Sideband Data:</b> This is user defined sideband output information transmitted alongside the data stream. It is formatted as follows:</p> <p>tuser[63:0] = timestamp[63:0]  tuser[64] = SOP  tuser[66:65] = Data Format: 0= 8–bit, 1= 16 bit, 2= 24–bit, 3= 32–bit  tuser[67] = Data Type: 0= Real, 1= I/Q  tuser[75:68] = channel[7:0]  tuser[79:76] = user[3:0] (these bits only valid only with tlast)</p>

**Table 3-2: Stream Data Interface Port Descriptions (Continued)**

Port	Direction	Width	Description
<b>m_axis_ppkt_tkeep</b>	Output	<b>data_width_bytes/2</b>	<b>Data Keep:</b> This is a byte qualifier signal. Each bit of this signal corresponds to a byte in <b>m_axis_ppkt_tdata</b> i.e., bit 0 corresponds to the least significant byte of <b>m_axis_ppkt_tdata</b> and the most significant bit to the most significant byte. When a bit is asserted, the data on <b>m_axis_ppkt_tdata</b> is considered valid. All <b>m_axis_ppkt_tkeep</b> bits must be '1' contiguously until <b>m_axis_ppkt_tlast</b> is asserted. When <b>m_axis_ppkt_tlast</b> is asserted, and the number of data samples is not a multiple of <b>tdata</b> width, <b>tkeep</b> bits are set to '0' to indicate which data bytes are to be ignored.
<b>m_axis_tlast</b>	Output	1	<b>Data Last:</b> When asserted, <b>m_axis_ppkt_tlast</b> marks the last data in the current data frame.

### 3.2 I/O Signals

The I/O port/signal descriptions of the top level module of the AXI4–Stream PPKT UltraRam FIFO Core are discussed in Table.

**Table 3-3: I/O Signals**

Port/ Signal Name	Type	Direction	Description
<b>fifo_resetrn</b>	std_logic	Input	<b>Optional FIFO Reset:</b> This active LOW input is associated with <b>axis_aclk</b> , and is only available when " <b>has_in_reset</b> " is set to TRUE.
<b>fifo_reset_out_n</b>	std_logic	Output	<b>FIFO Reset Output:</b> This active LOW output is associated with <b>axis_aclk</b> , and is a copy of the internally generated FIFO reset.
<b>fifo_ovfl_led</b>	std_logic	Output	<b>Optional Overflow LED Output:</b> This active HIGH output is associated with <b>axis_aclk</b> , and is only available when " <b>has_fifo_ovfl_led</b> " is set to TRUE.

## Chapter 4: Register Space

---

This chapter provides the memory map and register descriptions for the Register Space of the AXI4–Stream PPKT UltraRam FIFO Core. The memory map is provided in [Table 4–1](#).

Table 4–1: Register Space Memory Map			
Register Name	Address (Base Address +)	Access	Description
Control Register	0x00	R/W	Controls FIFO flush as well as read and write disables.
FIFO Count Register	0x04	RO	Indicates the current FIFO data count (in bytes)
Peak FIFO Count Register	0x08	RO	Indicates the FIFO peak data count (in bytes) since the last reset
FIFO Flags Register	0x0C	RO	Indicates FIFO Status – empty and full flags
Interrupt Enable Register	0x10	R/W	Interrupt enable bits
Interrupt Status Register	0x14	RO	Interrupt status bits
Interrupt Flag Register	0x18	R/CLR	Interrupt Flag bits

## 4.1 Control Register

This register controls the FIFO flush, read disable and write disable functions for the FIFO. The Mode Control Register is illustrated in [Figure 4-1](#) and described in [Table 4-2](#).

**Figure 4-1: Control Register**



**Table 4-2: Control Register (Base Address + 0x00)**

Bits	Field Name	Default Value	Access Type	Description
31:3	Reserved	N/A	N/A	<b>Reserved</b>
2	Write Disable	0	R/W	<b>Write Disable:</b> When set to '1' this bit disables writes to the FIFO.
1	Read Disable	0	R/W	<b>Read Disable:</b> When set to '1' this bit disables reads from the FIFO.
0	flsh_n	0	R/W	<b>Flush Fifo:</b> When set to '1' this bit forces the contents of the FIFO to be cleared and the FIFO is reset.

4.2 FIFO Count Register

This status register provides the current value of the data byte counter. This register is illustrated in [Figure 4–2](#) and described in [Table 4–3](#).

Figure 4–2: FIFO Count Register



Table 4–3: FIFO Count Register (Base Address + 0x04)				
Bits	Field Name	Default Value	Access Type	Description
31:0	FIFO Count Status	0x00000000	RO	<b>FIFO Count:</b> Provides the current value of the FIFO data byte counter.

### 4.3 FIFO Peak Count Register

This status register provides the peak value of the data byte counter since the last reset. This register is illustrated in [Figure 4–3](#) and described in [Table 4–4](#).

**Figure 4–3: FIFO Peak Count Register**




Table 4–4: FIFO Peak Count Register (Base Address + 0x08)				
Bits	Field Name	Default Value	Access Type	Description
31:0	Peak FIFO Count Status	0x00000000	RO	<b>Peak FIFO Count:</b> Provides the peak value of the FIFO data byte counter since the last reset.

#### 4.4 FIFO Flags Register

This status register provides the current values of the FIFO's full and empty flags. This register is illustrated in [Figure 4–4](#) and described in [Table 4–5](#).

**Figure 4–4: FIFO Flags Register**




**Table 4–5: FIFO Flags Register (Base Address + 0x0C)**

Bits	Field Name	Default Value	Access Type	Description
31:2	Reserved	N/A	N/A	<b>Reserved</b>
1	Full	0	RO	<b>FIFO Full:</b> Provides the status of the FIFO full flag
0	Empty	0	RO	<b>FIFO Empty:</b> Provides the status of the FIFO empty flag

## 4.5 Interrupt Enable Register

The bits in the Interrupt Enable Register are used to enable (or disable) the generation of interrupts based on the condition of certain circuit elements, known as interrupt sources. When a bit in this register associated with a given interrupt source is High, an interrupt will be generated by the rising edge of that source's Interrupt Status Register bit (See [Section 4.6](#)). This register is illustrated in [Figure 4-5](#) and described in [Table 4-6](#).

**Figure 4-5: Interrupt Enable Register**



**Table 4-6: Interrupt Enable Register (Base Address + 0x10)**

Bits	Field Name	Default Value	Access Type	Description
31:2	Reserved	N/A	N/A	<b>Reserved</b>
1	Full	0	R/W	<b>FIFO Full:</b> This bit enables or disables the FIFO full interrupt source. 0 = Disable interrupt 1 = Enable interrupt
0	Overrun	0	R/W	<b>FIFO Overrun:</b> This bit enables or disables the FIFO overrun interrupt source. 0 = Disable interrupt 1 = Enable interrupt <b>NOTE:</b> Overrun is disabled when flow control is present (parameter " <b>has_in_tready</b> " is set to TRUE).




## 4.6 Interrupt Status Register

The Interrupt Status Register has read-only access associated with each interrupt condition. A status bit changes to '1' when the source interrupt occurs. When a status bit in this register changes to '1' the corresponding flag bit in the Interrupt Flag Register is set to '1'. A status bit in this register clears to '0' when that interrupt condition clears, whereas the associated flag bit in the Interrupt Flag Register remains at logic '1' until it is explicitly cleared by the user.

Some of the interrupt sources are transient and so may not appear in the Interrupt Status Register at the time it is read. In such cases, use the Interrupt Flag Register to see the interrupt conditions that have occurred. The Interrupt Status Register is illustrated in [Figure 4–6](#) and described in [Table 4–7](#).

**Figure 4–6: Interrupt Status Register**



**Table 4–7: Interrupt Status Register (Base Address + 0x14)**


Bits	Field Name	Default Value	Access Type	Description
31:2	Reserved	N/A	N/A	<b>Reserved</b>
1	Full	0	RO	<b>FIFO Full:</b> This bit indicates the status of the FIFO full interrupt source. 0 = No interrupt 1 = Interrupt condition is asserted
0	Overrun	0	RO	<b>FIFO Overrun:</b> This bit indicates the status of the FIFO overrun interrupt source. 0 = No interrupt 1 = Interrupt condition is asserted <b>NOTE:</b> Overrun is disabled when flow control is present (parameter "has_in_tready" is set to TRUE).

## 4.7 Interrupt Flag Register

The Interrupt Flag Register has read/clear access associated with each interrupt condition. When reset, this register has all bits set to '0' (cleared). Each flag bit in this register latches an interrupt occurrence. A '1' in any flag bit in this register indicates that an interrupt has occurred.

Note that when any status bit in the Interrupt Status Register, changes to '1' the corresponding flag bit in this register will also be set to '1'. However, when a status bit in the Interrupt Status Register clears from '1' to '0', the corresponding latched flag bit in this register does not clear, but remains at '1'. To clear the flag bits, write '1's to the desired bits. The flags are not affected by the Interrupt Enable Register. The Interrupt Flag Register is illustrated in [Figure 4-7](#) and described in [Table 4-8](#).

**Figure 4-7: Interrupt Flag Register**



**Table 4-8: Interrupt Flag Register (Base Address + 0x18)**

Bits	Field Name	Default Value	Access Type	Description
31:2	Reserved	N/A	N/A	<b>Reserved</b>
1	Full	0	R/CLR	<b>FIFO Full:</b> This bit indicates status of the FIFO full interrupt flag. <b>Read:</b> 0 = No interrupt 1 = Interrupt latched <b>Clear:</b> 1 = Clear latch
0	Overrun	0	R/CLR	<b>FIFO Overrun:</b> This bit indicates the status of the FIFO overrun interrupt flag. <b>Read:</b> 0 = No interrupt 1 = Interrupt latched <b>Clear:</b> 1 = Clear latch <b>NOTE:</b> Overrun is disabled when flow control is present (parameter " <b>has_in_tready</b> " is set to TRUE).

## Chapter 5: Designing with the Core

---

This chapter includes guidelines and additional information to facilitate designing with the AXI4–Stream PPKT UltraRam FIFO Core.

### 5.1 General Design Guidelines

The AXI4–STREAM PPKT UltraRam FIFO Core provides the required logic to implement a user–configurable packet data FIFO for a PPKT–style AXI4–Stream data stream. The user can customize the core by setting the generic parameters based on the application requirement as described in [Section 2.5](#).

### 5.2 Clocking

AXI4–Lite Clock: **s\_axi\_csr\_aclk**.

This clock is used to clock the AXI4–Lite Control/Status Register (**s\_axi\_csr**) interface of the core and its associated logic.

AXI4–Stream Clock: **axis\_aclk**.

This clock provides clocking for both the slave and master AXI4–stream interfaces, as well as the FIFO.

### 5.3 Resets

CSR Reset: **s\_axi\_csr\_aresetn**.

This is an active–low synchronous reset associated with the **s\_axi\_csr\_aclk**. When asserted, all CSR state machines in the core are reset.

AXI4–Stream Reset: **axis\_aresetn**.

This is an active–low synchronous reset associated with the **axis\_aclk**. When asserted the AXI4–stream interfaces and the FIFO are reset.

Optional FIFO Reset Input: **fifo\_resetn**.

This is an active–low synchronous reset associated with the **axis\_aclk**. When asserted, the FIFO is reset and its contents are cleared. Setting the "**has\_in\_reset**" to TRUE (default setting) enables this function.

A reset output (**fifo\_reset\_out\_n**), which is an active–low synchronous reset associated with **axis\_aclk**, is available. This output is a copy of the internally generated FIFO reset.

## 5.4 Interrupts

This core has an edge–type (rising edge–triggered) interrupt output. It is synchronous with the `s_axi_csr_aclk`. On the rising edge of any interrupt signal, a one clock cycle wide pulse is output from the core on its `irq` output. Each interrupt event is stored in two registers, accessible on the `s_axi_csr` bus. The Interrupt Status Register always reflects the current state of the interrupt condition, which may have changed since the generation of the interrupt. The Interrupt Flag Register latches the occurrence of each interrupt, in a bit that retains its state until explicitly cleared. The interrupt flags can be cleared by writing ‘1’ to the associated bit’s location. All interrupt sources that are enabled (via the Interrupt Enable Register) are “OR ed” onto the `irq` output.

**NOTE:** All interrupt sources are latched in the Interrupt Flag Register, even when an interrupt source is not enabled to create an interrupt.

**NOTE:** Because this core uses edge–triggered interrupts, the fact that an interrupt condition may remain active after servicing will not cause the generation of a new interrupt. A new interrupt will only be generated by another rising edge on an interrupt source.

## 5.5 Interface Operation

**Control/Status Register Interface:** The control register interface is associated with the `s_axi_csr_aclk`, and is a standard AXI4–Lite type interface. See [Chapter 4](#) for the control register memory map and for more details on the registers that can be accessed through this interface.

**Stream Data Interface (input and output):** This is a PPKT–style AXI4–Stream Interface – slave at the input and master at the output, and is associated with the `axis_aclk`. For more details about this interface refer to [Section 3.1](#).

## 5.6 Programming Sequence

This section briefly describes the programming sequence for the AXI4–Stream PPKT UltraRam FIFO Core.

- 1) Ensure that the Interrupt Flag Register is cleared.
- 2) Enable the Interrupt Enable Register bits based on the user design requirement.
- 3) Write the desired values to the Control Register.
- 4) Observe output data when valid input data streams are available at the input ports.

## 5.7 Timing Diagrams


The timing diagram for the AXI4–Stream PPKT UltraRam FIFO Core, shown in [Figure 6–3](#), is obtained by running the simulation of the test bench of the core in Vivado VSim environment. For more details about the test bench, refer to [Section 6.5](#).

## Chapter 6: Design Flow Steps

### 6.1 Pentek IP Catalog

This chapter describes customization and generation of the Pentek AXI4–Stream PPKT UltraRam FIFO Core. It also includes simulation, synthesis, and implementation steps that are specific to this IP core. This core can be generated from the Vivado IP Catalog when the Pentek IP Repository has been installed. It will appear in the IP Catalog list as `px_axis_ppkt_uram_fifo_v1_0` as shown in [Figure 6–1](#).


**Figure 6–1: AXI4–Stream PPKT UltraRam FIFO Core in Pentek IP Catalog**



## 6.1 Pentek IP Catalog (continued)

When you select the **px\_axis\_ppkt\_uram\_fifo\_v1\_0** core, a screen appears that shows the core's symbol and the core's parameters (see [Figure 6–2](#)). The core's symbol is the box on the left side.

**Figure 6–2: AXI4–Stream PPKT UltraRam FIFO IP Core Symbol**



## 6.2 User Parameters

For a detailed explanation of the user parameters, refer to [Section 2.5](#).

## 6.3 Generating Output

For more details about generating and using IP in the Vivado Design Suite, refer to the [Vivado Design Suite User Guide – Designing with IP](#).

## 6.4 Constraining the Core

This section contains information about constraining the core in Vivado Design Suite environment.

### Required Constraints

The XDC constraints are not provided with this core. The necessary constraints can be applied in the top level module of the user design.

### Device, Package, and Speed Grade Selections

This IP works for all of the Xilinx Ultrascale+ FPGA families that contain UltraRam.

### Clock Frequencies

The AXI4–Stream clock maximum clock frequency is 500 MHz.

The AXI4–Lite interface clock (**s\_axi\_csr\_aclk**) frequency is 250 MHz.

### Clock Management

This section is not applicable for this IP core.

### Clock Placement

This section is not applicable for this IP core.

### Banking and Placement

This section is not applicable for this IP core.

### Transceiver Placement

This section is not applicable for this IP core.

### I/O Standard and Placement

This section is not applicable for this IP core.

## 6.5 Simulation

The AXI4-Stream PPKT UltraRam FIFO Core has a test bench which generates output waveforms using the Vivado VSim environment. The test bench is designed to run with the following parameters:

- 1) AXI4-Stream clock (**axis\_aclk**) frequency: 500 MHz
- 2) AXI4-Lite CSR clock (**s\_axis\_csr\_aclk**) frequency: 250 MHz
- 3) Parameter "**has\_in\_tready**" is set to TRUE
- 4) Parameter "**has\_in\_reset**" is set to TRUE (default)
- 5) Parameter "**data\_width\_bytes**" is set to 2
- 6) Parameter "**fifo\_depth**" is set to 2048
- 7) Parameter "**has\_fifo\_ovfl\_led**" is set to TRUE (default)
- 8) Control Register bits 0, 1 and 2 are all set to '0' (default)

Once the reset is released, the testbench waits for the core to bring "**s\_axis\_ppkt\_tready**" HIGH, then it begins providing data in the form of a counter to the AXI4-Stream slave port. The testbench will drive the "**s\_axis\_ppkt\_last**" signal HIGH when the data reaches 0x0059, but the data stream (counter) will continue until it reaches 0x0120.


~100ns after the counter stops, the testbench will drive the "**m\_axis\_ppkt\_tready**" signal high and the counter data that was stored in the FIFO will be streamed-out on the AXI4-Stream master port. The "**m\_axis\_ppkt\_tlast**" signal will go HIGH when the output data = 0x0059.

When run, the simulation produces the results shown in [Figure 6-3](#).



## 6.5 Simulation (continued)

**Figure 6-3: AXI4-Stream PPKT UltraRam FIFO Core Test Bench Simulation Output**



## 6.6 Synthesis and Implementation

For details about synthesis and implementation see the [Vivado Design Suite User Guide – Designing with IP](#).