## IP CORE MANUAL



## **Vector Delay IP**

px\_vctr\_dly



Pentek, Inc.
One Park Way
Upper Saddle River, NJ 07458
(201) 818-5900
http://www.pentek.com/

Copyright © 2016

Manual Part Number: 807.48351 Rev: 1.0 - December 09, 2016

### **Manual Revision History**

<b>Date</b>	<b>Version</b>		<b>Comments</b>
12/09/16	1.0	Initial Release	

#### **Legal Notices**

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Pentek products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Pentek hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Pentek shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in conjunction with, the Materials (including your use of Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage and loss was reasonably foreseeable or Pentek had been advised of the possibility of the same. Pentek assumes no obligation to correct any error contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the materials without prior written consent. Certain products are subject to the terms and conditions of Pentek's limited warranty, please refer to Pentek's Ordering and Warranty information which can be viewed at http://www.pentek.com/contact/customerinfo.cfm; IP cores may be subject to warranty and support terms contained in a license issued to you by Pentek. Pentek products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for the use of Pentek products in such critical applications.

#### Copyright

Copyright © 2016, Pentek, Inc. All Rights Reserved. Contents of this publication may not be reproduced in any form without written permission.

#### **Trademarks**

Pentek, Jade, and Navigator are trademarks or registered trademarks of Pentek, Inc.

ARM and AMBA are registered trademarks of ARM Limited. PCI, PCI Express, PCIe, and PCI-SIG are trademarks or registered trademarks of PCI-SIG. Xilinx, Kintex UltraScale, Vivado, and Platform Cable USB are registered trademarks of Xilinx Inc., of San Jose, CA.

# Table of Contents

	Page
IP Facts	
Description	5
Features	
Table 1-1: IP Facts Table	5
Chapter 1: Overview	
Functional Description	7
Figure 1-1: Vector Delay Core Block Diagram	7
Applications	7
System Requirements	7
Licensing and Ordering Information	7
Contacting Technical Support	
Documentation	8
Standards Performance	9
2.2.1 Maximum Frequencies	
Resource Utilization	
Table 2-1: Pentek Vector Delay Core - Resource Usage and Availabilit	· ·
Limitations and Unsupported Features	
Generic Parameters	
Table 2-2: Generic Parameters	10
Chapter 3: Port Descriptions	
I/O Signals	
Table 3-1: I/O Signals	11
Chapter 4: Designing with the Core	
General Design Guidelines	13
Clocking	
Resets	
Interrupts.	

Page 4 Vector Delay IP

# Table of Contents

		Page
	Chapter 4: Designing with the Core (conti	inued)
4.5	Interface Operation	13
4.6	Programming Sequence	
4.7	Timing Diagrams	
	Chapter 5: Design Flow Steps	
	Figure 5-1: Vector Delay Core in Pentek IP Catalog	
	Figure 5-2: Vector Delay Core IP Symbol	
5.2	User Parameters	
5.3	Generating Output	16
5.4	Constraining the Core	17
5.5	Simulation	17
5.6	Synthesis and Implementation	17

## IP Facts

## **Description**

Pentek's Navigator<sup>TM</sup> Vector Delay Core is used to introduce user-defined delay to the input vector.

This user manual defines the hardware interface, software interface, and parameterization options for the Vector Delay Core.

### **Features**

- User can introduce an input delay of up to 4096 clock cycles
- User-programmable width of input vector
- Supports clock enable and synchronous reset inputs

Table 1-1: IP Facts Table		
Core Specifics		
Supported Design Family <sup>a</sup>	Kintex <sup>®</sup> Ultrascale	
Supported User Interfaces	N/A	
Resources	See Table 2-1	
Provided with the Core		
Design Files	VHDL	
Example Design	Not Provided	
Test Bench	Not Provided	
Constraints File	Not Provided <sup>b</sup>	
Simulation Model	N/A	
Supported S/W Driver	N/A	
Tested Design Flows		
Design Entry	Vivado <sup>®</sup> Design Suite 2016.3 or later	
Simulation	Vivado VSim	
Synthesis	Vivado Synthesis	
Support		
Provided by Pentek fpgasupport@pentek.com		

a.For a complete list of supported devices, see the *Vivado Design Suite Release Notes*.

b.Clock constraints can be applied at the top level module of the user design.


Page 6 Vector Delay IP

## Chapter 1: Overview

### 1.1 Functional Description

The Vector Delay Core generates an output vector from the input vector after introducing the required delay. The delay and width of the input vector can be defined by the user through the generic parameters as described in Section 2.5. Figure 1-1 is a top-level block diagram of the Pentek Vector Delay Core with input Vector A having a width of M bits and input Vector B having a width of N bits.

Figure 1-1: Vector Delay Core Block Diagram



### 1.2 Applications

The Vector Delay Core can be incorporated into any Kintex Ultrascale FPGA to introduce delay to the input vector.

## 1.3 System Requirements

For a list of system requirements, see the Vivado Design Suite Release Notes.

## 1.4 Licensing and Ordering Information

This core is included with all Pentek Navigator FPGA Design Kits for Pentek Jade series board products. Contact Pentek for Licensing and Ordering Information (www.pentek.com).

Page 8 Vector Delay IP

### 1.5 Contacting Technical Support

Technical Support for Pentek's Navigator FPGA Design Kits is available via e-mail (fpgasupport@pentek.com) or by phone (201-818-5900 ext. 238, 9 am to 5 pm EST).

### 1.6 **Documentation**

This user manual is the main document for this IP core. The following documents provide supplemental material:

- 1) Vivado Design Suite User Guide: Designing with IP
- 2) Vivado Design Suite User Guide: Programming and Debugging

## Chapter 2: General Product Specifications

### 2.1 Standards

This section is not applicable to this IP core.

### 2.2 Performance

The performance of the Vector Delay Core is limited only by the FPGA logic speed. The values presented in this section should be used as an estimation guideline, actual performance can vary.

### 2.2.1 Maximum Frequencies

The Vector Delay Core has a maximum operating frequency of 700 MHz on a Kintex Ultrascale -2 speed grade FPGA.

### 2.3 Resource Utilization

The resource utilization for the Vector Delay Core is shown in Table 2-1. Resources have been estimated for the Kintex Ultrascale XCKU060 -2 speed grade device. These values were generated using Vivado Design Suite.

Table 2-1: Pentek Vector Delay Core - Resource Usage and Availability		
Resource	# Used	
LUTs	16	
Flip-Flops	64	
Memory LUTs	16	

**NOTE:** Actual utilization may vary based on the user design in which the Vector Delay Core is incorporated.

### 2.4 Limitations and Unsupported Features

This section is not applicable to this IP core.

Page 10 Vector Delay IP

## 2.5 Generic Parameters

The generic parameters of the Vector Delay Core are described in Table 2-2. These parameters can be set as required by the user application while customizing the core.

Table 2-2: Generic Parameters		
Port/Signal Name	Туре	Description
width	Integer	<b>Vector Width:</b> This parameter defines the width of the input vector to the core. It can range from 1 to1024 bits.
delay		<b>Delay:</b> This parameter defines the delay to be introduced to the input of the core. It can range from 1 to 4096 clock cycles.
has_ce	Boolean	Has Clock Enable: This parameter indicates if there is a clock enable input to the core.
has_rst		Has Synchronous Reset: This parameter indicates if there is a synchronous reset input to the core.

# Chapter 3: Port Descriptions

This chapter provides details about the port descriptions for the following interface types:

• I/O Signals

## 3.1 I/O Signals

The I/O port/signal descriptions of the top level module of the Vector Delay Core are discussed in Table 3-1.

Table 3-1: I/O Signals			
Port/ Signal Name	Туре	Direction	Description
din[width-1:0]	std_logic_ vector	Input	Input Vector: This is the input vector to the core.
clk	std_logic		Clock: This is clock input to the core.
rst_n			<b>Synchronous Reset:</b> This is the synchronous reset input to the core when the generic parameter <b>has_rst</b> is set to True. Active Low.
се			Clock Enable: This is the clock enable input to the core when the generic parameter has_ce is set to True.
dout[width-1:0]	std_logic_ vector	Output	Output Vector: This is the output vector of the core.

Page 12 Vector Delay IP

## Chapter 4: Designing with the Core

This chapter includes guidelines and additional information to facilitate designing with the Vector Delay Core.

### 4.1 General Design Guidelines

The Vector Delay Core can generate an output vector from the input vector after adding the required delay. The user can customize the core to introduce the required delay by defining the generic parameters are described in Section 2.5.

### 4.2 Clocking

Main Clock: clk

This input clock signal is used to clock all the ports in the Vector Delay Core.

### 4.3 Resets

Optional Synchronous Reset Input:

This is an active low reset input synchronous with the main clock (clk) signal.

### 4.4 Interrupts

This section is not applicable to this IP core.

### 4.5 Interface Operation

This section is not applicable to this IP core.

### 4.6 Programming Sequence

This section is not applicable to this IP core.

### 4.7 Timing Diagrams

This section is not applicable to this IP core.

Page 14 Vector Delay IP

## Chapter 5: Design Flow Steps

### 5.1 Pentek IP Catalog

This chapter describes customization and generation of the Pentek Vector Delay Core. It also includes simulation, synthesis, and implementation steps that are specific to this IP core. This core can be generated from the Vivado IP Catalog when the Pentek IP Repository has been installed. It will appear in the IP Catalog list as **px vctr dly v1 0** as shown in Figure 5-1.

IP Catalog ? \_ \_ \_ Z X Search: Q-Cores Interfaces 7 ^1 AXI4 Name Status License AXI4, AXI4-Stream Production Include ∧ px\_timestamp\_gen\_v1\_0 px\_vctr2scalar\_v1\_0 Production Include px\_vctr\_2to1mux\_v1\_0 Include Production 不 px\_vctr\_concat\_v1\_0 Production Include Production Indude User Repository (c:/Xilinx/Vivado/2016.2/data/ip/pentek/interface) □ I Vivado Repository ⊕ ☐ Alliance Partners Details px\_vctr\_dly\_v1\_0 Name: 1.0 (Rev. 7) Version: Description: Delay of a Vector Production Status: License: Included Change Log: View Change Log Vendor: Pentek, Inc.


Figure 5-1: Vector Delay Core in Pentek IP Catalog

Page 16 Vector Delay IP

### **5.1** Pentek IP Catalog (continued)

When you select the **px\_vctr\_dly\_v1\_0** core, a screen appears that shows the core's symbol and the core's parameters (see Figure 5-2). The core's symbol is the box on the left side.

Figure 5-2: Vector Delay Core IP Symbol



### 5.2 User Parameters

The user parameters of this core are described in Section 2.5 of this user manual.

## 5.3 Generating Output

For more details about generating and using IP in the Vivado Design Suite, refer to the *Vivado Design Suite User Guide - Designing with IP*.

### 5.4 Constraining the Core

This section contains information about constraining the Vector Delay Core in Vivado Design Suite.

#### **Required Constraints**

This section is not applicable to this IP core.

### Device, Package, and Speed Grade Selections

This IP works for the Kintex Ultrascale FPGAs.

### **Clock Frequencies**

The maximum input clock frequency (clk) for this IP core is 700 MHz.

### **Clock Management**

This section is not applicable for this IP core.

#### **Clock Placement**

This section is not applicable for this IP core.

### **Banking and Placement**

This section is not applicable for this IP core.

#### **Transceiver Placement**

This section is not applicable for this IP core.

#### I/O Standard and Placement

This section is not applicable for this IP core.

### 5.5 Simulation

This section is not applicable to this IP core.

## 5.6 Synthesis and Implementation

For details about synthesis and implementation see the *Vivado Design Suite User Guide - Designing with IP*.

Page 18 Vector Delay IP