IP CORE MANUAL



AXI4-Stream Split IP

px_axis_pdti_split



Pentek, Inc.
One Park Way
Upper Saddle River, NJ 07458
(201) 818-5900
http://www.pentek.com/

Copyright © 2016

Manual Part Number: 807.48335 Rev: 1.0 - December 09, 2016

Manual Revision History

Date	Version		Comments
12/09/16	1.0	Initial Release	

Legal Notices

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Pentek products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Pentek hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Pentek shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in conjunction with, the Materials (including your use of Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage and loss was reasonably foreseeable or Pentek had been advised of the possibility of the same. Pentek assumes no obligation to correct any error contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the materials without prior written consent. Certain products are subject to the terms and conditions of Pentek's limited warranty, please refer to Pentek's Ordering and Warranty information which can be viewed at http://www.pentek.com/contact/customerinfo.cfm; IP cores may be subject to warranty and support terms contained in a license issued to you by Pentek. Pentek products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for the use of Pentek products in such critical applications.

Copyright

Copyright © 2016, Pentek, Inc. All Rights Reserved. Contents of this publication may not be reproduced in any form without written permission.

Trademarks

Pentek, Jade, and Navigator are trademarks or registered trademarks of Pentek, Inc.

ARM and AMBA are registered trademarks of ARM Limited. PCI, PCI Express, PCIe, and PCI-SIG are trademarks or registered trademarks of PCI-SIG. Xilinx, Kintex UltraScale, Vivado, and Platform Cable USB are registered trademarks of Xilinx Inc., of San Jose, CA.

Table of Contents

			Page
		IP Facts	
	Descrip	otion	5
		es	
		1-1: IP Facts Table	
		Chapter 1: Overview	
1.1	Functio	onal Description	7
	Figure	1-1: AXI4-Stream Split Core Block Diagram	7
1.2	Applica	ations	8
1.3	System	Requirements	8
1.4	Licensi	ng and Ordering Information	8
1.5	Contac	ting Technical Support	8
1.6	Docum	entation	8
2.1	Standar	Chapter 2: General Product Specifications rds	Q
2.1		nance	
2.3		ce Utilization	
2.4		tions and Unsupported Features	
2.5		c Parameters	
		2-1: Generic Parameters	
		Chapter 3: Port Descriptions	
3.1	AXI4-S	Stream Core Interfaces	11
	3.1.1	I/O Data (PD) Interface	11
		Table 3-1: I/O Data Interface Port Descriptions	
	3.1.2	Timestamp (PTS) Interface	12
		Table 3-2: Timestamp Interface Port Descriptions	12
	3.1.3	Data Information (PI) Interface	
		Table 3-3: Data Information Interface Port Descriptions	
	3.1.4	Combined Data/ Timestamp/ Information (PDTI) Interface	
		Table 3-4: Combined Data/ Timestamp/ Information Interface Port Descriptions	14

Table of Contents

		Page
	Chapter 4: Designing with the Core	
4.1	General Design Guidelines	15
	Figure 4-1: AXI4-Stream Split Core Block Diagram with I/O Signals	15
4.2	Clocking	16
4.3	Resets	16
4.4	Interrupts	16
4.5	Interface Operation	16
4.6	Programming Sequence	16
4.7	Timing Diagrams	16
	Chapter 5: Design Flow Steps	
	Figure 5-1: AXI4-Stream Split Core in Pentek IP Catalog	17
	Figure 5-2: AXI4-Stream Split Core IP Symbol	18
5.2	User Parameters	18
5.3	Generating Output	18
5.4	Constraining the Core	
5.5	Simulation	19
5.6	Synthesis and Implementation	19

IP Facts

Description

Pentek's NavigatorTM AXI4-Stream Split Core splits a combined Data/ Timestamp/ Information AXI4-Stream into data, timestamp and data information AXI4-Streams.

This core complies with the ARM® AMBA® AXI4 Specification. This user manual defines the hardware interface, software interface, and parameterization options for the AXI4-Stream Split Core.

Features

- Supports AXI4-Stream user interfaces
- Software programmable width of input data stream
- Supports up to 32 bytes wide input data stream

Table 1-1: IP Facts Table				
Core Specifics				
Supported Design Family ^a	Kintex [®] Ultrascale			
Supported User Interfaces	AXI4-Stream			
Resources	N/A			
Provided with the Cor	'e			
Design Files	VHDL			
Example Design	Not Provided			
Test Bench	Not Provided			
Constraints File	Not Provided ^b			
Simulation Model	N/A			
Supported S/W Driver	N/A			
Tested Design Flows				
Design Entry	Vivado [®] Design Suite 2016.3 or later			
Simulation	Vivado VSim			
Synthesis	Vivado Synthesis			
Support				
Provided by Pentek fpgasupport@pentek.com				

a.For a complete list of supported devices, see the *Vivado Design Suite Release Notes*.

b.Clock constraints can be applied at the top level module of the user design.

This page is intentionally blank

Chapter 1: Overview

1.1 Functional Description

The AXI4-Streams of the Pentek Jade series boards follow the following formats:

- Input/Output Raw Data (PD) Streams: These are AXI4-Streams that which contain only I/O data.
- **Timestamp (PTS) Streams:** These are AXI4-Streams which contain only timestamps and a time-aligned copy of the timing events that created them.
- **Data Information (PI) Streams:** These are AXI4-Streams that indicate the data type and packing information of the I/O data streams.
- Combined Data/ Timestamp/ Information Streams: These are AXI4-Streams that combine the data with its time-aligned timestamp, and data information streams.

For more details about these AXI4-Stream formats refer to Section 3.1. The AXI4-Stream Split Core accepts a combined Data/ Timestamp/ Information AXI4-Stream input and generates I/O Data Streams, Timestamp Streams, and Data Information Streams.

The width of the I/O data stream can be defined by the user using the generic parameter data_byte_width (see Section 2.5).

Figure 1-1 is a top-level block diagram of the Pentek AXI4-Stream Split Core. The modules within the block diagram are explained in the later sections of this manual.




Figure 1-1: AXI4-Stream Split Core Block Diagram

1.1 Functional Description (continued)

□ AXI4-Stream Interface: The AXI4-Stream Split core has four AXI4-Stream Interfaces. At the input an AXI4-Stream Slave Interface is used to receive combined data/ timestamp/ information stream, and at the output three AXI4-Stream Slave Interfaces are used to transfer data streams, timestamp streams, data information streams through the output ports. For more details about the AXI4-Stream Interfaces refer to Section 3.1 AXI4-Stream Core Interfaces.

1.2 Applications

The AXI4-Stream Split Core can be incorporated into any Kintex Ultrascale FPGA, where combined Data/ Timestamp/ Data Information AXI4-Streams are to be spilt into Data Streams, Timestamp Streams, and Data Information streams.

1.3 System Requirements

For a list of system requirements, see the Vivado Design Suite Release Notes.

1.4 Licensing and Ordering Information

This core is included with all Pentek Navigator FPGA Design Kits for Pentek Jade series board products. Contact Pentek for Licensing and Ordering Information (www.pentek.com).

1.5 Contacting Technical Support

Technical Support for Pentek's Navigator FPGA Design Kits is available via e-mail (fpgasupport@pentek.com) or by phone (201-818-5900 ext. 238, 9 am to 5 pm EST).

1.6 Documentation

This user manual is the main document for this IP core. The following documents provide supplemental material:

- 1) Vivado Design Suite User Guide: Designing with IP
- 2) Vivado Design Suite User Guide: Programming and Debugging
- 3) ARM AMBA AXI4 Protocol Version 2.0 Specification http://www.arm.com/products/system-ip/amba-specifications.php

Chapter 2: General Product Specifications

2.1 Standards

The AXI4-Stream Split Core has bus interfaces that comply with the *ARM AMBA AXI4-Stream Protocol Specification*.

2.2 Performance

The performance of the AXI4-Stream Split Core is limited only by the clock frequency of the AXI4-Streams in the user design.

2.3 Resource Utilization

This core utilizes only the I/O resources of the FPGA it is incorporated into.

2.4 Limitations and Unsupported Features

This section is not applicable to this IP core.

2.5 Generic Parameters

The generic parameters of the AXI4-Stream Split Core are described in Table 2-1. These parameters can be set as required by the user application while customizing the core.

Table 2-1: Generic Parameters			
Port/Signal Name	Туре	Description	
data_byte_width	Integer	Data Byte Width: This parameter indicates the width of the input data stream across the AXI4-Stream Slave Interface in bytes. It can range from 1 to 32 bytes.	

This page is intentionally blank

Chapter 3: Port Descriptions

This chapter provides details about the port descriptions for the following interface types:

• AXI4-Stream Core Interfaces

3.1 AXI4-Stream Core Interfaces

The AXI4-Stream Split Core has the following AXI4-Stream Interfaces, used to receive and transfer data streams.

- I/O Data (PD) Interface: This core has an I/O Data AXI4-Stream Master Interface at the output of the core to transfer I/O data streams.
- Timestamp (PTS) Interface: The AXI4-Stream Split Core has a Timestamp Interface to transfer timestamp data streams.
- Data Information (PI) Stream Interface: This core has a Data Information Interface to transfer the data type and packing information of the AXI data streams.
- Combined Data/ Timestamp/ Information (PDTI) Interface: This core implements a Combined Data/ Timestamp/ Information AXI4-Stream across the input to receive combined data/ timestamp/ information streams.

3.1.1 I/O Data (PD) Interface

The AXI4-Stream Split Core implements an I/O Data Interface across the output to transfer I/O data streams. This is an AXI4-Stream Master interface.

Table 3-1 defines the ports in the AXI4-Stream Master I/O Data Interface. See the *AMBA AXI4-Stream Specification* for more details on the operation of the AXI4-Stream Interface.

	Table 3-1: I/O Data Interface Port Descriptions					
Port	Direction	Width	Description			
m_axis_pd_tdata	Output	depends on the generic parameter data_byte_width	I/O Data: This is the output I/O data stream to the core.			
m_axis_pd_tvalid	Output	1	Data Valid: Asserted when data is valid on m_axis_pd_tdata.			

3.1.2 Timestamp (PTS) Interface

The Timestamp Interface is used to transfer timestamp streams which contains only timestamp and a time-aligned copy of the timing events that created the timestamp. This is an AXI4-Stream Master Interface.

Table 3-2 defines the ports in the Timestamp Interface. See the *AMBA AXI4-Stream Specification* for more details on the operation of the AXI4-Stream Interface.

Table 3-2: Timestamp Interface Port Descriptions				
Port	Direction	Width	Description	
m_axis_pts_tdata	Output	64	Timestamp Data: This is the timestamp of the data on the I/O Data Bus across the I/O Data Interface.	
m_axis_pts_tvalid		1	Data Valid: Asserted when data is valid on m_axis_pts_tdata.	
m_axis_pts_tuser		24	Sideband Data: These bits indicate the gate/sync/ PPS positions of the timing events that created the timestamps. tuser[7:0] - Gate positions tuser[15:8] - Sync positions tuser[23:16] - PPS positions	

3.1.3 Data Information (PI) Interface

The AXI4-Stream Split Core has a Data Information Interface across the output to transfer data information streams which allow the identification of the data type and packing of incoming data on the I/O Data bus. This is an AXI4-Stream Master Interface.

Table 3-3 defines the ports in the Data Information Interface. See the *AMBA AXI4-Stream Specification* for more details on the operation of the AXI4-Stream Interface.

Table 3-3: Data Information Interface Port Descriptions				
Port	Direction	Width	Description	
m_axis_pi_tdata	Output	16	Data Information Bus: The data from the Data Information bus provides the following information: tdata[3:0] - Samples/ Cycle tdata[4] - I/Q data of the sample=> 0 = I; 1 = Q tdata[6:5] - Data Format => 0 = 8-bit samples; 1 = 16-bit; 2 = 24-bit; 3 = 32-bit tdata[7] - Data Type => 0 = Real; 1 = I/Q tdata[15:8] - channel [7:0] Note: The bits [15:8] define the channel number in the user design from where the data is being received.	
m_axis_pi_tvalid		1	Data Valid: Asserted when data is valid on m_axis_pi_tdata.	

3.1.4 Combined Data/ Timestamp/ Information (PDTI) Interface

The Combined Data/ Timestamp/ Information Interface is used to receive combined data/ timestamp/ information AXI4-Streams at the input. This is an AXI4-Stream Slave Interface.

Table 3-4 defines the ports in the Combined Data/ Timestamp/ Data Information Interface. See the *AMBA AXI4-Stream Specification* for more details on the operation of the AXI4-Stream Interface.

Table 3-4: Combined Data/ Timestamp/ Information Interface Port Descriptions				
Port	Direction	Width	Description	
s_axis_aclk	Input	1	AXI4-Stream Clock	
s_axis_aresetn			Reset: Active Low.	
s_axis_pdti_tdata	Output	depends on the generic parameter data_byte_width	Input Data: This is the input data of the AXI4- Stream Split Core which is mapped to the I/O data bus	
s_axis_pdti_tvalid		1	Input Data Valid: Asserted when data is valid on s_axis_pdti_tdata. This signal is mapped to the output m_axis_pd_tvalid signal.	
s_axis_pdti_tuser		128	Input Sideband Information: This is the sideband information transmitted alongside the data stream. tuser [63:0] - Timestamp[63:0] tuser [71:64] - Gate Positions tuser [87:80] - PPS Positions tuser [87:80] - PPS Positions tuser [91:88] - Samples per clock cycle tuser [92] - I/Q data of the sample => 0 = I; 1 = Q tuser [94:93] - Data Format => 0 = 8-bit; 1 = 16-bit; 2 = 24-bit; 3 = 32-bit tuser [95] - Data Type => 0 = Real; 1 = I/Q tuser [103:96] - channel [7:0] tuser [127:104] - Reserved Note: The bits [103:96] define the channel number in the user design from where the data is being received.	

Chapter 4: Designing with the Core

This chapter includes guidelines and additional information to facilitate designing with the AXI4-Stream Split Core.

4.1 General Design Guidelines

The AXI4-Stream Split core provides the required logic to generate output AXI4-Streams by splitting the incoming AXI4-Stream. This IP core has AXI4-Stream user interfaces. The user can customize the core by setting the generic parameters based on the application requirement as described in Section 2.5.

Figure 4-1 is the block diagram of the AXI4-Stream Split Core with the input and output signals shown. This diagram illustrates the output signals generated by the AXI4-Stream Split Core, by splitting the input signals. For more details about the input and output signals, refer to Section 3.1.




Figure 4-1: AXI4-Stream Split Core Block Diagram with I/O Signals

4.2 Clocking

AXI4-Stream Clock: s_axis_aclk

The AXI4-Stream clock input is not used within this IP core. This input is available in order meet the Vivado IP Integrator requirements. It should have a clock frequency equivalent to the clock frequency of the Slave in the user design receiving the AXI4-Stream.

4.3 Resets

Main reset: s_axis_aresetn

This is an active low reset synchronous with s axis aclk.

4.4 Interrupts

This section is not applicable to this IP core.

4.5 Interface Operation

I/O Data (PD) Interface: This is an AXI4-Stream Master Interface used to transfer data streams and is associated with **s_axis_aclk**. For more details about this interface please refer to Section 3.1.1.

Timestamp (PTS) Interface: This is an AXI4-Stream Master Interface used to transfer timestamp and timing event data and is associated with **s_axis_aclk**. For more details about this interface please refer to Section 3.1.2.

Data Information (PI) Interface: This is an AXI4-Stream Master Interface used to transfer information about the incoming data across the I/O data interface and is associated with **s_axis_aclk**. For more details about this interface please refer to Section 3.1.3.

Combined Sample Data/ Timestamp/ Information (PDTI) Interface: AXI4-Stream Split core implements this AXI4-Stream Slave interface across the input to receive data/ timestamp/ information streams and is associated with **s_axis_aclk**. For more details about this interface please refer to Section 3.1.4.

4.6 Programming Sequence

This section is not applicable to this IP core.

4.7 Timing Diagrams

This section is not applicable to this IP core.

Chapter 5: Design Flow Steps

5.1 Pentek IP Catalog

This chapter describes customization and generation of the Pentek AXI4-Stream Split Core. It also includes simulation, synthesis, and implementation steps that are specific to this IP core. This core can be generated from the Vivado IP Catalog when the Pentek IP Repository has been installed. It will appear in the IP Catalog list as $px_axis_pdti_split_v1_0$ as shown in Figure 5-1.





Figure 5-1: AXI4-Stream Split Core in Pentek IP Catalog

5.1 Pentek IP Catalog (continued)

When you select the **px_axis_pdti_split_v1_0** core, a screen appears that shows the core's symbol and the core's parameters (see Figure 5-2). The core's symbol is the box on the left side.

Figure 5-2: AXI4-Stream Split Core IP Symbol



5.2 User Parameters

The user parameters of this IP core are described in Section 2.5 of this user manual.

5.3 Generating Output

For more details about generating and using IP in the Vivado Design Suite, refer to the *Vivado Design Suite User Guide - Designing with IP*.

5.4 Constraining the Core

This section contains information about constraining the AXI4-Stream Split Core in Vivado Design Suite.

Required Constraints

The XDC constraints are not provided with the AXI4-Stream Split Core. Clock constraints can be applied in the top-level module of the user design.

Device, Package, and Speed Grade Selections

This IP works for the Kintex Ultrascale FPGAs.

Clock Frequencies

This section is not applicable to this IP core.

Clock Management

This section is not applicable for this IP core.

Clock Placement

This section is not applicable for this IP core.

Banking and Placement

This section is not applicable for this IP core.

Transceiver Placement

This section is not applicable for this IP core.

I/O Standard and Placement

This section is not applicable for this IP core.

5.5 Simulation

This section is not applicable to this IP core.

5.6 Synthesis and Implementation

For details about synthesis and implementation see the *Vivado Design Suite User Guide - Designing with IP*.

Page 20

This page is intentionally blank