




Block Diagram: Vcc O-Pentek Model 7142 Signal FPGA I (7b:7a) I (79:78) Top Level (TOP_LEVEL.VHD) I (75:74)
I (73:72) MUX Pg. 3 of 15 - Rev. G - 11/30/07 I (71:70) HUX_ I (71:70) **256x1** →1ready_n_shadow DFF addrg=14» addrg=15» Vcc (2:0) count>14 COMP Vcc **O**-S_Clr Q(3:0 xfer» Ce CNT DN MUX (71:70) (6f,6d) **256x1** →lready_n_out count≥8 COMP lblast_n> DFF count(3:0) I(5f:40) I(5f:40) I(3f:2c) I(2b:20) I(1f:0c) I(0b:00) lads_in_n> laddr_held(63:0) 11(63:0) MUX_ 2x64 lrw in≫ **>**oladdr(63:0) DFF_64 lclk≫ →laddr 27 addrq(3:0) (31:28) → addrq(3:0) rst» → laddr(63:0) lad_in(63:0)> Bus_Master_ BUSA MASTER DFF 16 wr_sel_dlyd» BUSA TERM Bus Term (11:3) Addr(8:0) ctlreg_dq(15:0) BUSB_MASTER Bus_Master_ Dat_In(15:0) BUSB TERM Bus_Term_ C1kA_Loss Dat_Out(15:0) →ctlreg data(15:0) CLK DETA ClkB Loss Ext_Clk_/ EXTCLKA EN CLK DETB-Dcm_C1k_Loss EXTCLKB EN Ext Clk ADC_OVRA Ovld1_Int p/o Extd_Addr(15:0) →extd_addr(15:0) ADC OVRB Ovld2 Int ovld3_Int CNTRLREG: -IIC_CLK Iic_Cll ADC OVRC tmp_vlt_int1 -IIC DAT ADC OVRD reg_sel -CLKEN ADC Osc_Disbl_ TMP VLT INT1 N Temp_Int $^{\mathsf{D}}\mathsf{DFF}^{\mathsf{O}}$ Osc_Disbl_E -CLKEN DAC 1be0 in n≫ Reg_Sel Dcm_C1k_Se1 →dcm_clk_sel Wepls Dcm_Rst →dcm_rst **C**1k Test_Mode Rst







Block Diagram:

Pentek Model 7142 Signal FPGA Top Level (TOP_LEVEL.VHD) Pg. 5 of 15 - Rev. G - 11/30/07











Signal FPGA - Rev. G Top Level (TOP_LEVEL.VHD) 11/30/07 fifo_adcd_f Page 9 fifo adcd af fifo adcd ae fifo adcd e fifo adcc f fifo_adcc_af fifo adcc trig reached» fifo adcc ae fifo adcc e (15:2) (0) ADC DC(13:0) data2(15:0) data3(15:0) ADC DD(13:0) fifo adcd trig reached» → adc_cd_data(31:0) Fae_A p/o Fifo AdcC E CNTRLREG: Faf_A Fifo_AdcC_AE fifo adcc_count_ae(9:0) CTRL REG.VHD Prog Empty Thresh A(9:0) Ff_F Fifo AdcC AF fifo adcc count af(10:0) Fifo AdcC Count AE(9:0) rog Full Thresh A(10:0) «mem_ctrl_reg(14) Fifo AdcC F Fifo AdcC Count AF(10:0) Ef E fifo adcc_decdiv(15:0) Fifo AdcC Decdiv(15:0) Decdiv_A(15:0) Fae_E ifo AdcD E fifo_adcc_packmode(2:0) Fifo AdcC Packmode(2:0) Dat ModeA(2:0) Faf B fifo_adcc_rst Fifo_AdcC_Rst Rst_A Ff_E Fifo AdcD AF Fifo_AdcD_F ADCDAT2: fifo adcd rst Fifo AdcD Rs → fifo adcc req Req. Rst_B ADC_DATA_PATH
Dat_ModeB(2:0) fifo adcd_packmode(2:0) Fifo_AdcD_Packmode(2:0) ReqB → fifo adcd req fifo adcc en» fifo adcd decdiv(15:0) Decdiv_B(15:0) fifo_adcd_en>-Fifo AdcD_Count_AF(10:0) → fifo adcc wren Wr_En_/ fifo adcd count af(10:0) Fifo AdcD Count AE(9:0) Prog Full Thresh B(10:0) → fifo_adcd_wren fifo adcd count ae(9:0) Prog_Empty_Thresh_B(9:0) fifo adcc en n Sm_GateA_n AdcB_Packed_Data(31:16) fifo_adcd_en_n adcd_packed_data(15:0) Sm GateB n AdcB Packed Data(15:0) adcc_packed_data(31:0) AdcA_Packed_Data(31:0) adc clk» Adc_C1k 1c1k» → fifo_adcc_data(63:0) Lcl Clk DoutA(63:0) Rd En A DoutB(63:0) → fifo_adcd_data(63:0) adcc sel» adcd sel»— Rd_En_B ByteSwap → fifo_adcc_rst → fifo adcd rst


Block Diagram:
Pentek Model 7142














Block Diagram:
Pentek Model 7142 Signal FPGA
Top Level (TOP_LEVEL.VHD)
Pg. 15 of 15 - Rev. G - 11/30/07