

# IP CORE MANUAL



## RF ADC Control & Status IP

`px_rf_adc_cntl_stat`

**PENTEK**

Pentek, Inc.  
One Park Way  
Upper Saddle River, NJ 07458  
(201) 818-5900  
<http://www.pentek.com/>

Copyright © 2018

**Manual Revision History**

<b><u>Date</u></b>	<b><u>Version</u></b>	<b><u>Comments</u></b>
10/30/18	1.0	Initial Release

**Legal Notices**

The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Pentek products. To the maximum extent permitted by applicable law: (1) Materials are made available “AS IS” and with all faults, Pentek hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Pentek shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in conjunction with, the Materials (including your use of Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage and loss was reasonably foreseeable or Pentek had been advised of the possibility of the same. Pentek assumes no obligation to correct any error contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the materials without prior written consent. Certain products are subject to the terms and conditions of Pentek’s limited warranty, please refer to Pentek’s Ordering and Warranty information which can be viewed at <http://www.pentek.com/contact/customerinfo.cfm>; IP cores may be subject to warranty and support terms contained in a license issued to you by Pentek. Pentek products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for the use of Pentek products in such critical applications.

**Copyright**

Copyright © 2018, Pentek, Inc. All Rights Reserved. Contents of this publication may not be reproduced in any form without written permission.

**Trademarks**

Pentek, Jade, and Navigator are trademarks or registered trademarks of Pentek, Inc.

ARM and AMBA are registered trademarks of ARM Limited. PCI, PCI Express, PCIe, and PCI-SIG are trademarks or registered trademarks of PCI-SIG. Xilinx, Kintex UltraScale, Vivado, and Platform Cable USB are registered trademarks of Xilinx Inc., of San Jose, CA.

# Table of Contents

---



---

Page

## IP Facts

Description.....	7
Features .....	7
<b>Table 1–1: IP Facts Table.....</b>	<b>7</b>

## Chapter 1: Overview

1.1	Functional Description.....	9
	<b>Figure 1–1: RF ADC Control &amp; Status Core Block Diagram.....</b>	<b>9</b>
1.2	Applications .....	10
1.3	System Requirements.....	10
1.4	Licensing and Ordering Information.....	10
1.5	Contacting Technical Support .....	10
1.6	Documentation.....	10

## Chapter 2: General Product Specifications

2.1	Standards .....	11
2.2	Performance.....	11
	2.2.1 Maximum Frequencies .....	11
2.3	Resource Utilization .....	11
	<b>Table 2–1: Resource Usage and Availability .....</b>	<b>11</b>
2.4	Limitations and Unsupported Features .....	12
2.5	Generic Parameters.....	12
	<b>Table 2–2: Generic Parameters.....</b>	<b>12</b>

## Chapter 3: Port Descriptions

3.1	AXI4–Lite Core Interfaces .....	13
	3.1.1 Control/Status Register (CSR) Interface .....	13
	<b>Table 3–1: Control/Status Register (CSR) Interface Port Descriptions.....</b>	<b>13</b>
3.2	AXI4–Stream Core Interfaces .....	16
	3.2.1 ADC Channel Data Interface .....	16
	<b>Table 3–2: Control/Status Register (CSR) Interface Port Descriptions.....</b>	<b>16</b>
3.3	I/O Signals.....	17
	<b>Table 3–3: I/O Signal Descriptions .....</b>	<b>17</b>

# Table of Contents

---



---

Page

## Chapter 4: Register Space

	<b>Table 4–1: Register Space Memory Map .....</b>	<b>21</b>
4.1	Calibration Freeze Control Register .....	22
	<b>Figure 4–1: Calibration Freeze Control Register.....</b>	<b>22</b>
	<b>Table 4–2: Calibration Freeze Control Register (Base Address + 0x00) .....</b>	<b>22</b>
4.2	PL Event Pulse Register.....	24
	<b>Figure 4–2: PL Event Pulse Register .....</b>	<b>24</b>
	<b>Table 4–3: PL Event Pulse Register (Base Address + 0x04).....</b>	<b>24</b>
4.3	PL Event Enable Register .....	25
	<b>Figure 4–3: PL Event Enable Register .....</b>	<b>25</b>
	<b>Table 4–4: PL Event Enable Register (Base Address + 0x08) .....</b>	<b>25</b>
4.4	ADC Clock Domain Manual Reset Register.....	26
	<b>Figure 4–4: ADC Clock Domain Manual Reset Register .....</b>	<b>26</b>
	<b>Table 4–5: ADC Clock Domain Manual Reset Register (Base Address + 0x0C) .....</b>	<b>26</b>
4.5	Calibration Freeze Status Register .....	27
	<b>Figure 4–5: Calibration Freeze Status Register .....</b>	<b>27</b>
	<b>Table 4–6: Calibration Freeze Status Register (Base Address + 0x10) .....</b>	<b>27</b>
4.6	Tvalid Status Register .....	28
	<b>Figure 4–6: Tvalid Status Register .....</b>	<b>28</b>
	<b>Table 4–7: Tvalid Status Register (Base Address + 0x14).....</b>	<b>28</b>
4.7	Interrupt Enable Register .....	29
	<b>Figure 4–7: Interrupt Enable Register .....</b>	<b>29</b>
	<b>Table 4–8: Interrupt Enable Register (Base Address + 0x20).....</b>	<b>30</b>
4.8	Interrupt Status Register .....	31
	<b>Figure 4–8: Interrupt Status Register .....</b>	<b>31</b>
	<b>Table 4–9: Interrupt Status Register (Base Address + 0x24) .....</b>	<b>32</b>
4.9	Interrupt Flag Register .....	33
	<b>Figure 4–9: Interrupt Flag Register .....</b>	<b>33</b>
	<b>Table 4–10: Interrupt Flag Register (Base Address + 0x28).....</b>	<b>34</b>

## Chapter 5: Designing with the Core

5.1	General Design Guidelines .....	35
5.2	Clocking.....	35
5.3	Resets.....	35
5.4	Interrupts.....	36
5.5	Interface Operation .....	36
5.6	Programming Sequence .....	36
5.7	Timing Diagrams.....	36

# Table of Contents

---

---

	<i>Page</i>
<i>Chapter 6: Design Flow Steps</i>	
6.1	Pentek IP Catalog.....37
	<b>Figure 6–1: RF ADC Control &amp; Status Core in Pentek IP Catalog.....37</b>
	<b>Figure 6–2: RF ADC Control &amp; Status Core IP Symbol.....38</b>
6.2	User Parameters.....39
6.3	Output Generation .....39
6.4	Constraining the Core .....39
6.5	Simulation.....40
6.6	Synthesis and Implementation .....40

## *Table of Contents*

---

---

*Page*

*This page is intentionally blank*

## IP Facts

### Description

Pentek's Navigator™ RF ADC Control & Status Core provides user access to the control and status signals of the Xilinx RFSoc ADC. It also provides automatic control for calibration freeze based on signal strength. Access to these control and status signals is facilitated by an AXI4-Lite CSR interface.

This core complies with the ARM® AMBA® AXI4 Specification and also provides a control/status register interface. This manual defines the hardware interface, software interface, and parameterization options for the RF ADC Control & Status Core.

### Features

- Easy user access to the RFSoc ADC controls for Calibration Freeze, PL Events, etc.
- Optional automatic control for calibration freeze based on signal strength for each ADC
- Separate interrupts for over-range, over-voltage and over-threshold for each ADC
- Register access through AXI4-Lite CSR interface

Table 1–1: IP Facts Table	
Core Specifics	
Supported Design Family <sup>a</sup>	Zynq® Ultrascale+ RFSoc
Supported User Interfaces	AXI4-Lite and AXI4-Stream
Resources	See Table 2–1
Provided with the Core	
Design Files	VHDL
Example Design	Not Provided
Test Bench	VHDL
Constraints File	Not Provided <sup>b</sup>
Simulation Model	VHDL
Supported S/W Driver	HAL Software Support
Tested Design Flows	
Design Entry	Vivado® Design Suite 2018.2 or later
Simulation	Vivado VSim
Synthesis	Vivado Synthesis
Support	
Provided by Pentek <a href="mailto:fpgasupport@pentek.com">fpgasupport@pentek.com</a>	

a.For a complete list of supported devices, see the [Vivado Design Suite Release Notes](#).

b.Clock constraints can be applied at the top level module of the user design.

*This page is intentionally blank*




## Chapter 1: Overview

### 1.1 Functional Description

The RF ADC Control & Status Core provides user access via the CSR AXI4-Lite bus to control calibration freeze, event enables and interrupt status for the Xilinx RFSoc ADCs. The core has an optional automatic calibration freeze feature which allows auto calibration only when the signal strength is sufficient to insure a useful calibration.

Figure 1–1 is a top-level block diagram of the Pentek RF ADC Control & Status Core. The modules within the block diagram are explained in the later sections of this manual.

**Figure 1–1: RF ADC Control & Status Core Block Diagram**



## 1.1 Functional Description (continued)

- ❑ **Control & Status Logic:** This module implements the control, status monitoring and interrupt functions of the core. It also implements the automatic calibration freeze control logic.
- ❑ **AXI4–Lite Interface:** This module implements a 32–bit AXI4–Lite Slave interface to access the Register Space. For additional details about the AXI4–Lite Interface, refer to [Section 3.1](#).
- ❑ **Register Space:** This module contains the control, status and interrupt registers for the core. The registers are accessed by the user through the AXI4–Lite interface.

## 1.2 Applications

This core is useful for controlling and monitoring Xilinx RFSoc ADCs from a user–accessible AXI4–CSR interface.

## 1.3 System Requirements

For a list of system requirements, see the [Vivado Design Suite Release Notes](#).

## 1.4 Licensing and Ordering Information

This core is included with all Pentek Navigator FPGA Design Kits for Pentek Jade series board products. Contact Pentek for licensing and ordering information ([www.pentek.com](http://www.pentek.com)).

## 1.5 Contacting Technical Support

Technical Support for Pentek’s Navigator FPGA Design Kits is available via e–mail ([fpgasupport@pentek.com](mailto:fpgasupport@pentek.com)) or by phone (201–818–5900 ext. 238, 9 am to 5 pm EST).

## 1.6 Documentation

This user manual is the main document for this IP core. The following documents provide supplemental material:

- 1) [Vivado Design Suite User Guide: Designing with IP](#)
- 2) [Vivado Design Suite User Guide: Programming and Debugging](#)
- 3) [Xilinx Zynq UltraScale+ RFSoc Data Sheet, DS926](#)
- 4) [ARM AMBA AXI4 Protocol Version 2.0 Specification](#)  
<http://www.arm.com/products/system-ip/amba-specifications.php>

## Chapter 2: General Product Specifications

---

### 2.1 Standards

The RF ADC Control & Status Core has bus interfaces that comply with the [ARM AMBA AXI4-Lite Protocol Specification](#) and the [ARM AMBA AXI4-Stream Protocol Specification](#).

### 2.2 Performance

The performance of the RF ADC Control & Status Core is limited by the FPGA logic speed. The values presented in this section should be used as an estimation guideline. Actual performance can vary.

#### 2.2.1 Maximum Frequencies

The RF ADC Control & Status Core has two incoming clock signals, the ADC clock (**adc\_ac1k**) and AXI4-Lite Interface CSR clock (**s\_axi\_csr\_ac1k**). The AXI4-Lite Interface CSR clock has a maximum frequency of 250 MHz, and the ADC clock has a maximum frequency of 500 MHz on a Zynq Ultrascale+ –2 speed grade FPGA. Note that 250 MHz is typically the PCI Express (PCIe) AXI bus clock frequency.

### 2.3 Resource Utilization

The resource utilization of the RF ADC Control & Status Core is shown in [Table 2–1](#). Resources have been estimated for the Zynq Ultrascale+ RFSOC XCZU27dr –2 speed grade device. These values were generated using the Vivado Design Suite.

Table 2–1: Resource Usage and Availability	
Resource	# Used
LUTs	10,084
Flip-Flops	14,151

**NOTE:** This table assumes that the core is generated targeting all 8 ADCs.

**NOTE:** Actual utilization may vary based on the user design in which the RF ADC Control & Status Core is incorporated.

## 2.4 Limitations and Unsupported Features

This section is not applicable to this IP core.

## 2.5 Generic Parameters

The generic parameters of the RF ADC Control & Status Core are described in [Table 2–2](#). These parameters can be set as required by the user application while customizing the core.

Table 2-2: Generic Parameters		
Port/Signal Name	Type	Description
<b>has_adc&lt;7:0&gt;</b>	Boolean	<b>Has ADCx:</b> These parameters enable/disable the data path and control logic for each individual ADC. When set to FALSE, no logic is generated for the particular ADC. The default settings for these parameters are TRUE.
<b>en_adc01_rts</b> <b>en_adc23_rts</b> <b>en_adc45_rts</b> <b>en_adc67_rts</b>	Boolean	<b>Enable ADC Real-Time Signals:</b> These are the enables for the 4 dual-ADC tiles. The default settings for these parameters are TRUE.
<b>en_adc01_frz</b> <b>en_adc23_frz</b> <b>en_adc45_frz</b> <b>en_adc67_frz</b>	Boolean	<b>Enable ADC Freeze:</b> These are the enables for the calibration freeze function for each ADC tile. The default settings for these parameters are TRUE.
<b>has_pl_event_in</b>	Boolean	<b>Has pl_event_in input:</b> This parameter defines whether a <b>pl_event_in</b> input is implemented in the core. The default setting for this parameter is TRUE.
<b>en_adc&lt;7:0&gt;_thresh_outputs</b>	Boolean	<b>Enable ADC Threshold Outputs:</b> These are the enables for the threshold outputs for the core. The default settings for these parameters are TRUE.

## Chapter 3: Port Descriptions

This chapter provides details about the port descriptions for the following interface types:

- [AXI4-Lite Core Interfaces](#)
- [AXI4-Stream Core Interfaces](#)
- [I/O Signals](#)

### 3.1 AXI4-Lite Core Interfaces

The RF ADC Control & Status Core uses the Control/Status Register (CSR) interface to access the control, status and interrupt registers from the user design.

#### 3.1.1 Control/Status Register (CSR) Interface

The CSR interface is an AXI4-Lite Slave Interface that can be used to access the control and status registers in the RF ADC Control & Status Core. [Table 3-1](#) defines the ports in the CSR Interface. See [Chapter 4](#) for the register memory map and bit definitions. See the [AMBA AXI4-Lite Specification](#) for more details on operation of the AXI4-Lite interfaces.

Table 3-1: Control/Status Register (CSR) Interface Port Descriptions			
Port	Direction	Width	Description
<b>s_axi_csr_aclk</b>	Input	1	<b>Clock</b>
<b>s_axi_csr_aresetn</b>	Input	1	<b>Reset:</b> Active low. This value will reset all control/status registers to their initial states.
<b>s_axi_csr_awaddr</b>	Input	12	<b>Write Address:</b> Address used for write operations. It must be valid when <b>s_axi_csr_awvalid</b> is asserted and must be held until <b>s_axi_csr_awready</b> is asserted by the RF ADC Control & Status Core.
<b>s_axi_csr_awprot</b>	Input	3	<b>Protection:</b> The RF ADC Control & Status Core ignores these bits.
<b>s_axi_csr_awvalid</b>	Input	1	<b>Write Address Valid:</b> This input must be asserted to indicate that a valid write address is available on <b>s_axi_csr_awaddr</b> . The RF ADC Control & Status Core asserts <b>s_axi_csr_awready</b> when it is ready to accept the address. The <b>s_axi_csr_awvalid</b> must remain asserted until the rising clock edge after the assertion of <b>s_axi_csr_awready</b> .

Table 3-1: Control/Status Register (CSR) Interface Port Descriptions (Continued)

Port	Direction	Width	Description
<b>s_axi_csr_awready</b>	Output	1	<b>Write Address Ready:</b> This output is asserted by the RF ADC Control & Status Core when it is ready to accept the write address. The address is latched when <b>s_axi_csr_awvalid</b> and <b>s_axi_csr_awready</b> are high on the same cycle.
<b>s_axi_csr_wdata</b>	Input	32	<b>Write Data:</b> This data will be written to the address specified by <b>s_axi_csr_awaddr</b> when <b>s_axi_csr_wvalid</b> and <b>s_axi_csr_wready</b> are both asserted. The value must be valid when <b>s_axi_csr_wvalid</b> is asserted and held until <b>s_axi_csr_wready</b> is also asserted.
<b>s_axi_csr_wstrb</b>	Input	4	<b>Write Strobes:</b> This signal, when asserted, indicates the number of bytes of valid data on the <b>s_axi_csr_wdata</b> signal. Each of these bits, when asserted, indicate that the corresponding byte of <b>s_axi_csr_wdata</b> contains valid data. Bit 0 corresponds to the least significant byte, and bit 3 to the most significant.
<b>s_axi_csr_wvalid</b>	Input	1	<b>Write Valid:</b> This signal must be asserted to indicate that the write data is valid for a write operation. The value on <b>s_axi_csr_wdata</b> is written into the register at address <b>s_axi_csr_awaddr</b> when <b>s_axi_csr_wready</b> and <b>s_axi_csr_wvalid</b> are high on the same cycle.
<b>s_axi_csr_wready</b>	Output	1	<b>Write Ready:</b> This signal is asserted by the RF ADC Control & Status Core when it is ready to accept data. The value on <b>s_axi_csr_wdata</b> is written into the register at address <b>s_axi_csr_awaddr</b> when <b>s_axi_csr_wready</b> and <b>s_axi_csr_wvalid</b> are high on the same cycle, assuming that the address has already or simultaneously been submitted.
<b>s_axi_csr_bresp</b>	Output	2	<b>Write Response:</b> The RF ADC Control & Status Core indicates success or failure of a write transaction through this signal, which is valid when <b>s_axi_csr_bvalid</b> is asserted; 00 = Success of normal access 01 = Success of exclusive access 10 = Slave Error 11 = Decode Error Note: For more details about this signal refer to the <a href="#">AMBA AXI Specification</a> .
<b>s_axi_csr_bready</b>	Input	1	<b>Write Response Ready:</b> This signal must be asserted by the user logic when it is ready to accept the Write Response.

Table 3-1: Control/Status Register (CSR) Interface Port Descriptions (Continued)			
Port	Direction	Width	Description
<b>s_axi_csr_bvalid</b>	Output	1	<b>Write Response Valid:</b> This signal is asserted by the RF ADC Control & Status Core when the write operation is complete and the Write Response is valid. It is held until <b>s_axi_csr_bready</b> is asserted by the user logic.
<b>s_axi_csr_araddr</b>	Input	12	<b>Read Address:</b> Address used for read operations. It must be valid when <b>s_axi_csr_arvalid</b> is asserted and must be held until <b>s_axi_csr_arready</b> is asserted by the RF ADC Control & Status Core.
<b>s_axi_csr_arprot</b>	Input	3	<b>Protection:</b> These bits are ignored by the RF ADC Control & Status Core.
<b>s_axi_csr_arvalid</b>	Input	1	<b>Read Address Valid:</b> This input must be asserted to indicate that a valid read address is available on <b>s_axi_csr_araddr</b> . The core asserts <b>s_axi_csr_arready</b> when it ready to accept the Read Address. This input must remain asserted until the rising clock edge after the assertion of <b>s_axi_csr_arready</b> .
<b>s_axi_csr_arready</b>	Output	1	<b>Read Address Ready:</b> This output is asserted by the RF ADC Control & Status Core when it is ready to accept the read address. The address is latched when <b>s_axi_csr_arvalid</b> and <b>s_axi_csr_arready</b> are high on the same cycle.
<b>s_axi_csr_rdata</b>	Output	32	<b>Read Data:</b> This value is the data read from the address specified by the <b>s_axi_csr_araddr</b> when <b>s_axi_csr_arvalid</b> and <b>s_axi_csr_arready</b> are high on the same cycle.
<b>s_axi_csr_rresp</b>	Output	2	<b>Read Response:</b> The RF ADC Control & Status Core indicates success or failure of a read transaction through this signal, which is valid when <b>s_axi_csr_rvalid</b> is asserted; 00 = Success of normal access 01 = Success of exclusive access 10 = Slave Error 11 = Decode Error Note: For more details about this signal refer to the <a href="#">AMBA AXI Specification</a> .
<b>s_axi_csr_rvalid</b>	Output	1	<b>Read Data Valid:</b> This signal is asserted by the RF ADC Control & Status Core when the read is complete and the read data is available on <b>s_axi_csr_rdata</b> . It is held until <b>s_axi_csr_rready</b> is asserted by the user logic.
<b>s_axi_csr_rready</b>	Input	1	<b>Read Data Ready:</b> This signal is asserted by the user logic when it is ready to accept the Read Data.
<b>irq</b>	Output	1	<b>Interrupt:</b> This is an active high, edge-type interrupt output representing all of the enabled interrupt sources.

## 3.2 AXI4–Stream Core Interfaces

The RF ADC Control & Status Core has the following AXI4–Stream Interfaces, which are used to transfer the ADC data streams.

### 3.2.1 ADC Channel Data Interface

These interfaces are used to transfer data from each of the ADC channel data slave input ports, through the control and status logic to the ADC master channel data output ports of the ADC Control & Status Core. [Table 3–2](#) defines the ports in the AXI4–Stream Data Interfaces. See [Chapter 4](#) for the register memory map and bit definitions. See the [AMBA AXI4–Stream Specification](#) for more details on operation of the AXI4–Stream interfaces.

Table 3-2: Control/Status Register (CSR) Interface Port Descriptions			
Port	Direction	Width	Description
<b>AXI4–Stream Slave Interfaces</b>			
<b>s_axis_adc&lt;7:0&gt;_i_tvalid</b>	Input	1	<b>ADC&lt;7:0&gt; Input i Data Valid:</b> This signal is asserted by the respective ADC when data is valid on its <b>s_axis_adc&lt;7:0&gt;_i_tdata</b> bus. A data transfer takes place when both <b>s_axis_adc&lt;7:0&gt;_i_tvalid</b> and <b>s_axis_adc&lt;7:0&gt;_i_tready</b> are High in the same cycle.
<b>s_axis_adc&lt;7:0&gt;_i_tready</b>	Output	1	<b>ADC&lt;7:0&gt; Input i Data Ready:</b> This signal is asserted by the ADC Control & Status Core when it is ready to accept data from the respective ADC.
<b>s_axis_adc&lt;7:0&gt;_i_tdata</b>	Input	128	<b>ADC&lt;7:0&gt; i Input Data</b>
<b>s_axis_adc&lt;7:0&gt;_q_tvalid</b>	Input	1	<b>ADC&lt;7:0&gt; Input q Data Valid:</b> This signal is asserted by the respective ADC when data is valid on its <b>s_axis_adc&lt;7:0&gt;_q_tdata</b> bus. A data transfer takes place when both <b>s_axis_adc&lt;7:0&gt;_q_tvalid</b> and <b>s_axis_adc&lt;7:0&gt;_q_tready</b> are High in the same cycle.
<b>s_axis_adc&lt;7:0&gt;_q_tready</b>	Output	1	<b>ADC&lt;7:0&gt; Input q Data Ready:</b> This signal is asserted by the ADC Control & Status Core when it is ready to accept data from the respective ADC.
<b>s_axis_adc&lt;7:0&gt;_q_tdata</b>	Input	128	<b>ADC&lt;7:0&gt; q Input Data</b>
<b>AXI4– Stream Master Interfaces</b>			
<b>m_axis_adc&lt;7:0&gt;_i_tvalid</b>	Output	1	<b>ADC&lt;7:0&gt; Output i Data Valid:</b> This signal is asserted by the ADC Control & Status Core when data is valid on the respective <b>m_axis_adc&lt;7:0&gt;_i_tdata</b> bus.



Table 3-2: Control/Status Register (CSR) Interface Port Descriptions (Continued)			
Port	Direction	Width	Description
<b>m_axis_adc&lt;7:0&gt;_i_tdata</b>	Output	128	<b>ADC&lt;7:0&gt; i Output Data</b>
<b>m_axis_adc&lt;7:0&gt;_q_tvalid</b>	Output	1	<b>ADC&lt;7:0&gt; Output q Data Valid:</b> This signal is asserted by the ADC Control & Status Core when data is valid on the respective <b>m_axis_adc&lt;7:0&gt;_q_tdata</b> bus.
<b>m_axis_adc&lt;7:0&gt;_q_tdata</b>	Output	128	<b>ADC&lt;7:0&gt; q Output Data</b>

### 3.3 I/O Signals

The I/O port/signal descriptions of the top level module of the RF ADC Control & Status Core are provided in [Table 3-3](#).

Table 3-3: I/O Signal Descriptions			
Port/Signal Name	Type	Direction	Description
<b>adc_clk</b>	std_logic	Input	<b>ADC Clock:</b> This is the clock from the RF ADC. This is the clock with which most of the logic in the core (save the CSR logic) is associated.
<b>s_axis_ptctl_tvalid</b>	std_logic	Input	<b>Data Valid:</b> This signal is asserted when data is valid on the <b>s_axis_ptctl_tdata</b> bus.
<b>s_axis_ptctl_tdata</b>	std_logic_vector [31:0]	Input	<b>PTCTL Data:</b> This data bus is associated with <b>adc_clk</b> , and is only used for synchronizing the <b>adc**_pl_event</b> outputs (see <a href="#">Section 4.3</a> ).
<b>pl_event_in</b>	std_logic	Input	<b>PL Event Trigger Input (Optional):</b> This input is a trigger option (see <a href="#">Section 4.3</a> ) for the pulse generator that drives the <b>adc**_pl_event</b> and the <b>pl_event_out</b> outputs. This input is only available when parameter <b>has_pl_event_in</b> is set to TRUE.
<b>adc0_01_cal_frozen</b> <b>adc0_23_cal_frozen</b> <b>adc1_01_cal_frozen</b> <b>adc1_23_cal_frozen</b> <b>adc2_01_cal_frozen</b> <b>adc2_23_cal_frozen</b> <b>adc3_01_cal_frozen</b> <b>adc3_23_cal_frozen</b>	std_logic	Input	<b>Calibration Frozen:</b> These active HIGH inputs indicate that calibrations are frozen for the respective ADC channel.

adc0_01_int_cal_freeze adc0_23_int_cal_freeze adc1_01_int_cal_freeze adc1_23_int_cal_freeze adc2_01_int_cal_freeze adc2_23_int_cal_freeze adc3_01_int_cal_freeze adc3_23_int_cal_freeze	std_logic	Output	<b>Initiate Calibration Freeze:</b> These active HIGH outputs force their respective ADC channel to freeze calibration.
adc0_01_over_range adc0_23_over_range adc1_01_over_range adc1_23_over_range adc2_01_over_range adc2_23_over_range adc3_01_over_range adc3_23_over_range	std_logic	Input	<b>ADC Over–Range:</b> These active HIGH inputs are associated with <b>adc_ac1k</b> . When asserted, each input indicates that the respective ADC channel has exceeded the working range.
adc0_01_over_threshold1 adc0_23_over_threshold1 adc1_01_over_threshold1 adc1_23_over_threshold1 adc2_01_over_threshold1 adc2_23_over_threshold1 adc3_01_over_threshold1 adc3_23_over_threshold1	std_logic	Input	<b>ADC Over–Threshold 1:</b> These active HIGH inputs are associated with <b>adc_ac1k</b> . When asserted, each input indicates that the respective ADC channel has exceeded the value set for Threshold 1.
adc0_01_over_threshold2 adc0_23_over_threshold2 adc1_01_over_threshold2 adc1_23_over_threshold2 adc2_01_over_threshold2 adc2_23_over_threshold2 adc3_01_over_threshold2 adc3_23_over_threshold2	std_logic	Input	<b>ADC Over–Threshold 2:</b> These active HIGH inputs are associated with <b>adc_ac1k</b> . When asserted, each input indicates that the respective ADC channel has exceeded the value set for Threshold 2.
adc0_01_over_voltage adc0_23_over_voltage adc1_01_over_voltage adc1_23_over_voltage adc2_01_over_voltage adc2_23_over_voltage adc3_01_over_voltage adc3_23_over_voltage	std_logic	Input	<b>ADC Over–Voltage:</b> These active HIGH inputs are associated with <b>adc_ac1k</b> . When asserted, each input indicates that the respective ADC input has exceeded the allowable voltage range.

adc00_pl_event adc01_pl_event adc02_pl_event adc03_pl_event adc10_pl_event adc11_pl_event adc12_pl_event adc13_pl_event adc20_pl_event adc21_pl_event adc22_pl_event adc23_pl_event adc30_pl_event adc31_pl_event adc32_pl_event adc33_pl_event	std_logic	Output	<b>ADC PL Event:</b> These active HIGH, single-pulse outputs are associated with <code>adc_ac1k</code> . They are controlled by the <b>PL Event Enables</b> register (see <a href="#">Section 4.3</a> ).
adc0_01_over_range_out adc0_23_over_range_out adc1_01_over_range_out adc1_23_over_range_out adc2_01_over_range_out adc2_23_over_range_out adc3_01_over_range_out adc3_23_over_range_out	std_logic	Output	<b>ADC Over-Range Output:</b> These are simply the <b>ADC Over-Range</b> inputs passed through the core.
adc0_01_over_threshold1_out adc0_23_over_threshold1_out adc1_01_over_threshold1_out adc1_23_over_threshold1_out adc2_01_over_threshold1_out adc2_23_over_threshold1_out adc3_01_over_threshold1_out adc3_23_over_threshold1_out	std_logic	Output	<b>ADC Over-Threshold 1 Output:</b> These are simply the <b>ADC Over-Threshold 1</b> inputs passed through the core.
adc0_01_over_threshold2_out adc0_23_over_threshold2_out adc1_01_over_threshold2_out adc1_23_over_threshold2_out adc2_01_over_threshold2_out adc2_23_over_threshold2_out adc3_01_over_threshold2_out adc3_23_over_threshold2_out	std_logic	Output	<b>ADC Over-Threshold 2 Output:</b> These are simply the <b>ADC Over-Threshold 2</b> inputs passed through the core.

<b>adc0_01_over_voltage_out</b> <b>adc0_23_over_voltage_out</b> <b>adc1_01_over_voltage_out</b> <b>adc1_23_over_voltage_out</b> <b>adc2_01_over_voltage_out</b> <b>adc2_23_over_voltage_out</b> <b>adc3_01_over_voltage_out</b> <b>adc3_23_over_voltage_out</b>	std_logic	Output	<b>ADC Over-Voltage Output:</b> These are simply the <b>ADC Over-Voltage</b> inputs passed through the core.
<b>pl_event_out</b>	std_logic	Output	<b>PL Event Output:</b> This is a single-pulse output set-up by the by the <b>PL Event Enables</b> register (see <a href="#">Section 4.3</a> ).
<b>rf_adc_clk_domain_man_rstn</b>	std_logic	Output	<b>RF ADC Clock Domain Manual Reset:</b> This is a register-controlled reset in the RF ADC's clock domain.

## Chapter 4: Register Space


This chapter provides the memory map and register descriptions for the register space of the RF ADC Control & Status Core. The memory map is provided in [Table 4–1](#).

Table 4–1: Register Space Memory Map			
Register Name	Address (Base Address +)	Access	Description
Calibration Freeze Control	0x00	R/W	Forces ADC to freeze calibration.
PL Event Reg Pulse	0x04	R/W	Initiates a pulse on the selected PL event outputs.
PL Event Enables	0x08	R/W	PL Event Enable for each ADC channel and trigger source select.
ADC Clock Domain Manual Reset	0x0C	R/W	Register controlled reset synchronized to the ADC clock domain.
Calibration Freeze Status	0x10	RO	Indicates whether calibration for the ADC channel has been frozen.
Tvalid Status	0x14	RO	Indicates the current status of the 8 ADC <b>tvalid</b> signals.
Reserved	0x18	–	Reserved
	0x1C		
Interrupt Enables	0x20	R/W	This register provides enables for the interrupts.
Interrupt Status	0x24	RO	This register provides current status of the interrupts.
Interrupt Flag	0x28	R/CLR	This register provides status of the interrupt flags.

## 4.1 Calibration Freeze Control Register

This register contains the controls for the automatic calibration freeze logic and for the manual calibration freeze. It is illustrated in [Figure 4–1](#) and described in [Table 4–2](#).

**Figure 4–1: Calibration Freeze Control Register**



**Table 4–2: Calibration Freeze Control Register (Base Address + 0x00)**


Bits	Field Name	Default Value	Access Type	Description
31:28	Reserved	N/A	N/A	<b>Reserved</b>
27:26	ADC67 dec	00	R/W	<b>ADC 6 &amp; 7 Decimation Select:</b> These bits should reflect the decimation settings in the respective ADCs as follows: 00 = Decimate by 1 (NOT VALID when DDC Mode= 0) 01 = Decimate by 2 10 = Decimate by 4 11 = Decimate by 8
25	ADC67 ddc mode	0	R/W	<b>ADC 6 &amp; 7 DDC Data Mode:</b> Selects the data mode of the AXI4–Stream interfaces for ADC 6 and ADC 7 as follows: 0 = REAL data is mapped to the respective "I" data bus 1 = I & Q data are mapped to their respective busses.
24:23	ADC45 dec	00	R/W	<b>ADC 4 &amp; 5 Decimation Select:</b> These bits should reflect the decimation settings in the respective ADCs as follows: 00 = Decimate by 1 (NOT VALID when DDC Mode= 0) 01 = Decimate by 2 10 = Decimate by 4 11 = Decimate by 8

22	ADC45 ddc mode	0	R/W	<b>ADC 4 &amp; 5 DDC Data Mode:</b> Selects the data mode of the AXI4–Stream interfaces for ADC 4 and ADC 5 as follows: 0 = REAL data is mapped to the respective "I" data bus 1 = I & Q data are mapped to their respective busses.
21:20	ADC23 dec	00	R/W	<b>ADC 2 &amp; 3 Decimation Select:</b> These bits should reflect the decimation settings in the respective ADCs as follows: 00 = Decimate by 1 (NOT VALID when DDC Mode= 0) 01 = Decimate by 2 10 = Decimate by 4 11 = Decimate by 8
19	ADC23 ddc mode	0	R/W	<b>ADC 2 &amp; 3 DDC Data Mode:</b> Selects the data mode of the AXI4–Stream interfaces for ADC 2 and ADC 3 as follows: 0 = REAL data is mapped to the respective "I" data bus 1 = I & Q data are mapped to their respective busses.
18:17	ADC01 dec	00	R/W	<b>ADC 0 &amp; 1 Decimation Select:</b> These bits should reflect the decimation settings in the respective ADCs as follows: 00 = Decimate by 1 (NOT VALID when DDC Mode= 0) 01 = Decimate by 2 10 = Decimate by 4 11 = Decimate by 8
16	ADC01 ddc mode	0	R/W	<b>ADC 0 &amp; 1 DDC Data Mode:</b> Selects the data mode of the AXI4–Stream interfaces for ADC 0 and ADC 1 as follows: 0 = REAL data is mapped to the respective "I" data bus 1 = I & Q data are mapped to their respective busses.
15:8	ADC auto cal freeze	0x0	R/W	<b>ADC Automatic Calibration Freeze:</b> These bits, when set to '1', will enable the automatic calibration freeze logic for the respective ADC channel as follows: Bit 15: ADC 7 Bit 14: ADC 6 Bit 13: ADC 5 Bit 12: ADC 4 Bit 11: ADC 3 Bit 10: ADC 2 Bit 9: ADC 1 Bit 8: ADC 0
7:0	ADC cal freeze	0x0	R/W	<b>ADC Manual Calibration Freeze:</b> these bits, when set to '1', will force the respective ADC channel to freeze any further calibration cycles.

## 4.2 PL Event Pulse Register

This register initiates the pulse for the enabled PL Events (see [Section 4.3](#)). It is illustrated in [Figure 4–2](#) and described in [Table 4–3](#).

**Figure 4–2: PL Event Pulse Register**



**Table 4–3: PL Event Pulse Register (Base Address + 0x04)**


Bits	Field Name	Default Value	Access Type	Description
31:1	Reserved	N/A	N/A	<b>Reserved</b>
0	pulse	0	R/W	<b>PL Event Pulse:</b> When set to '1', will initiate a single, 1 x <code>adc_clk</code> –period wide pulse on each of the PL Event outputs that are enabled by the PL Event Enables, and have their respective Pulse Select set to "Register" ("01") (see <a href="#">Section 4.3</a> ).



### 4.3 PL Event Enable Register

This register enables the PL Events and sets the trigger source. It is illustrated in [Figure 4-3](#) and described in [Table 4-4](#).

**Figure 4-3: PL Event Enable Register**



**Table 4-4: PL Event Enable Register (Base Address + 0x08)**

Bits	Field Name	Default Value	Access Type	Description
31:10	Reserved	N/A	N/A	<b>Reserved</b>
9:8	Pulse Select	00	R/W	<b>PL Event Pulse Source Select:</b> Selects the pulse source for the enabled PL Events as follows: "00" = OFF (no pulse) "01" = Register – pulse is initiated by control register (see <a href="#">Section 4.2</a> ) "10" = External pulse (p1_event_in) "11" = Pulse is initiated by a s_axis_ptct1 SYNC
7:0	PL Event Enables	0x00	R/W	<b>PL Event Enables:</b> Enables the PL Events as follows: Bit 0: adc00_pl_event Bit 1: adc01_pl_event Bit 2: adc10_pl_event Bit 3: adc11_pl_event Bit 4: adc20_pl_event Bit 5: adc21_pl_event Bit 6: adc30_pl_event Bit 7: adc31_pl_event

#### 4.4 ADC Clock Domain Manual Reset Register

This register provides a single-pulse reset signal that is synchronized to the ADC clock domain. It is illustrated in [Figure 4–4](#) and described in [Table 4–5](#).

**Figure 4–4: ADC Clock Domain Manual Reset Register**





Table 4–5: ADC Clock Domain Manual Reset Register (Base Address + 0x0C)				
Bits	Field Name	Default Value	Access Type	Description
31:1	Reserved	N/A	N/A	Reserved
0	ADC Clock Domain Manual Reset	0	R/W	<p><b>ADC Clock Domain Manual Reset:</b> Setting this bit HIGH triggers an active-low pulse on the <code>rf_adc_clk_domain_man_rstn</code> output. The pulse is (at least) 3 x <code>adc_aclk</code> periods wide.</p> <p>The pulse asserts (LOW) asynchronously, but de-asserts (HIGH) synchronously to the <code>adc_aclk</code>.</p>

## 4.5 Calibration Freeze Status Register

This register reports the status of the calibration freeze for each of the RF ADCs. It is illustrated in [Figure 4–5](#) and described in [Table 4–6](#).

**Figure 4–5: Calibration Freeze Status Register**




**Table 4–6: Calibration Freeze Status Register (Base Address + 0x10)**

Bits	Field Name	Default Value	Access Type	Description
31:8	Reserved	N/A	N/A	<b>Reserved</b>
7:0	Calibration Freeze Status	0x00	RO	<b>Calibration Freeze Status:</b> Reports the Calibration Freeze Status as follows: Bit 0: adc0 01 Bit 1: adc0 23 Bit 2: adc1 01 Bit 3: adc1 23 Bit 4: adc2 01 Bit 5: adc2 23 Bit 6: adc3 01 Bit 7: adc3 23

## 4.6 Tvalid Status Register

This register reports the status of the "tvalid" signals for each of the RF ADCs. It is illustrated in [Figure 4–6](#) and described in [Table 4–7](#).

**Figure 4–6: Tvalid Status Register**



**Table 4–7: Tvalid Status Register (Base Address + 0x14)**

Bits	Field Name	Default Value	Access Type	Description
31:8	Reserved	N/A	N/A	Reserved
7:0	Tvalid Status	0x00	RO	<b>Tvalid Status:</b> Reports the status of the ADC <b>tvalid</b> inputs as follows: Bit 0 (ADC0): <code>s_axis_adc0_i_tvalid</code> Bit 1 (ADC1): <code>s_axis_adc1_i_tvalid</code> Bit 2 (ADC2): <code>s_axis_adc2_i_tvalid</code> Bit 3 (ADC3): <code>s_axis_adc3_i_tvalid</code> Bit 4 (ADC4): <code>s_axis_adc4_i_tvalid</code> Bit 5 (ADC5): <code>s_axis_adc5_i_tvalid</code> Bit 6 (ADC6): <code>s_axis_adc6_i_tvalid</code> Bit 7 (ADC7): <code>s_axis_adc7_i_tvalid</code>

## 4.7 Interrupt Enable Register

The bits in the interrupt enable register are used to enable (or disable) the generation of interrupts based on the condition of certain circuit elements, known as interrupt sources. When a bit in this register associated with a given interrupt source is High, an interrupt will be generated by the rising edge of that source's Interrupt Status Register bit (See [Section 4.8](#)). It is illustrated in [Figure 4-7](#) and described in [Table 4-8](#).

**Figure 4-7: Interrupt Enable Register**




Table 4–8: Interrupt Enable Register (Base Address + 0x20)

Bits	Field Name	Default Value	Access Type	Description
31:0	Interrupt Enables	0x0000	R/W	<p><b>Interrupt Enables:</b> Enable bits for the RF ADC out-of-range interrupts.  0 = Disable interrupt  1 = Enable interrupt</p> <p>The bits are mapped as follows:</p> <p>Bit 0: adc0_01_over_range  Bit 1: adc0_01_over_threshold1  Bit 2: adc0_01_over_threshold2  Bit 3: adc0_01_over_voltage  Bit 4: adc0_23_over_range  Bit 5: adc0_23_over_threshold1  Bit 6: adc0_23_over_threshold2  Bit 7: adc0_23_over_voltage  Bit 8: adc1_01_over_range  Bit 9: adc1_01_over_threshold1  Bit 10: adc1_01_over_threshold2  Bit 11: adc1_01_over_voltage  Bit 12: adc1_23_over_range  Bit 13: adc1_23_over_threshold1  Bit 14: adc1_23_over_threshold2  Bit 15: adc1_23_over_voltage  Bit 16: adc2_01_over_range  Bit 17: adc2_01_over_threshold1  Bit 18: adc2_01_over_threshold2  Bit 19: adc2_01_over_voltage  Bit 20: adc2_23_over_range  Bit 21: adc2_23_over_threshold1  Bit 22: adc2_23_over_threshold2  Bit 23: adc2_23_over_voltage  Bit 24: adc3_01_over_range  Bit 25: adc3_01_over_threshold1  Bit 26: adc3_01_over_threshold2  Bit 27: adc3_01_over_voltage  Bit 28: adc3_23_over_range  Bit 29: adc3_23_over_threshold1  Bit 30: adc3_23_over_threshold2  Bit 31: adc3_23_over_voltage</p>

## 4.8 Interrupt Status Register

The Interrupt Status Register has read-only access associated with each interrupt condition. A status bit changes to '1' when the source interrupt occurs. When a status bit in this register changes to '1' the corresponding flag bit in the Interrupt Flag Register is set to '1'. A status bit in this register clears to '0' when that interrupt condition clears, whereas the associated flag bit in the Interrupt Flag Register remains at logic '1' until it is explicitly cleared by the user.

Some of the interrupt sources are transient and so may not appear in the Interrupt Status Register at the time it is read. In such cases, use the Interrupt Flag Register to see the interrupt conditions that have occurred. It is illustrated in [Figure 4–8](#) and described in [Table 4–9](#).

**Figure 4–8: Interrupt Status Register**




Table 4–9: Interrupt Status Register (Base Address + 0x24)

Bits	Field Name	Default Value	Access Type	Description
31:0	Interrupt Status	0x0000	RO	<p><b>Interrupt Status:</b> Status bits for the RF ADC out-of-range interrupts.  0 = No interrupt  1 = Interrupt condition asserted</p> <p>The bits are mapped as follows:</p> <p>Bit 0: adc0_01_over_range  Bit 1: adc0_01_over_threshold1  Bit 2: adc0_01_over_threshold2  Bit 3: adc0_01_over_voltage  Bit 4: adc0_23_over_range  Bit 5: adc0_23_over_threshold1  Bit 6: adc0_23_over_threshold2  Bit 7: adc0_23_over_voltage  Bit 8: adc1_01_over_range  Bit 9: adc1_01_over_threshold1  Bit 10: adc1_01_over_threshold2  Bit 11: adc1_01_over_voltage  Bit 12: adc1_23_over_range  Bit 13: adc1_23_over_threshold1  Bit 14: adc1_23_over_threshold2  Bit 15: adc1_23_over_voltage  Bit 16: adc2_01_over_range  Bit 17: adc2_01_over_threshold1  Bit 18: adc2_01_over_threshold2  Bit 19: adc2_01_over_voltage  Bit 20: adc2_23_over_range  Bit 21: adc2_23_over_threshold1  Bit 22: adc2_23_over_threshold2  Bit 23: adc2_23_over_voltage  Bit 24: adc3_01_over_range  Bit 25: adc3_01_over_threshold1  Bit 26: adc3_01_over_threshold2  Bit 27: adc3_01_over_voltage  Bit 28: adc3_23_over_range  Bit 29: adc3_23_over_threshold1  Bit 30: adc3_23_over_threshold2  Bit 31: adc3_23_over_voltage</p>



## 4.9 Interrupt Flag Register

The Interrupt Flag Register has read/clear access associated with each interrupt condition. When reset, this register has all bits set to '0' (cleared). Each flag bit in this register latches an interrupt occurrence. A '1' in any flag bit in this register indicates that an interrupt has occurred.

Note that when any status bit in the Interrupt Status Register, changes to '1' the corresponding flag bit in this register will also be set to '1'. However, when a status bit in the Interrupt Status Register clears from '1' to '0', the corresponding latched flag bit in this register does not clear, but remains at '1'. To clear the flag bits, write '1's to the desired bits. The flags are not affected by the Interrupt Enable Register. It is illustrated in [Figure 4-9](#) and described in [Table 4-10](#).

**Figure 4-9: Interrupt Flag Register**




Table 4–10: Interrupt Flag Register (Base Address + 0x28)

Bits	Field Name	Default Value	Access Type	Description
31:0	Interrupt Flags	0x0000	R/CLR	<p><b>Interrupt Flags:</b> Flag bits for the RF ADC out-of-range interrupts.</p> <p><b>Read:</b>  0 = No interrupt  1 = Interrupt latched</p> <p><b>Clear:</b> 1 = Clear latch</p> <p>The bits are mapped as follows:</p> <p>Bit 0: adc0_01_over_range  Bit 1: adc0_01_over_threshold1  Bit 2: adc0_01_over_threshold2  Bit 3: adc0_01_over_voltage  Bit 4: adc0_23_over_range  Bit 5: adc0_23_over_threshold1  Bit 6: adc0_23_over_threshold2  Bit 7: adc0_23_over_voltage  Bit 8: adc1_01_over_range  Bit 9: adc1_01_over_threshold1  Bit 10: adc1_01_over_threshold2  Bit 11: adc1_01_over_voltage  Bit 12: adc1_23_over_range  Bit 13: adc1_23_over_threshold1  Bit 14: adc1_23_over_threshold2  Bit 15: adc1_23_over_voltage  Bit 16: adc2_01_over_range  Bit 17: adc2_01_over_threshold1  Bit 18: adc2_01_over_threshold2  Bit 19: adc2_01_over_voltage  Bit 20: adc2_23_over_range  Bit 21: adc2_23_over_threshold1  Bit 22: adc2_23_over_threshold2  Bit 23: adc2_23_over_voltage  Bit 24: adc3_01_over_range  Bit 25: adc3_01_over_threshold1  Bit 26: adc3_01_over_threshold2  Bit 27: adc3_01_over_voltage  Bit 28: adc3_23_over_range  Bit 29: adc3_23_over_threshold1  Bit 30: adc3_23_over_threshold2  Bit 31: adc3_23_over_voltage</p>

## Chapter 5: Designing with the Core

---

This chapter provides guidelines and additional information to facilitate designing with the RF ADC Control & Status Core.

### 5.1 General Design Guidelines

The Pentek RF ADC Control & Status Core provides the required logic to control and monitor the Xilinx RFSoc ADCs. The user can customize the core by setting the generic parameters based on the application requirement as described in [Section 2.5](#).

### 5.2 Clocking

**AXI4–Lite Clock:** `s_axi_csr_clk`.

This clock is used to clock the AXI4–Lite Control/Status Register (`s_axi_csr`) interface of the core and its associated logic.

**ADC Clock:** `adc_clk`.

This clock is provided by the Xilinx RFSoc ADCs. It is used to clock all logic and I/O that are not directly associated with the AXI4–Lite interface.

### 5.3 Resets

**CSR Reset:** `s_axi_csr_aresetn`.

This is an active–low synchronous reset associated with the `s_axi_csr_clk`. When asserted, all CSR state machines in the core are reset.

**External Reset Output:** `rf_adc_clk_domain_man_rstn`.

This output is a register–controlled reset, and is associated with the ADC Clock (`adc_clk`). For further details on this reset see [Section 4.4](#).

## 5.4 Interrupts

This core has an edge type (rising edge-triggered) interrupt output (**irq**), which is synchronous with **s\_axi\_csr\_ac1k**. On the rising edge of any interrupt signal, a one clock cycle wide pulse is output from the core on the **irq** output. Each interrupt event is stored in two registers, accessible on the **s\_axi\_csr** bus. The Interrupt Status Register always reflects the current state of the interrupt condition, which may have changed since the generation of the interrupt. The Interrupt Flag Register latches the occurrence of each interrupt, in a bit that retains its state until explicitly cleared. The interrupt flags can be cleared by writing '1' to the associated bit's location. All interrupt sources that are enabled (via the Interrupt Enable Register) are "OR'ed" onto the **irq** output.

**NOTE:** All interrupt sources are latched in the Interrupt Flag Register, even when an interrupt source is not enabled (via the Interrupt Enable Register).

**NOTE:** Because this core uses edge-triggered interrupts, an interrupt condition which remains active after servicing will not cause the generation of a new interrupt. A new interrupt will only be generated by another rising edge on an interrupt source.

## 5.5 Interface Operation

- ❑ **Control/Status Register Interface (s\_axi\_csr...):** This is the control register interface. It is associated with the **s\_axi\_csr\_ac1k**, and is a standard AXI4-Lite type interface. See [Chapter 4](#) for the control register memory map and for more details on the register that can be accessed through this interface. For more details about this interface refer to [Section 3.1](#).
- ❑ **AXI4-Stream ADC Data Interfaces:** The **s\_axis\_adc<7:0>\_i,q** and **m\_axis\_adc<7:0>\_i,q** busses are the input and output data busses that carry the ADC data into and out of the core. These are standard AXI4-Stream type interfaces associated with the ADC clock (**adc\_ac1k**). For more details about this interface refer to [Section 3.2](#).

## 5.6 Programming Sequence

This section briefly describes the programming sequence for the RF ADC Control & Status Core.

- 1) Ensure that the Interrupt Flag Register is cleared.
- 2) Enable the Interrupt Enable Register bits based on the user design requirement.
- 3) Write the desired values to the Control Registers.
- 4) Observe status as needed.

## 5.7 Timing Diagrams


This section is not applicable to this IP core.

## Chapter 6: Design Flow Steps

### 6.1 Pentek IP Catalog

This chapter describes customization and generation of the Pentek RF ADC Control & Status Core. It also includes simulation, synthesis, and implementation steps that are specific to this IP core. This core can be generated from the Vivado IP Catalog when the Pentek IP Repository has been installed. It will appear in the IP Catalog list as **px\_rf\_adc\_cntl\_stat\_v1\_0** as shown in [Figure 6–1](#).


**Figure 6–1: RF ADC Control & Status Core in Pentek IP Catalog**



## 6.1 Pentek IP Catalog (continued)

When you select the **px\_rf\_adc\_cntl\_stat\_v1\_0** core, a screen appears that shows the core's symbol and the core's parameters (see [Figure 6–2](#)). The core's symbol is the box on the left side.

**Figure 6–2: RF ADC Control & Status Core IP Symbol**



## 6.2 User Parameters

The user parameters of this RF ADC Control & Status Core are explained in [Section 2.5](#) of this user manual.

## 6.3 Output Generation

For more details about generating and using IP in the Vivado Design Suite, refer to the [Vivado Design Suite User Guide – Designing with IP](#).

## 6.4 Constraining the Core

This section contains information about constraining the RF ADC Control & Status Core in the Vivado Design Suite.

### Required Constraints

The XDC constraints are not provided with the RF ADC Control & Status Core. The necessary constraints can be applied in the top-level module of the user design.

### Device, Package, and Speed Grade Selections

This IP works for the Xilinx Zynq Ultrascale+ RFSoc FPGAs.

### Clock Frequencies

The AXI4-Lite interface clock (**s\_axi\_csr\_clk**) frequency is 250 MHz.

The ADC clock (**adc\_clk**) is sourced from the Xilinx RFSoc ADC, and its frequency is defined by the setup of the ADC.

### Clock Management

This section is not applicable for this IP core.

### Clock Placement

This section is not applicable for this IP core.

### Banking and Placement

This section is not applicable for this IP core.

### Transceiver Placement

This section is not applicable for this IP core.

### I/O Standard and Placement

This section is not applicable for this IP core.

## 6.5 Simulation

This section is not applicable to this IP core.

## 6.6 Synthesis and Implementation

For details about synthesis and implementation see the [Vivado Design Suite User Guide – Designing with IP](#).