




Block Diagram:
Pentek Model 7142 Signal FPGA
Top Level (TOP_LEVEL.VHD)
Pg. 1 of 15 - Rev. G - 11/30/07


Block Diagram:
Pentek Model 7142 Signal FPGA
Top Level (TOP_LEVEL.VHD)
Pg. 2 of 15 - Rev. G - 11/30/07

p/o
CNTRLREG:
CTRL_REG.VHD
int(0)
int(1)
int(2)
int(3)









Block Diagram:
Pentek Model 7142 Signal FPGA
Top Level (TOP_LEVEL.VHD)
Pg. 6 of 15 - Rev. G - 11/30/07

