

IP CORE MANUAL



Scalar AND OR IP

px_scalar_andor

PENTEK

Pentek, Inc.
One Park Way
Upper Saddle River, NJ 07458
(201) 818-5900
<http://www.pentek.com/>

Copyright © 2016

Manual Revision History

| <u>Date</u> | <u>Version</u> | <u>Comments</u> |
|--------------------|-----------------------|------------------------|
| 12/09/16 | 1.0 | Initial Release |

Legal Notices

The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Pentek products. To the maximum extent permitted by applicable law: (1) Materials are made available “AS IS” and with all faults, Pentek hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Pentek shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in conjunction with, the Materials (including your use of Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage and loss was reasonably foreseeable or Pentek had been advised of the possibility of the same. Pentek assumes no obligation to correct any error contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the materials without prior written consent. Certain products are subject to the terms and conditions of Pentek’s limited warranty, please refer to Pentek’s Ordering and Warranty information which can be viewed at <http://www.pentek.com/contact/customerinfo.cfm>; IP cores may be subject to warranty and support terms contained in a license issued to you by Pentek. Pentek products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for the use of Pentek products in such critical applications.

Copyright

Copyright © 2016, Pentek, Inc. All Rights Reserved. Contents of this publication may not be reproduced in any form without written permission.

Trademarks

Pentek, Jade, and Navigator are trademarks or registered trademarks of Pentek, Inc.

ARM and AMBA are registered trademarks of ARM Limited. PCI, PCI Express, PCIe, and PCI-SIG are trademarks or registered trademarks of PCI-SIG. Xilinx, Kintex UltraScale, Vivado, and Platform Cable USB are registered trademarks of Xilinx Inc., of San Jose, CA.

Table of Contents

Page

IP Facts

| | |
|---------------------------------------|----------|
| Description..... | 5 |
| Features..... | 5 |
| Table 1-1: IP Facts Table..... | 5 |

Chapter 1: Overview

| | | |
|-----|---|----------|
| 1.1 | Functional Description | 7 |
| | Figure 1-1: Scalar AND OR Core Block Diagram | 7 |
| 1.2 | Applications..... | 7 |
| 1.3 | System Requirements | 7 |
| 1.4 | Licensing and Ordering Information | 7 |
| 1.5 | Contacting Technical Support | 8 |
| 1.6 | Documentation..... | 8 |

Chapter 2: General Product Specifications

| | | |
|-----|---|-----------|
| 2.1 | Standards | 9 |
| 2.2 | Performance..... | 9 |
| 2.3 | Resource Utilization | 9 |
| | Table 2-1: Pentek Scalar AND OR Core - Resource Usage and Availability | 9 |
| 2.4 | Limitations and Unsupported Features..... | 9 |
| 2.5 | Generic Parameters..... | 10 |
| | Table 2-2: Generic Parameters | 10 |

Chapter 3: Port Descriptions

| | | |
|-----|------------------------------------|-----------|
| 3.1 | I/O Signals | 11 |
| | Table 3-1: I/O Signals..... | 11 |

Chapter 4: Designing with the Core

| | | |
|-----|---------------------------------|----|
| 4.1 | General Design Guidelines | 13 |
| 4.2 | Clocking..... | 13 |
| 4.3 | Resets..... | 13 |
| 4.4 | Interrupts..... | 13 |
| 4.5 | Interface Operation | 13 |

Table of Contents

 Page

Chapter 4: Designing with the Core

| | | |
|-----|----------------------------|----|
| 4.6 | Programming Sequence | 13 |
| 4.7 | Timing Diagrams | 13 |

Chapter 5: Design Flow Steps

| | | |
|-----|--|-----------|
| | Figure 5-1: Scalar AND OR Core in Pentek IP Catalog | 15 |
| | Figure 5-2: Scalar AND OR Core IP Symbol..... | 16 |
| 5.2 | User Parameters | 16 |
| 5.3 | Generating Output | 16 |
| 5.4 | Constraining the Core | 17 |
| 5.5 | Simulation | 17 |
| 5.6 | Synthesis and Implementation | 17 |

IP Facts

Description

Pentek's Navigator™ Scalar AND OR Core is designed to perform simple AND of the two input scalars with their enables, and OR operation of the results to generate an output scalar.

This user manual defines the hardware interface, software interface, and parameterization options for the Scalar AND OR Core.

Features

- Supports input enable signals of the two input scalars
- Supports inversion of input scalars, enables and output scalar

| Table 1-1: IP Facts Table | |
|---|--------------------------------------|
| Core Specifics | |
| Supported Design Family ^a | Kintex® Ultrascale |
| Supported User Interfaces | N/A |
| Resources | See Table 2-1 |
| Provided with the Core | |
| Design Files | VHDL |
| Example Design | Not Provided |
| Test Bench | Not Provided |
| Constraints File | Not Provided ^b |
| Simulation Model | N/A |
| Supported S/W Driver | N/A |
| Tested Design Flows | |
| Design Entry | Vivado® Design Suite 2016.3 or later |
| Simulation | Vivado VSim |
| Synthesis | Vivado Synthesis |
| Support | |
| Provided by Pentek fpgasupport@pentek.com | |

a.For a complete list of supported devices, see the [Vivado Design Suite Release Notes](#).

b.Clock constraints can be applied at the top level module of the user design.


This page is intentionally blank

Chapter 1: Overview

1.1 Functional Description

The Scalar AND OR Core generates a scalar output by performing AND operation on the input scalars with corresponding enables, and OR operation of the results. This core also supports inverting the input scalars, input enables, and output scalar. The inversion operation can be enabled using the generic parameters as described in [Section 2.5](#). [Figure 1-1](#) is a top-level block diagram of the Pentek Scalar AND OR Core.

Figure 1-1: Scalar AND OR Core Block Diagram



1.2 Applications

The Scalar AND OR Core can be incorporated into any Kintex Ultrascale FPGA where AND, OR operations on the input scalars, and their enables are to be performed to generate an output scalar.

1.3 System Requirements

For a list of system requirements, see the [Vivado Design Suite Release Notes](#).

1.4 Licensing and Ordering Information

This core is included with all Pentek Navigator FPGA Design Kits for Pentek Jade series board products. Contact Pentek for Licensing and Ordering Information (www.pentek.com).

1.5 Contacting Technical Support

Technical Support for Pentek's Navigator FPGA Design Kits is available via e-mail (fpgasupport@pentek.com) or by phone (201-818-5900 ext. 238, 9 am to 5 pm EST).

1.6 Documentation

This user manual is the main document for this IP core. The following documents provide supplemental material:

- 1) [*Vivado Design Suite User Guide: Designing with IP*](#)
- 2) [*Vivado Design Suite User Guide: Programming and Debugging*](#)

Chapter 2: General Product Specifications

2.1 Standards

This section is not applicable to this IP core.

2.2 Performance

This section is not applicable to this IP core.

2.3 Resource Utilization

The resource utilization for the Scalar AND OR Core is shown in [Table 2-1](#). Resources have been estimated for the Kintex Ultrascale XCKU060 -2 speed grade device. These values were generated using Vivado Design Suite.

| Table 2-1: Pentek Scalar AND OR Core - Resource Usage and Availability | |
|--|--------|
| Resource | # Used |
| LUTs | 1 |

2.4 Limitations and Unsupported Features

This section is not applicable to this IP core.

2.5 Generic Parameters

The generic parameters of the Scalar AND OR Core are described in [Table 2-2](#). These parameters can be set as required by the user application while customizing the core.

| Table 2-2: Generic Parameters | | |
|-------------------------------|---------|---|
| Port/Signal Name | Type | Description |
| a_inv | Boolean | Invert A: This parameter is used to enable/disable the inversion of the input scalar A of the core. |
| a_en_inv | | Invert A Enable: This parameter is used to enable/disable the inversion of the input enable signal of the input A of the core. |
| b_inv | | Invert B: This parameter is used to enable/disable the inversion of the input scalar B of the core. |
| b_en_inv | | Invert B Enable: This parameter is used to enable/disable the inversion of the input enable signal of the input B of the core. |
| o_inv | | Invert Output: This bit used to enable/disable the inversion of the generated output scalar. |

Chapter 3: Port Descriptions

This chapter provides details about the port descriptions for the following interface types:

- [I/O Signals](#)

3.1 I/O Signals

The I/O port/signal descriptions of the top level module of the Scalar AND OR Core are discussed in [Table 3-1](#).

| Table 3-1: I/O Signals | | | |
|------------------------|-----------|-----------|--|
| Port/ Signal Name | Type | Direction | Description |
| a | std_logic | Input | Input A: This is the input scalar A to the core. |
| a_en | | | Input A Enable: This is the enable signal for the input scalar A of the core. |
| b | | | Input B: This is the input scalar B to the core. |
| b_en | | | Input B Enable: This is the enable signal for the input scalar B of the core. |
| o | | Output | Output: This is output scalar generated by the core. |

This page is intentionally blank

Chapter 4: Designing with the Core

This chapter includes guidelines and additional information to facilitate designing with the Scalar AND OR Core.

4.1 General Design Guidelines

The Scalar AND OR Core generates a scalar output by performing an AND, OR operations on the input scalars and their corresponding enables.

4.2 Clocking

This section is not applicable to this IP core.

4.3 Resets

This section is not applicable to this IP core.

4.4 Interrupts

This section is not applicable to this IP core.

4.5 Interface Operation

This section is not applicable to this IP core.

4.6 Programming Sequence

This section is not applicable to this IP core.

4.7 Timing Diagrams

This section is not applicable to this IP core.


This page is intentionally blank

Chapter 5: Design Flow Steps

5.1 Pentek IP Catalog

This chapter describes customization and generation of the Pentek Scalar AND OR Core. It also includes simulation, synthesis, and implementation steps that are specific to this IP core. This core can be generated from the Vivado IP Catalog when the Pentek IP Repository has been installed. It will appear in the IP Catalog list as **px_scalar_andor_v1_0** as shown in [Figure 5-1](#).


Figure 5-1: Scalar AND OR Core in Pentek IP Catalog



5.1 Pentek IP Catalog (continued)

When you select the **px_scalar_andor_v1_0** core, a screen appears that shows the core's symbol and the core's parameters (see [Figure 5-2](#)). The core's symbol is the box on the left side.

Figure 5-2: Scalar AND OR Core IP Symbol



5.2 User Parameters

The user parameters of this core are described in [Section 2.5](#) of this user manual.

5.3 Generating Output

For more details about generating and using IP in the Vivado Design Suite, refer to the [Vivado Design Suite User Guide - Designing with IP](#).

5.4 Constraining the Core

This section contains information about constraining the Scalar AND OR Core in Vivado Design Suite.

Required Constraints

This section is not applicable for this IP core.

Device, Package, and Speed Grade Selections

This IP works for the Kintex Ultrascale FPGAs.

Clock Frequencies

This section is not applicable for this IP core.

Clock Management

This section is not applicable for this IP core.

Clock Placement

This section is not applicable for this IP core.

Banking and Placement

This section is not applicable for this IP core.

Transceiver Placement

This section is not applicable for this IP core.

I/O Standard and Placement

This section is not applicable for this IP core.

5.5 Simulation

This section is not applicable to this IP core.

5.6 Synthesis and Implementation

For details about synthesis and implementation see the [Vivado Design Suite User Guide - Designing with IP](#).

This page is intentionally blank