

# IP CORE MANUAL



## Sync Bus Interface for Higher Frequency Sample Clock IP

`px_syncbus_intrfc1f`

**PENTEK**

Pentek, Inc.  
One Park Way  
Upper Saddle River, NJ 07458  
(201) 818-5900  
<http://www.pentek.com/>

Copyright © 2020

### **Manual Revision History**

<b><u>Date</u></b>	<b><u>Version</u></b>	<b><u>Comments</u></b>
1/30/20	1.0	Initial Release

### **Legal Notices**

The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Pentek products. To the maximum extent permitted by applicable law: (1) Materials are made available “AS IS” and with all faults, Pentek hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Pentek shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in conjunction with, the Materials (including your use of Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage and loss was reasonably foreseeable or Pentek had been advised of the possibility of the same. Pentek assumes no obligation to correct any error contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the materials without prior written consent. Certain products are subject to the terms and conditions of Pentek’s limited warranty, please refer to Pentek’s Ordering and Warranty information which can be viewed at <http://www.pentek.com/contact/customerinfo.cfm>; IP cores may be subject to warranty and support terms contained in a license issued to you by Pentek. Pentek products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for the use of Pentek products in such critical applications.

### **Copyright**

Copyright © 2020, Pentek, Inc. All Rights Reserved. Contents of this publication may not be reproduced in any form without written permission.

### **Trademarks**

Pentek, Jade, and Navigator are trademarks or registered trademarks of Pentek, Inc.

ARM and AMBA are registered trademarks of ARM Limited. PCI, PCI Express, PCIe, and PCI-SIG are trademarks or registered trademarks of PCI-SIG. Xilinx, Kintex UltraScale, Vivado, and Platform Cable USB are registered trademarks of Xilinx Inc., of San Jose, CA.

# Table of Contents

---



---

Page

## IP Facts

Description.....	7
Features .....	7
<b>Table 1–1: IP Facts Table.....</b>	<b>7</b>

## Chapter 1: Overview

1.1	Functional Description.....	9
	<b>Figure 1–1: Sync Bus Interface Core Block Diagram.....</b>	<b>13</b>
	<b>Figure 1–2: Sync Bus Interface Core Logic Diagram .....</b>	<b>14</b>
	<b>Figure 1–3: Sync Bus Interface Cores as Master and Slave .....</b>	<b>15</b>
1.2	Applications .....	15
1.3	System Requirements.....	15
1.4	Licensing and Ordering Information.....	15
1.5	Contacting Technical Support .....	16
1.6	Documentation.....	16

## Chapter 2: General Product Specifications

2.1	Standards .....	17
2.2	Performance.....	17
2.2.1	Maximum Frequencies .....	17
2.3	Resource Utilization .....	17
	<b>Table 2–1: Resource Usage and Availability .....</b>	<b>17</b>
2.4	Limitations and Unsupported Features .....	17
2.5	Generic Parameters.....	18
	<b>Table 2–2: Generic Parameters.....</b>	<b>18</b>

## Chapter 3: Port Descriptions

3.1	AXI4–Lite Core Interfaces .....	21
3.1.1	Control/Status Register (CSR) Interface .....	21
	<b>Table 3–1: Control/Status Register (CSR) Interface Port Descriptions.....</b>	<b>21</b>
3.2	AXI4–Stream Core Interfaces .....	24
3.2.1	Timing Events (PTCTL) Interface .....	24
	<b>Table 3–2: Timing Events Interface Port Descriptions .....</b>	<b>24</b>
3.3	I/O Signals.....	25
	<b>Table 3–3: I/O Signals.....</b>	<b>25</b>

# Table of Contents

---



---

Page

## Chapter 4: Register Space

	<b>Table 4–1: Register Space Memory Map .....</b>	<b>27</b>
4.1	Gate Receive Buffer Control Register .....	28
	<b>Figure 4–1: Gate Receive Buffer Control Register.....</b>	<b>28</b>
	<b>Table 4–2: Gate Receive Buffer Control Register (Base Address + 0x00) .....</b>	<b>28</b>
4.2	Sync Receive Buffer Control Register.....	30
	<b>Figure 4–2: Sync Receive Buffer Control Register.....</b>	<b>30</b>
	<b>Table 4–3: Sync Receive Buffer Control Register (Base Address + 0x04) .....</b>	<b>30</b>
4.3	Auxiliary Receive Buffer Control Register .....	32
	<b>Figure 4–3: Auxiliary Receive Buffer Control Register .....</b>	<b>32</b>
	<b>Table 4–4: Auxiliary Receive Buffer Control Register (Base Address + 0x08).....</b>	<b>32</b>
4.4	Source Select Control Register.....	34
	<b>Figure 4–4: Source Select Control Register .....</b>	<b>34</b>
	<b>Table 4–5: Source Select Control Register (Base Address + 0x0C).....</b>	<b>34</b>
4.5	Gate Generate Register .....	38
	<b>Figure 4–5: Gate Generate Register .....</b>	<b>38</b>
	<b>Table 4–6: Gate Generate Register (Base Address + 0x10).....</b>	<b>38</b>
4.6	Sync Generate Register .....	39
	<b>Figure 4–6: Sync Generate Register.....</b>	<b>39</b>
	<b>Table 4–7: Sync Generate Register (Base Address + 0x14).....</b>	<b>39</b>
4.7	PPS Generate Register .....	40
	<b>Figure 4–7: PPS Generate Register .....</b>	<b>40</b>
	<b>Table 4–8: PPS Generate Register (Base Address + 0x18) .....</b>	<b>40</b>
4.8	Status Register .....	41
	<b>Figure 4–8: Status Register .....</b>	<b>41</b>
	<b>Table 4–9: Status Register (Base Address + 0x1C) .....</b>	<b>41</b>
4.9	Interrupt Enable Register .....	43
	<b>Figure 4–9: Interrupt Enable Register .....</b>	<b>43</b>
	<b>Table 4–10: Interrupt Enable Register (Base Address + 0x20).....</b>	<b>43</b>
4.10	Interrupt Status Register .....	45
	<b>Figure 4–10: Interrupt Status Register .....</b>	<b>45</b>
	<b>Table 4–11: Interrupt Status Register (Base Address + 0x24) .....</b>	<b>45</b>
4.11	Interrupt Flag Register .....	47
	<b>Figure 4–11: Interrupt Flag Register.....</b>	<b>47</b>
	<b>Table 4–12: Interrupt Flag Register (Base Address + 0x28).....</b>	<b>47</b>

# Table of Contents

---

---

	<i>Page</i>
 <i>Chapter 5: Designing with the Core</i>	
5.1	General Design Guidelines.....49
5.2	Clocking .....49
5.3	Resets .....49
5.4	Interrupts .....49
5.5	Interface Operation.....50
5.6	Programming Sequence.....50
5.7	Timing Diagrams .....50
 <i>Chapter 6: Design Flow Steps</i>	
	<b>Figure 6–1: Sync Bus Interface Core in Pentek IP Catalog.....51</b>
	<b>Figure 6–2: Sync Bus Interface Core IP Symbol .....52</b>
6.2	User Parameters .....53
6.3	Generating Output .....53
6.4	Constraining the Core .....53
6.5	Simulation.....54

## *Table of Contents*

---

---

*Page*

*This page is intentionally blank*

## IP Facts

### Description

Pentek's Navigator™ Sync Bus Interface for Higher Frequency Sample Clock Core provides an interface to the front panel Sync Bus signals (gate, sync, and PPS signals) including timing signals from the user design. It also allows selection of the source of the output front panel Sync Bus signals, and the timing signals required to generate output timing event data.

This core complies with the ARM® AMBA® AXI4 Specification and also provides a control/status register interface. This user manual defines the hardware interface, software interface, and parameterization options for the Sync Bus Interface Core.

### Features

- Generates timing event data streams and transfers them across the AXI4–Stream Interface
- Register access through AXI4–Lite Interface
- Accepts gate, sync, and PPS signals from the user design
- Differential termination can be applied to inputs based on the user design requirement
- Allows user to implement input buffers in low power or high performance mode
- Allows the selection of source of the output timing signals to the sync bus, and the timing signals which generate timing event data
- Generates interrupts for rising and falling edges of selected gate, sync, and PPS signals
- Includes an LED drive to indicate the status of the selected source
- Can be used with sample clock frequencies higher than 200 Mhz

Table 1–1: IP Facts Table	
Core Specifics	
Supported Design Family <sup>a</sup>	Kintex® Ultrascale
Supported User Interfaces	AXI4–Lite and AXI4–Stream
Resources	See <a href="#">Table 2–1</a>
Provided with the Core	
Design Files	VHDL
Example Design	Not Provided
Test Bench	N/A
Constraints File	Not Provided <sup>b</sup>
Simulation Model	N/A
Supported S/W Driver	HAL Software Support
Tested Design Flows	
Design Entry	Vivado® Design Suite 2019.2 or later
Simulation	Vivado VSim
Synthesis	Vivado Synthesis
Support	
Provided by Pentek <a href="mailto:fpgasupport@pentek.com">fpgasupport@pentek.com</a>	

a.For a complete list of supported devices, see the [Vivado Design Suite Release Notes](#).

b.Clock constraints can be applied at the top level module of the user design.

*This page is intentionally blank*



## Chapter 1: Overview

---

### 1.1 Functional Description

The Sync Bus Interface Core provides an interface to the front panel Sync Bus signals such as gate, sync and PPS signals and also supports generation of timing signals for the front panel Sync Bus and the user design. It has an AXI4-Lite Interface to access the Register Space within the core as shown in [Figure 1-1](#). The Sync Bus Interface Core performs the following functions:

#### Gate:

- ❑ The Sync Bus Interface Core drives a differential LVDS gate output to the front panel Sync Bus based on the values assigned to Source Select Control Register bits. For more details about this register, refer to [Section 4.4](#). This output is derived from one of the following sources:
  - Software generated gate signal (original and inverted signals)
  - Front panel LVTTL gate/trigger input (original and inverted signals)
  - LVTTL gate/trigger input from the front panel SSMC connector (original and inverted signals)
  - User gate signal input
- ❑ This core receives the differential LVDS gate and LVTTL gate/ trigger signals from the front panel Sync Bus.
- ❑ These incoming Gate signals are passed through an Input Buffer and Delay Module to add programmable tap delay to compensate for clock to gate skew, and allow for calibration of multi-board synchronization.
- ❑ This core also applies optional user-defined integer number of clock cycles of delay to the Sync Bus signal inputs to calibrate out long cable delays in multi-board synchronization.
- ❑ The Sync Bus Interface Core then allows the selection of the source of gate signal, which is used to generate timing event data for use within the user design, from the following sources:
  - Software generated gate
  - Front panel LVTTL gate/ trigger input (original and inverted signals)

- LVTTL gate/trigger input from the front panel SSMC connector (original and inverted signals)
- Front panel differential LVDS gate input (original and inverted signals)

## 1.1 Functional Description (continued)

### Sync:

- ❑ The Sync Bus Interface Core drives a differential LVDS sync output to the front panel Sync Bus based on the values assigned to the Source Select Control Register bits. For more details about this register, refer to [Section 4.4](#). This output is derived from one of the following sources:
  - Software generated sync signal (original and inverted signals)
  - Front panel LVTTL sync/PPS input (original and inverted signals)
  - Rising and falling edges of the selected gate signal which is used to generate the timing event data
  - User sync signal input
- ❑ The Sync Bus Interface Core receives the differential LVDS sync/PPS and LVTTL sync/PPS signals from the front panel Sync Bus.
- ❑ These incoming sync signals are passed through an Input Buffer and Delay Module to add programmable tap delay to compensate for clock to gate skew, and allow for calibration of multi-board synchronization.
- ❑ This core also applies optional user-defined integer number of clock cycles of delay to the Sync Bus signal inputs to calibrate out long cable delays in multi-board synchronization.
- ❑ The Sync Bus Interface Core then allows the selection of the source of sync signal, which is used to generate the timing event data for use within the user design, from the following sources:
  - Software generated sync signal
  - Front panel LVTTL sync/PPS input (original and inverted signals)
  - Rising and falling edges of the selected gate signal which is used to generate the timing event data
  - Front panel differential LVDS sync/ PPS input (original and inverted signals)

## 1.1 Functional Description (continued)

### PPS:

- ❑ The Sync Bus Interface Core allows the selection of the source of PPS signal, which is used to generate the timing event data for timestamping purposes in the user design, from the following sources:
  - Software generated PPS signal
  - Front panel LVTTL sync/PPS input (original and inverted signals)
  - Rising and falling edges of the selected gate signal which is used to generate the timing event data
  - Front panel differential LVDS sync/PPS input (original and inverted signals)
  - Front Panel differential LVTTL gate/trigger input (original and inverted signals)
  - LVTTL gate/trigger input from the front panel SSMC connector (original and inverted signals)
  - User PPS signal input


The LVDS gate and sync outputs from the Sync Bus Interface Core are passed to the front panel Sync Bus when the Sync Bus Master Control output is enabled by setting the Source Select Control Register bit 0 to '1'. For more details about this register, refer to [Section 4.4](#). This core generates interrupts for rising and falling edges of selected gate, sync and PPS signals. This core also generates an LED output to indicate the status of the source selected.

[Figure 1–1](#) is a top-level block diagram of the Pentek Sync Bus Interface Core. The modules within the block diagram are explained in the later sections of this manual.

- ❑ **AXI Clock Converter Core:** The AXI Clock Converter Core is included in the [Xilinx®](#) AXI Interconnect Core and is used to connect one AXI memory-mapped slave to another AXI memory-mapped master which is operating in a different clock domain. In the Sync Bus Interface core, the AXI Clock Converter is used to operate the Register Space in the sample clock domain, which is the input clock to the core.
- ❑ **AXI4–Stream Interface:** The Sync Bus Interface Core has an AXI4–Stream Slave Interface to transfer timing event data streams through the output ports. For more details about the AXI4–Stream Interface, refer to [Section 3.2 AXI4–Stream Core Interfaces](#).
- ❑ **AXI4–Lite Interface:** This module implements a 32-bit AXI4–Lite Slave Interface to access the Register Space of the core. For additional details about the AXI4–Lite Interface, refer to [Section 3.1 AXI4–Lite Core Interfaces](#).

## 1.1 Functional Description (continued)


**Figure 1–1: Sync Bus Interface Core Block Diagram**



- ❑ **Register Space:** This module contains control and status registers, including Interrupt Enable, Interrupt Status and Interrupt Flag registers. Registers are accessed through the AXI4–Lite Interface.
- ❑ **Sync Bus Interface Core Logic:** This module includes the required logic for selection of sources of the outgoing front panel Sync Bus signals, and timing signals to create the timing event data streams for user applications. The [Figure 1–2](#) shows the Sync Bus Interface Core within the Kintex Ultrascale FPGA coupled with the external logic to illustrate signal flow from, and to, the front panel Sync Bus and the user design. It also shows the generation of LVDS gate and sync signal outputs and timing event data streams. The external logic includes LVPECL receivers to convert the incoming LVPECL Sync Bus signals into LVDS signals and LVPECL drivers to convert the output LVDS Sync Bus signals from the Sync Bus Interface Core into LVPECL signals. The LVPECL drivers are enabled through the Sync Bus master control output of this core.
- ❑ **Input Buffer and Delay Module:** This module includes input buffers for the incoming differential LVDS front panel Sync Bus signals. It also includes the Xilinx Input Delay Primitive to introduce programmable tap delay to the input signals. This core also introduces additional integer number of clock cycles of delay based on the values defined for the generic parameters as described in [Section 2.5](#).
- ❑ **Output Buffers:** These are the output buffers for the Sync Bus signals to be transferred to the front panel Sync Bus.

## 1.1 Functional Description (continued)

**Figure 1-2: Sync Bus Interface Core Logic Diagram**




For user applications which include two modules that need access to the front panel Sync Bus LVTTTL and SSMC signals, the user design can use two Sync Bus Interface Cores with one implemented as a Master and other as a Slave. In this case, the incoming LVTTTL signals from the front panel are received by the Master and transmitted to the Slave as single ended output signals.

## 1.1 Functional Description (continued)

This application of the core enables access of the front panel Sync Bus signals to both modules within the user design. The [Figure 1–3](#) shows two Sync Bus Interface Cores, one represented as a Master and other as a Slave for the front panel LVTTTL and SSMC Sync Bus signals.

**Figure 1–3: Sync Bus Interface Cores as Master and Slave**



## 1.2 Applications

The Sync Bus Interface Core can be incorporated into any Kintex Ultrascale FPGA for use as an interface between the front panel Sync Bus and the rest of the user design. This core can be used for applications with sample clock frequencies higher than 200 Mhz.

## 1.3 System Requirements

For a list of system requirements, see the [Vivado Design Suite Release Notes](#).

## 1.4 Licensing and Ordering Information

This core is included with all Pentek Navigator FPGA Design Kits for Pentek Jade series board products. Contact Pentek for Licensing and Ordering Information ([www.pentek.com](http://www.pentek.com)).

## 1.5 Contacting Technical Support

Technical Support for Pentek's Navigator FPGA Design Kits is available via e-mail (fpgasupport@pentek.com) or by phone (201-818-5900 ext. 238, 9 am to 5 pm EST).

## 1.6 Documentation

This user manual is the main document for this IP core. The following documents provide supplemental material:

- 1) *Vivado Design Suite User Guide: Designing with IP*
- 2) *Vivado Design Suite User Guide: Programming and Debugging*
- 3) *ARM AMBA AXI4 Protocol Version 2.0 Specification*  
<http://www.arm.com/products/system-ip/amba-specifications.php>



## Chapter 2: General Product Specifications

---

### 2.1 Standards

The Sync Bus Interface Core has bus interfaces that comply with the [ARM AMBA AXI4-Lite Protocol Specification](#) and the [AMBA AXI4-Stream Protocol Specification](#).

### 2.2 Performance

The performance of the Sync Bus Interface Core is limited only by the FPGA logic speed. The values presented in this section should be used as an estimation guideline. Actual performance can vary.

#### 2.2.1 Maximum Frequencies

The Sync Bus Interface Core has two incoming clock signals. The input Sample clock and the AXI4-Lite Interface clock both have maximum frequency of 250 MHz on a Kintex Ultrascale –2 speed grade FPGA. 250 MHz is typically the PCI Express (PCIe®) AXI bus clock frequency.

### 2.3 Resource Utilization

The resource utilization of the Sync Bus Interface Core is shown in [Table 2–1](#). Resources have been estimated for the Kintex Ultrascale XCKU060 –2 speed grade device. These values were generated using the Vivado Design Suite.

Table 2–1: Resource Usage and Availability	
Resource	# Used
LUTs	59
Flip-Flops	149

**NOTE:** Actual utilization may vary based on the user design in which the Sync Bus Interface Core is incorporated.

### 2.4 Limitations and Unsupported Features

This section is not applicable to this IP core.

## 2.5 Generic Parameters

The generic parameters of the Sync Bus Interface Core are described in [Table 2–2](#). These parameters can be set as required by the user application while customizing the core.

Table 2-2: Generic Parameters		
Port/Signal Name	Type	Description
<b>in_iodelay_grp</b>	String	<b>IO Delay Group:</b> This is a string label that is used to group IODELAY tap delay components within the user design with the corresponding IDELAY control component.
<b>is_single_ended_sig_master</b>	Boolean	<b>Is Single Ended Signal Master:</b> This parameter when set to True, indicates that the Sync Bus Interface Core is the Master and enables the generation of output single ended signals to another Slave Sync Bus Interface Core, from the input LVTTTL signals to the core.
<b>has_ssmc_gate_input</b>		<b>Has SSMC Gate/Trigger Input:</b> This parameter indicates if the Sync Bus Interface Core has a gate/trigger input from the front panel SSMC connector.
<b>has_user_pps_input</b>		<b>Has User PPS Input:</b> This parameter is set to True when the Sync Bus Interface Core has a PPS signal input from the user design.
<b>has_user_sync_drive_in</b>		<b>Has User Sync Drive Input:</b> This parameter is set to True when the Sync Bus Interface Core has a user-defined source for the LVDS sync signal output to the front panel Sync Bus.
<b>has_user_gate_drive_in</b>		<b>Has User Gate Drive Input:</b> This parameter is set to True when the Sync Bus Interface Core has a user-defined source for the LVDS gate signal output to the front panel Sync Bus.
<b>has_gate_trig_se_out</b>		<b>Has Gate/Trigger Single Ended Output:</b> This parameter indicates if the Sync Bus Interface Core has a gate/ trigger single ended output. This parameter is valid only when the generic parameter <b>is_single_ended_sig_master</b> is set to True.
<b>has_sync_pps_se_out</b>		<b>Has Sync/PPS Single Ended Output:</b> This parameter indicates if the Sync Bus Interface Core has a sync/PPS single ended output. This parameter is valid only when the generic parameter <b>is_single_ended_sig_master</b> is set to True.
<b>has_ssmc_gate_se_out</b>		<b>Has SSMC gate Single Ended Output:</b> This parameter indicates if the Sync Bus Interface Core has a SSMC gate single ended output. This parameter is valid only when the generic parameter <b>is_single_ended_sig_master</b> is set to True.

Table 2-2: Generic Parameters (Continued)

Port/Signal Name	Type	Description
<b>initial_gate_tap_delay</b>	Integer	<b>Initial Differential Gate Tap Delay at Reset:</b> This parameter defines the initial tap delay (in number of taps) to be introduced to the differential LVDS gate/trigger input from the front panel Sync Bus at reset. It can range from 0 to 511.
<b>initial_sync_tap_delay</b>		<b>Initial Differential Sync/PPS Tap Delay at Reset:</b> This parameter defines the initial tap delay (in number of taps) to be introduced to the differential LVDS sync/PPS input from the front panel Sync Bus at reset. It can range from 0 to 511.
<b>initial_ttl_gate_tap_delay</b>	Integer	<b>Initial TTL Gate/Trigger Tap Delay at Reset:</b> This parameter defines the initial tap delay (in number of taps) to be introduced to the LVTTTL gate/trigger input from the front panel Sync Bus at reset. It can range from 0 to 511.
<b>initial_ttl_sync_tap_delay</b>		<b>Initial TTL Sync/PPS Tap Delay at Reset:</b> This parameter defines the initial tap delay (in number of taps) to be introduced to the LVTTTL sync/PPS input from the front panel Sync Bus at reset. It can range from 0 to 511.
<b>initial_ssmc_gate_tap_delay</b>		<b>Initial SSMC Gate Tap Delay at Reset:</b> This parameter defines the initial tap delay (in number of taps) to be introduced to the gate/trigger input from the front panel SSMC connector at reset. It can range from 0 to 511.
<b>initial_gate_int_delay</b>		<b>Initial Differential Gate/Trigger Integer Delay at Reset:</b> This parameter defines the integer number of clock cycles of delay to be introduced to the differential LVDS gate/trigger input from the front panel Sync Bus at reset. It can range from 0 to 3.
<b>initial_sync_int_delay</b>		<b>Initial Differential Sync/PPS Integer Delay at Reset:</b> This parameter defines the integer number of clock cycles of delay to be introduced to the differential LVDS sync/PPS input from the front panel Sync Bus at reset. It can range from 0 to 3.
<b>initial_ttl_gate_int_delay</b>		<b>Initial LVTTTL Gate/Trigger Integer Delay at Reset:</b> This parameter defines the integer number of clock cycles of delay to be introduced to the LVTTTL gate/trigger input from the front panel Sync Bus at reset. It can range from 0 to 3.
<b>initial_ttl_sync_int_delay</b>		<b>Initial LVTTTL Sync/PPS Integer Delay at Reset:</b> This parameter defines the integer number of clock cycles of delay to be introduced to the LVTTTL sync/PPS input from the front panel Sync Bus at reset. It can range from 0 to 3.
<b>differential_term</b>	Boolean	<b>Differential Termination:</b> This parameter is used to enable/disable the internal 100 $\Omega$ termination for the inputs. When set to True, differential termination is enabled.
<b>ibuf_low_pwr</b>		<b>Input Buffer Low Power:</b> Sets the input buffer performance. True = Input buffers implemented in low power mode; False = Input buffers implemented in high performance mode

**Table 2-2: Generic Parameters (Continued)**

Port/Signal Name	Type	Description
<b>idelaycntrl_refclk_freq</b>	Integer	<b>IDelay Control Reference Clock:</b> It is the reference clock frequency in MHz for the input tap delay logic of this core. Typically this is 200 MHz.
<b>initial_led_src</b>		<b>Initial LED Source:</b> This parameter indicates the initial source of the LED at reset. 0 – Disabled 1 – Selected gate signal 2 – Selected sync signal 3 – Selected PPS Signal 4 – Output gate signal to front panel Sync Bus 5 – Output sync/PPS signal front panel Sync Bus 6 – User PPS logic signal
<b>led_pulse_stretch</b>		<b>LED Pulse Stretcher:</b> The LED pulse is stretched based on this value to make short overload events more visible on the LED. This value can range from 0 to 65535.

## Chapter 3: Port Descriptions

This chapter provides details about the port descriptions for the following interface types:

- [AXI4–Lite Core Interfaces](#)
- [AXI4–Stream Core Interfaces](#)
- [I/O Signals](#)

### 3.1 AXI4–Lite Core Interfaces

The Sync Bus Interface Core uses the Control/Status Register (CSR) interface to control, and receive status from, the user design.

#### 3.1.1 Control/Status Register (CSR) Interface

The CSR interface is an AXI4–Lite Slave Interface that can be used to access the control and status registers in the Sync Bus Interface Core. [Table 3–1](#) defines the ports in the CSR interface. See [Chapter 4](#) for a Control/Status Register memory map and bit definitions. See the [AMBA AXI4–Lite Specification](#) for more details on operation of the AXI4–Lite interfaces.

Table 3-1: Control/Status Register (CSR) Interface Port Descriptions			
Port	Direction	Width	Description
<b>s_axi_csr_aclk</b>	Input	1	<b>Clock</b>
<b>s_axi_csr_aresetn</b>	Input	1	<b>Reset:</b> Active low. This signal will reset all control registers to their initial states.
<b>s_axi_csr_awaddr</b>	Input	6	<b>Write Address:</b> Address used for write operations. It must be valid when <b>s_axi_csr_awvalid</b> is asserted and must be held until <b>s_axi_csr_awready</b> is asserted by the Sync Bus Interface Core. Note that the Register Space registers occupy an address range of [Base Address + (0x00 to 0x1C)].
<b>s_axi_csr_awprot</b>	Input	3	<b>Protection:</b> The Sync Bus Interface Core ignores these bits.

Table 3-1: Control/Status Register (CSR) Interface Port Descriptions (Continued)			
Port	Direction	Width	Description
<b>s_axi_csr_awvalid</b>	Input	1	<b>Write Address Valid:</b> This input must be asserted to indicate that a valid write address is available on <b>s_axi_csr_awaddr</b> . The Sync Bus Interface Core asserts <b>s_axi_csr_awready</b> when it is ready to accept the address. The <b>s_axi_csr_awvalid</b> must remain asserted until the rising clock edge after the assertion of <b>s_axi_csr_awready</b> .
<b>s_axi_csr_awready</b>	Output	1	<b>Write Address Ready:</b> This output is asserted by the Sync Bus Interface Core when it is ready to accept the write address. The address is latched when <b>s_axi_csr_awvalid</b> and <b>s_axi_csr_awready</b> are high on the same cycle.
<b>s_axi_csr_wdata</b>	Input	32	<b>Write Data:</b> This data will be written to the address specified by <b>s_axi_csr_awaddr</b> when <b>s_axi_csr_wvalid</b> and <b>s_axi_csr_wready</b> are both asserted. The value must be valid when <b>s_axi_csr_wvalid</b> is asserted and held until <b>s_axi_csr_wready</b> is also asserted.
<b>s_axi_csr_wstrb</b>	Input	4	<b>Write Strobes:</b> This signal, when asserted, indicates the number of bytes of valid data on the <b>s_axi_csr_wdata</b> signal. Each of these bits, when asserted, indicate that the corresponding byte of <b>s_axi_csr_wdata</b> contains valid data. Bit 0 corresponds to the least significant byte, and bit 3 to the most significant.
<b>s_axi_csr_wvalid</b>	Input	1	<b>Write Valid:</b> This signal must be asserted to indicate that the write data is valid for a write operation. The value on <b>s_axi_csr_wdata</b> is written into the register at address <b>s_axi_csr_awaddr</b> when <b>s_axi_csr_wready</b> and <b>s_axi_csr_wvalid</b> are high on the same cycle.
<b>s_axi_csr_wready</b>	Output	1	<b>Write Ready:</b> This signal is asserted by the Sync Bus Interface Core when it is ready to accept data. The value on <b>s_axi_csr_wdata</b> is written into the register at address <b>s_axi_csr_awaddr</b> when <b>s_axi_csr_wready</b> and <b>s_axi_csr_wvalid</b> are high on the same cycle, assuming that the address has already or simultaneously been submitted.
<b>s_axi_csr_bresp</b>	Output	2	<b>Write Response:</b> The Sync Bus Interface Core indicates success or failure of a write transaction through this signal, which is valid when <b>s_axi_csr_bvalid</b> is asserted; 00 = Success of normal access 01 = Success of exclusive access 10 = Slave Error 11 = Decode Error Note: For more details about this signal refer to the <a href="#">AMBA AXI Specification</a> .
<b>s_axi_csr_bready</b>	Input	1	<b>Write Response Ready:</b> This signal must be asserted by the user logic when it is ready to accept the Write Response.

Table 3-1: Control/Status Register (CSR) Interface Port Descriptions (Continued)			
Port	Direction	Width	Description
<b>s_axi_csr_bvalid</b>	Output	1	<b>Write Response Valid:</b> This signal is asserted by the Sync Bus Interface Core when the write operation is complete and the Write Response is valid. It is held until <b>s_axi_csr_bready</b> is asserted by the user logic.
<b>s_axi_csr_araddr</b>	Input	6	<b>Read Address:</b> Address used for read operations. It must be valid when <b>s_axi_csr_arvalid</b> is asserted and must be held until <b>s_axi_csr_arready</b> is asserted by the Sync Bus Interface Core.
<b>s_axi_csr_arprot</b>	Input	3	<b>Protection:</b> These bits are ignored by the Sync Bus Interface Core
<b>s_axi_csr_arvalid</b>	Input	1	<b>Read Address Valid:</b> This input must be asserted to indicate that a valid read address is available on the <b>s_axi_csr_araddr</b> . The Sync Bus Interface Core asserts <b>s_axi_csr_arready</b> when it ready to accept the Read Address. This input must remain asserted until the rising clock edge after the assertion of <b>s_axi_csr_arready</b> .
<b>s_axi_csr_arready</b>	Output	1	<b>Read Address Ready:</b> This output is asserted by the Sync Bus Interface Core when it is ready to accept the read address. The address is latched when <b>s_axi_csr_arvalid</b> and <b>s_axi_csr_arready</b> are high on the same cycle.
<b>s_axi_csr_rdata</b>	Output	32	<b>Read Data:</b> This value is the data read from the address specified by the <b>s_axi_csr_araddr</b> when <b>s_axi_csr_arvalid</b> and <b>s_axi_csr_arready</b> are high on the same cycle.
<b>s_axi_csr_rresp</b>	Output	2	<b>Read Response:</b> The Sync Bus Interface Core indicates success or failure of a read transaction through this signal, which is valid when <b>s_axi_csr_rvalid</b> is asserted; 00 = Success of normal access 01 = Success of exclusive access 10 = Slave Error 11 = Decode Error Note: For more details about this signal refer to the <a href="#">AMBA AXI Specification</a> .
<b>s_axi_csr_rvalid</b>	Output	1	<b>Read Data Valid:</b> This signal is asserted by the Sync Bus Interface Core when the read is complete and the read data is available on <b>s_axi_csr_rdata</b> . It is held until <b>s_axi_csr_rready</b> is asserted by the user logic.
<b>s_axi_csr_rready</b>	Input	1	<b>Read Data Ready:</b> This signal is asserted by the user logic when it is ready to accept the Read Data.
<b>irq</b>	Output	1	<b>Interrupt:</b> This is an active high, edge-type interrupt output.

## 3.2 AXI4–Stream Core Interfaces

The Sync Bus Interface Core has the following AXI4–Stream Interface to transfer data streams.

- Timing Events (PTCTL) Interface: The interface through which timing event data streams are transferred through the output ports.

### 3.2.1 Timing Events (PTCTL) Interface

[Table 3–2](#) defines the ports in the Timing Events Interface. This interface is an AXI4–Stream Master Interface. See the [AMBA AXI4–Stream Specification](#) for more details on the operation of the AXI4–Stream Interface.

Table 3-2: Timing Events Interface Port Descriptions			
Port	Direction	Width	Description
<b>m_axis_timecntl_tdata</b>	Output	8	<b>Output Data:</b> This is timing event data and indicates the gate, sync, and PPS signal positions. tdata[0] – Gate positions tdata[1] – Sync positions tdata[2] – PPS positions
<b>m_axis_timecntl_tvalid</b>		1	<b>Output Data Valid:</b> Asserted when data is valid on <b>m_axis_ptctl_tdata</b> .



### 3.3 I/O Signals

The I/O port/signal descriptions of the top level module of the Sync Bus Interface Core are discussed in [Table 3–3](#).

Table 3-3: I/O Signals			
Port/Signal Name	Type	Direction	Description
gate_in_p	std_logic	Input	<b>Differential LVDS gate/trigger input from the front panel Sync Bus</b>
gate_in_n			
sync_pps_in_p			<b>Differential LVDS sync/PPS input from the front panel Sync Bus</b>
sync_pps_in_n			
gate_trig_ttl_in			<b>LVTTTL gate/trigger input from the front panel Sync Bus</b>
sync_pps_ttl_in			<b>LVTTTL sync/PPS input from the front panel Sync Bus</b>
ssmc_gate_ttl_in			<b>LVTTTL gate input from the front panel SSMC connector:</b> This input signal is valid only when the generic parameter <b>has_ssmc_gate_input</b> is set to True.
user_pps_in			<b>User PPS Input:</b> This is an input PPS signal from the user design and is valid only when the generic parameter <b>has_user_pps_input</b> is set to True.
user_sync_drv_in			<b>User Sync Drive Input:</b> This is the user-defined sync input which acts as a source in the generation of the sync output signal to the front panel Sync Bus. This signal is valid only when the generic parameter <b>user_sync_drive_in</b> is set to True.
user_gate_drv_in			<b>User Gate Drive Input:</b> This the user defined gate input which acts as a source in the generation of the Gate output signal to the Front panel Sync Bus. This signal is valid only when the generic parameter <b>user_gate_drive_in</b> is set to True.
sample_clk			<b>Sample Clock Input:</b> This is the sample clock input of the core.
gate_out_p		Output	<b>Differential LVDS gate/trigger output to the front panel Sync Bus</b>
gate_out_n			
sync_pps_out_p			<b>Differential LVDS sync/PPS output to the front panel Sync Bus</b>
sync_pps_out_n			

Table 3-3: I/O Signals (Continued)			
Port/Signal Name	Type	Direction	Description
gate_trig_se_out	std_logic	Output	<b>Single Ended Gate/Trigger output signal to the Slave:</b> This output signal is generated when both the generic parameters <b>is_single_ended_sig_master</b> and <b>has_gate_trig_se_out</b> are set to True.
sync_pps_se_out			<b>Single Ended Sync/PPS output signal to the Slave:</b> This output signal is generated when both the generic parameters <b>is_single_ended_sig_master</b> and <b>has_sync_pps_se_out</b> are set to True.
ssmc_gate_se_out			<b>Single Ended SSMC Gate/Trigger output signal to the Slave:</b> This output signal is generated when both the generic parameters <b>is_single_ended_sig_master</b> and <b>has_ssmc_gate_se_out</b> are set to True.
led_n			<b>LED Drive:</b> This parameter indicates the status of the source of the LED. The source of LED at reset is defined using the generic parameter <b>initial_led_src</b> .
sbus_master_n			<b>Sync Bus Master:</b> Active Low. When Low, this control output enables the external LVPECL drivers to drive the LVDS Sync Bus Output signals from the Sync Bus Interface Core to the front panel Sync Bus.
clk_master_n			<b>Sync Bus Clock Master:</b> Active Low. When Low, this control output enables the external clock buffer to output a clock signal to the front panel Sync Bus.

## Chapter 4: Register Space

This chapter provides the memory map and register descriptions for the register space of the Sync Bus Interface Core. The memory map is provided in [Table 4–1](#).


Table 4–1: Register Space Memory Map			
Register Name	Address (Base Address +)	Access	Description
Gate Receive Buffer Control	0x00	R/W	Controls the tap delay and integer delay of the LVDS and LVTTL gate input signals.
Sync Receive Buffer Control	0x04		Controls the tap delay and integer delay of the LVDS and LVTTL sync/pps input signals.
Auxiliary Receive Buffer Control	0x08		Controls the tap delay and integer delay of the SSMC gate/trigger input signal.
Source Select Control	0x0C		Controls the driver and receiver sources of the Sync Bus signals, and the source of the LED.
Gate Generate	0x10		Controls the software generated gate signal.
Sync Generate	0x14		Controls the software generated sync signal.
PPS Generate	0x18		Controls the software generated PPS signal.
Status Register	0x1C	R	Indicates the status of the selected sources of the front panel Sync Bus output signals and the input differential LVDS and LVTTL signals
Interrupt Enable Register	0x20	R/W	Interrupt enable bits
Interrupt Status Register	0x24	R	Interrupt source status bits
Interrupt Flag Register	0x28	R/W	Interrupt flag bits

## 4.1 Gate Receive Buffer Control Register

This register controls the tap delay and integer delay of the LVDS and LVTTTL gate/trigger input signals, from the front panel Sync Bus, when they are passed through the Input Buffer and Delay module of the Sync Bus Interface Core. The Gate Receive Buffer Control Register is illustrated in Figure 4–1 and described in Table 4–2.

**NOTE:** The generic parameters defined by the user are taken as default values for the register bits.

**Figure 4–1: Gate Receive Buffer Control Register**



**Table 4–2: Gate Receive Buffer Control Register (Base Address + 0x00)**

Bits	Field Name	Default Value	Access Type	Description
31:30	Reserved	N/A	N/A	<b>Reserved</b>
29:28	gate_ttl_int_delay	–	R/W	<b>LVTTL Gate/Trigger Input Integer Delay:</b> This is the integer number of clock cycles of delay to be introduced into the LVTTL gate/ trigger input from the front panel Sync Bus after passing through the tap delay logic.
27:25	Reserved	N/A	N/A	<b>Reserved</b>
24:16	ttlgate_tap_delay	–	R/W	<b>LVTTL Gate/Trigger Input Tap Delay:</b> These bits are used to control the number of taps required to introduce the desired delay to the LVTTL gate/trigger input from the front panel Sync Bus. The Kintex Ultrascale FPGA has a 512 tap delay line with a maximum delay value of 7600ps and minimum delay value of 1250ps. This value can range from 0 to 511.
15:14	Reserved	N/A	N/A	<b>Reserved</b>


Table 4–2: Gate Receive Buffer Control Register (Base Address + 0x00) (Continued)				
Bits	Field Name	Default Value	Access Type	Description
13:12	gate_int_delay	–	R/W	<b>Differential LVDS Gate/Trigger Input Integer Delay:</b> This is the integer number of clock cycles of delay introduced into the LVDS gate/trigger input from the front panel Sync Bus after passing through the tap delay logic.
11:10	Reserved	N/A	N/A	<b>Reserved</b>
9	gate_dly_ld_ctl	0	R/W	<b>Gate Tap Delay Load Control:</b> This bit controls loading of the LVDS gate/trigger input tap delay value (bits [8:0]) and LVTTL gate/trigger input tap delay value (bits [24:16]) into their corresponding Xilinx IDELAY components of the core. The IDELAY components are used to introduce tap delay to the LVDS gate/trigger input and LVTTL gate/trigger input from the front panel Sync Bus. Toggling this bit ‘1’ then ‘0’ will enable the tap delay value to be loaded into the IDELAY components.
8:0	gate_tap_delay	–		<b>Differential LVDS Gate/Trigger Input Tap Delay:</b> These bits are used to control the number of taps required to introduce the desired delay to the LVDS gate/trigger input from the front panel Sync Bus. The Kintex Ultrascale FPGA has a 512 tap delay line with a maximum delay value of 7600ps and minimum delay value of 1250ps. This value can range from 0 to 511.

## 4.2 Sync Receive Buffer Control Register

This register controls the tap delay and integer delay of the LVDS and LVTTTL sync/PPS input signals, from the front panel Sync Bus, when they are passed through the Input Buffer and Delay module of the Sync Bus Interface Core. The Sync Receive Buffer Control Register is illustrated in Figure 4–2 and described in Table 4–3.

**NOTE:** The generic parameters defined by the user are taken as default values for the register bits.

**Figure 4–2: Sync Receive Buffer Control Register**



**Table 4–3: Sync Receive Buffer Control Register (Base Address + 0x04)**

Bits	Field Name	Default Value	Access Type	Description
31:30	Reserved	N/A	N/A	<b>Reserved</b>
29:28	sync_ttl_int_delay	–	R/W	<b>LVTTTL Sync/PPS Input Integer Delay:</b> This is the integer number of clock cycles of delay to be introduced into the LVTTTL sync/PPS input from the front panel Sync Bus after passing through the tap delay logic.
27:25	Reserved	N/A	N/A	<b>Reserved</b>
24:16	ttlsync_tap_delay	–	R/W	<b>LVTTTL Sync/PPS Input Tap Delay:</b> These bits are used to control the number of taps required to introduce the desired delay to the LVTTTL sync/PPS input from the front panel Sync Bus. The Kintex Ultrascale FPGA has a 512 tap delay line with a maximum delay value of 7600ps and minimum delay value of 1250ps. This value can range from 0 to 511.
15:14	Reserved	N/A	N/A	<b>Reserved</b>


Table 4–3: Sync Receive Buffer Control Register (Base Address + 0x04) (Continued)				
Bits	Field Name	Default Value	Access Type	Description
13:12	sync_int_delay	–	R/W	<b>Differential LVDS Sync/PPS Input Integer Delay:</b> This is the integer number of clock cycles of delay introduced into the LVDS sync/PPS input from the front panel Sync Bus, after passing through the tap delay logic.
11:10	Reserved	N/A	N/A	<b>Reserved</b>
9	sync_dly_ld_ctl	0	R/W	<b>Sync Tap Delay Load Control:</b> This bit controls loading of the LVDS sync/PPS input tap delay value (bits [8:0]) and LVTTTL sync/PPS input tap delay value (bits [24:16]) into their corresponding Xilinx IDELAY components of the core. The IDELAY components are used to introduce tap delay to the LVDS sync/PPS input and LVTTTL sync/PPS input from the front panel Sync Bus. Toggling this bit ‘1’ then ‘0’ will enable the tap delay value to be loaded into the IDELAY components.
8:0	sync_tap_delay	–		<b>Differential LVDS Sync/PPS Input Tap Delay:</b> These bits are used to control the number of taps required to introduce the desired delay to the LVDS sync/PPS input from the front panel Sync Bus. The Kintex Ultrascale FPGA has a 512 tap delay line with a maximum delay value of 7600ps and minimum delay value of 1250ps. This value can range from 0 to 511.

### 4.3 Auxiliary Receive Buffer Control Register

This register controls the tap delay and integer delay of the LVTTL gate/trigger input signal, from the front panel SSMC connector, when they are passed through the Input Buffer and Delay module of the Sync Bus Interface Core. The Auxiliary Receive Buffer Control Register is illustrated in Figure 4–3 and described in Table 4–4.

**NOTE:** The generic parameters defined by the user are taken as default values for the register bits.

**Figure 4–3: Auxiliary Receive Buffer Control Register**



**Table 4–4: Auxiliary Receive Buffer Control Register (Base Address + 0x08)**

Bits	Field Name	Default Value	Access Type	Description
31:14	Reserved	N/A	N/A	Reserved
13:12	ssmc_ttl_int_delay	–	R/W	<b>SSMC LVTTL Gate/Trigger Input Integer Delay:</b> This is the integer number of clock cycles of delay introduced into the LVTTL gate/trigger input from the front panel SSMC connector after passing through the tap delay logic.
11:10	Reserved	N/A	N/A	Reserved



**Table 4–4: Auxiliary Receive Buffer Control Register (Base Address + 0x08) (Continued)**


Bits	Field Name	Default Value	Access Type	Description
9	ssmc_dly_ld_ctl	0	R/W	<b>SSMC Gate Tap Delay Load Control:</b> This bit controls loading of the SSMC gate/trigger input tap delay value (bits [8:0]) into the Xilinx IDELAY component of the core. The IDELAY component is used to introduce tap delay to the LVTTTL gate/trigger input from the front panel SSMC connector. Toggling this bit '1' then '0' will enable the tap delay value to be loaded into the IDELAY component.
8:0	ttlssmc_tap_delay	–		<b>SSMC LVTTTL Gate/Trigger Input Tap Delay:</b> These bits are used to control the number of taps required to introduce the desired delay to the LVTTTL gate/trigger input from the front panel SSMC connector. The Kintex Ultrascale FPGA has a 512 tap delay line with a maximum delay value of 7600ps and minimum delay value of 1250ps. It can range from 0 to 511.

## 4.4 Source Select Control Register

This register controls the selection of sources of the input and output Sync Bus signals, and the LED. It also controls the Sync Bus master and clock master control outputs of the Sync Bus Interface Core. The Source Select Control Register is illustrated in [Figure 4–4](#) and described in [Table 4–5](#).

**NOTE:** The generic parameters defined by the user are taken as default values for the register bits.

**Figure 4–4: Source Select Control Register**



**Table 4–5: Source Select Control Register (Base Address + 0x0C)**

Bits	Field Name	Default Value	Access Type	Description
31:27	Reserved	N/A	N/A	<b>Reserved</b>
26:24	led_src	–	R/W	<b>LED Source:</b> These bits control the source of the LED. 000 – Disabled 001 – Selected gate input 010 – Selected sync input 011 – Selected PPS input 100 – Output gate to the front panel Sync Bus 101 – Output sync/PPS to the front panel Sync Bus 110 & 111 – User PPS input
23	Reserved	N/A	N/A	<b>Reserved</b>

<b>Table 4–5: Source Select Control Register (Base Address + 0x0C) (Continued)</b>				
<b>Bits</b>	<b>Field Name</b>	<b>Default Value</b>	<b>Access Type</b>	<b>Description</b>
<b>22:20</b>	sync_drv_src	000	R/W	<b>Sync Drive Source Select:</b> These bits select the source of the sync signal output of the Sync Bus Interface Core to the front panel Sync Bus. 000 – Sync signal from Sync Generate Register (Active High) 001 – Inverted sync signal from Sync Generate Register (Active Low) 010 – Front panel LVTTTL sync/PPS input (As received) 011 – Front panel LVTTTL sync/PPS input (Inverted) 100 – Rising Edge of selected gate signal output 101 – Falling Edge of selected gate signal output 110 & 111 – User sync input
<b>19</b>	Reserved	N/A	N/A	<b>Reserved</b>
<b>18:16</b>	gate_drv_src	000	R/W	<b>Gate Drive Source Select:</b> These bits select the source of the gate signal output of the Sync Bus Interface Core to the Front Panel Sync Bus. 000 – Gate signal from Gate Generate Register (Active High) 001 – Inverted gate signal from Gate Generate Register (Active Low) 010 – Front panel LVTTTL gate/trigger input (As received) 011 – Front panel LVTTTL gate/trigger input (Inverted) 100 – Front panel LVTTTL gate/trigger SSMC input (As received) 101 – Front panel LVTTTL gate/trigger SSMC input (Inverted) 110 & 111 – User gate input

Table 4–5: Source Select Control Register (Base Address + 0x0C) (Continued)				
Bits	Field Name	Default Value	Access Type	Description
15:12	pps_rcv_src	0000	R/W	<p><b>PPS Receive Source Select:</b> These bits select the source of the PPS signal which generates the timing event data that is used within the user design. When there are no incoming signals from the SSMC connector or user inputs the corresponding sources are set to '0'.</p> <p>0000 – None (Off)</p> <p>0001 – PPS signal from the PPS Generate Register</p> <p>0010 – Front panel LVTTTL sync/PPS input (As received)</p> <p>0011 – Front panel LVTTTL sync/PPS input (Inverted)</p> <p>0100 – Rising edge of gate signal from the selected gate receive source</p> <p>0101 – Falling edge of gate signal from the selected gate receive source</p> <p>0110 – Front panel differential sync/PPS signal input (As received)</p> <p>0111 – Front panel differential sync/PPS signal input (Inverted)</p> <p>1000 – Front panel LVTTTL gate/trigger input (As received)</p> <p>1001 – Front panel LVTTTL gate/trigger input (Inverted)</p> <p>1010 – Front panel LVTTTL gate/trigger SSMC input (As received)</p> <p>1011 – Front panel LVTTTL Gate/Trigger SSMC Input (Inverted)</p> <p>1100 – User PPS input</p> <p>others – '0'</p>
11	Reserved	N/A	N/A	<b>Reserved</b>
10:8	sync_rcv_src	000	R/W	<p><b>Sync Receive Source Select:</b> These bits select the source of the sync signal which generates the timing event data, which is used within the user design.</p> <p>000 – None (Off)</p> <p>001 – Sync signal from Sync Generate Register</p> <p>010 – Front panel LVTTTL sync/PPS signal input (As received)</p> <p>011 – Front panel LVTTTL sync/PPS signal input (Inverted)</p> <p>100 – Rising edge of gate signal from the selected gate receive source</p> <p>101 – Falling edge of gate signal from the selected gate receive source</p> <p>110 – Front panel differential sync/PPS input (As received)</p> <p>111 – Front panel differential sync/PPS input (Inverted)</p>
7	Reserved	N/A	N/A	<b>Reserved</b>


Table 4–5: Source Select Control Register (Base Address + 0x0C) (Continued)				
Bits	Field Name	Default Value	Access Type	Description
6:4	gate_rcv_src	000	R/W	<b>Gate Receive Source Select:</b> These bits select the source of the Gate Signal which generates the Timing event data, which is used within the user design. When there is no incoming signal from the SSMC connector the corresponding source is set to '0'. 000 – None (Off) 001 – Gate signal from Gate Generate Register 010 – Front panel LVTTTL gate/trigger signal input (As received) 011 – Front panel LVTTTL gate/trigger signal input (Inverted) 100 – Front panel LVTTTL gate/trigger SSMC input (As received) 101 – Front panel LVTTTL gate/trigger SSMC input (Inverted) 110 – Front panel differential gate/trigger input (As received) 111 – Front panel differential gate/trigger input (Inverted)
3:2	Reserved	N/A	N/A	<b>Reserved</b>
1	clk_master	0	R/W	<b>Sync Bus Clock Master:</b> This bit enables/ disables the Sync Bus Interface Core to operate as the clock master on the front panel Sync Bus. When this bit is set to '1', this core drives a clock signal to the front panel Sync Bus. 0 = Slave 1 = Master
0	sbus_master			<b>Sync Bus Master:</b> This bit enables/ disables the Sync Bus Interface Core to operate as the bus master on the front panel Sync Bus. When this bit is set to '1', this core drives gate and sync signals to the front panel Sync Bus. 0 = Slave 1 = Master

## 4.5 Gate Generate Register

This register controls the generation of the gate signal in the Sync Bus interface Core. When the gate source select bits are set to Gate Generate Register, the gate bit in this register creates a gate signal for the user design, and the front panel Sync Bus. The Gate Generate Register is illustrated in [Figure 4–5](#) and described in [Table 4–6](#).

**NOTE:** The generic parameters defined by the user are taken as default values for the register bits.

**Figure 4–5: Gate Generate Register**



**Table 4–6: Gate Generate Register (Base Address + 0x10)**


Bits	Field Name	Default Value	Access Type	Description
31:1	Reserved	N/A	N/A	<b>Reserved</b>
0	gate_reg_gen	0	R/W	<b>Gate:</b> 0 = Inactive 1 = Active

## 4.6 Sync Generate Register

This register controls the generation of the sync signal in the Sync Bus interface Core. When the sync source select bits are set to Sync Generate Register, the sync bit in this register creates a sync signal for the user design, and the front panel Sync Bus. The Sync Generate Register is illustrated in Figure 4–6 and described in Table 4–7.

**NOTE:** The generic parameters defined by the user are taken as default values for the register bits.

**Figure 4–6: Sync Generate Register**



**Table 4–7: Sync Generate Register (Base Address + 0x14)**


Bits	Field Name	Default Value	Access Type	Description
31:1	Reserved	N/A	N/A	Reserved
0	sync_reg_gen	0	R/W	<b>Sync:</b> 0 = Inactive 1 = Active

## 4.7 PPS Generate Register

This register controls the generation of the PPS signal in the Sync Bus interface Core. When the PPS source select bits are set to PPS Generate Register, the PPS bit in this register creates a PPS signal for the user design, and the front panel Sync Bus. The PPS Generate Register is illustrated in Figure 4–7 and described in Table 4–8.

**NOTE:** The generic parameters defined by the user are taken as default values for the register bits.

**Figure 4–7: PPS Generate Register**



**Table 4–8: PPS Generate Register (Base Address + 0x18)**


Bits	Field Name	Default Value	Access Type	Description
31:1	Reserved	N/A	N/A	<b>Reserved</b>
0	pps_reg_gen	0	R/W	<b>PPS:</b> 0 = Inactive 1 = Active



## 4.8 Status Register

This register indicates the status of the selected gate, sync, and PPS signals used for generation of timing events. It also indicates the SSMC gate input, LVTTTL gate/trigger input, LVTTTL sync/PPS input, LVDS gate/ trigger input, and LVDS sync/PPS input. The Status Register is illustrated in Figure 4–8 and described in Table 4–9.

**Figure 4–8: Status Register**



**Table 4–9: Status Register (Base Address + 0x1C)**

Bits	Field Name	Default Value	Access Type	Description
31:8	Reserved	N/A	N/A	<b>Reserved</b>
7	selected_pps	0	R	<b>Selected PPS Signal:</b> This bit indicates the status of the selected PPS signal, which is used to generate the timing event data output of the Sync Bus Interface Core. 0 = Inactive 1 = Active
6	selected_sync			<b>Selected Sync Signal:</b> This bit indicates the status of the selected sync signal, which is used to generate the timing event data output of the Sync Bus Interface Core. 0 = Inactive 1 = Active
5	selected_gate			<b>Selected Gate Signal:</b> This bit indicates the status of the selected gate signal, which is used to generate the timing event data output of the Sync Bus Interface Core. 0 = Inactive 1 = Active


**Table 4–9: Status Register (Base Address + 0x1C) (Continued)**

Bits	Field Name	Default Value	Access Type	Description
4	ttl_ssmc_pin	0	R	<b>LVTTL Gate/ Trigger SSMC Input:</b> This bit indicates the status of the gate/trigger input from the front panel SSMC connector. 0 = Inactive 1 = Active
3	tt_sync_pin			<b>LVTTL Sync/PPS Input:</b> This bit indicates the status of the LVTTL sync/PPS input from the front panel Sync Bus. 0 = Inactive 1 = Active
2	tt_gate_pin			<b>LVTTL Gate/Trigger Input:</b> This bit indicates the status of the LVTTL gate/trigger input from the front panel Sync Bus. 0 = Inactive 1 = Active
1	diff_sync_pin			<b>Differential LVDS Sync/PPS Input:</b> This bit indicates the status of the LVDS sync/PPS input from the front panel Sync Bus. 0 = Inactive 1 = Active
0	diff_gate_pin			<b>Differential LVDS Gate/Trigger Input:</b> This bit indicates the status of the LVDS gate/trigger input from the front panel Sync Bus. 0 = Inactive 1 = Active

## 4.9 Interrupt Enable Register

The bits in the interrupt enable register are used to enable (or disable) the generation of interrupts based on the condition of certain circuit elements, known as interrupt sources. When a bit in this register associated with a given interrupt source is High, an interrupt will be generated by the rising edge of that source's Interrupt Status Register bit (See [Section 4.10](#)). This register is illustrated in [Figure 4–9](#) and described in [Table 4–10](#).

**Figure 4–9: Interrupt Enable Register**



**Table 4–10: Interrupt Enable Register (Base Address + 0x20)**

Bits	Field Name	Default Value	Access Type	Description
31:7	Reserved	N/A	N/A	<b>Reserved</b>
6	pps_fe_event	0	R/W	<b>PPS Signal Falling Edge Event:</b> This bit enables/disables the PPS signal falling edge interrupt source of the selected PPS signal which is used to generate timing event data output. 0 = Disable interrupt 1 = Enable interrupt
5	sync_fr_event			<b>Sync Signal Falling Edge Event:</b> This bit enables/disables the sync signal falling edge interrupt source of the selected sync signal which is used to generate timing event data output. 0 = Disable interrupt 1 = Enable interrupt
4	gate_fr_event			<b>Gate Signal Falling Edge Event:</b> This bit enables/disables the gate signal falling edge interrupt source of the selected gate signal which is used to generate timing event data output. 0 = Disable interrupt 1 = Enable interrupt

**Table 4–10: Interrupt Enable Register (Base Address + 0x20) (Continued)**


Bits	Field Name	Default Value	Access Type	Description
3	Reserved	N/A	N/A	<b>Reserved</b>
2	pps_re_event	0	R/W	<b>PPS Signal Rising Edge Event:</b> This bit enables/disables the PPS signal rising edge interrupt source of the selected PPS signal which is used to generate timing event data output. 0 = Disable interrupt 1 = Enable interrupt
1	sync_re_event			<b>Sync Signal Rising Edge Event:</b> This bit enables/disables the sync signal rising edge interrupt source of the selected sync signal which is used to generate timing event data output. 0 = Disable interrupt 1 = Enable interrupt
0	gate_re_event			<b>Gate Signal Rising Edge Event:</b> This bit enables/disables the gate signal rising edge interrupt source of the selected gate signal which is used to generate timing event data output. 0 = Disable interrupt 1 = Enable interrupt

## 4.10 Interrupt Status Register

The Interrupt Status Register has read-only access associated with each interrupt condition. A status bit changes to '1' when the source interrupt occurs. When a status bit in this register changes to '1' the corresponding flag bit in the Interrupt Flag Register is set to '1'. A status bit in this register clears to '0' when that interrupt condition clears, whereas the associated flag bit in the Interrupt Flag Register remains at logic '1' until it is explicitly cleared by the user.

Some of the interrupt sources are transient and so may not appear in the Interrupt Status Register at the time it is read. In such cases use the Interrupt Flag Register to see the interrupt conditions that have occurred. The Interrupt Status Register is illustrated in [Figure 4-10](#) and described in [Table 4-11](#).

**Figure 4-10: Interrupt Status Register**



**Table 4-11: Interrupt Status Register (Base Address + 0x24)**

Bits	Field Name	Default Value	Access Type	Description
31:7	Reserved	N/A	N/A	<b>Reserved</b>
6	pps_fe_event	0	R	<b>PPS Signal Falling Edge Event:</b> This bit indicates the status of the PPS signal falling edge interrupt source of the selected PPS signal which is used to generate timing event data output. 0 = Disable interrupt 1 = Enable interrupt
5	sync_fr_event			<b>Sync Signal Falling Edge Event:</b> This bit indicates the status of the sync signal falling edge interrupt source of the selected sync signal which is used to generate timing event data output. 0 = No interrupt 1 = Interrupt condition asserted

**Table 4–11: Interrupt Status Register (Base Address + 0x24) (Continued)**


Bits	Field Name	Default Value	Access Type	Description
4	gate_fr_event	0	R	<b>Gate Signal Falling Edge Event:</b> This bit indicates the status of the gate signal falling edge interrupt source of the selected gate signal which is used to generate timing event data output. 0 = No interrupt 1 = Interrupt condition asserted
3	Reserved	N/A	N/A	<b>Reserved</b>
2	pps_re_event	0	R	<b>PPS Signal Rising Edge Event:</b> This bit indicates the status of the PPS signal rising edge interrupt source of the selected PPS signal which is used to generate timing event data output. 0 = No interrupt 1 = Interrupt condition asserted
1	sync_re_event			<b>Sync Signal Rising Edge Event:</b> This bit indicates the status of the sync signal rising edge interrupt source of the selected sync signal which is used to generate timing event data output. 0 = No interrupt 1 = Interrupt condition asserted
0	gate_re_event			<b>Gate Signal Rising Edge Event:</b> This bit indicates the status of the gate signal rising edge interrupt source of the selected gate signal which is used to generate timing event data output. 0 = No interrupt 1 = Interrupt condition asserted

## 4.11 Interrupt Flag Register

The Interrupt Flag Register has read/clear access associated with each interrupt condition. When reset, this register has all bits set to '0' (cleared). Each flag bit in this register latches an interrupt occurrence. A '1' in any flag bit in this register indicates that an interrupt has occurred.

Note that when any status bit in the Interrupt Status Register, changes to '1' the corresponding flag bit in this register will also be set to '1'. However, when a status bit in the Interrupt Status Register clears from '1' to '0', the corresponding latched flag bit in this register does not clear, but remains at '1'. To clear the flag bits, write '1's to the desired bits. The flags are not affected by the Interrupt Enable Register. The Interrupt Flag Register is illustrated in [Figure 4–11](#) and described in [Table 4–12](#).

**Figure 4–11: Interrupt Flag Register**



**Table 4–12: Interrupt Flag Register (Base Address + 0x28)**

Bits	Field Name	Default Value	Access Type	Description
31:7	Reserved	N/A	N/A	Reserved

Table 4–12: Interrupt Flag Register (Base Address + 0x28) (Continued)				
Bits	Field Name	Default Value	Access Type	Description
6	pps_fe_event	0	R/Clr	<b>PPS Signal Falling Edge Event:</b> This bit indicates the PPS signal falling edge interrupt flag of the selected PPS signal which is used to generate timing event data output. <b>Read:</b> 0 = No interrupt 1 = Interrupt latched <b>Clear:</b> 1 = Clear latch
5	sync_fr_event			<b>Sync Signal Falling Edge Event:</b> This bit indicates the sync signal falling edge interrupt flag of the selected sync signal which is used to generate timing event data output. <b>Read:</b> 0 = No interrupt 1 = Interrupt latched <b>Clear:</b> 1 = Clear latch
4	gate_fr_event	0	R/Clr	<b>Gate Signal Falling Edge Event:</b> This bit indicates the gate signal falling edge interrupt flag of the selected gate signal which is used to generate timing event data output. <b>Read:</b> 0 = No interrupt 1 = Interrupt latched <b>Clear:</b> 1 = Clear latch
3	Reserved	N/A	N/A	<b>Reserved</b>
2	pps_re_event	0	R/Clr	<b>PPS Signal Rising Edge Event:</b> This bit indicates the PPS signal rising edge interrupt flag of the selected PPS signal which is used to generate timing event data output. <b>Read:</b> 0 = No interrupt 1 = Interrupt latched <b>Clear:</b> 1 = Clear latch
1	sync_re_event			<b>Sync Signal Rising Edge Event:</b> This bit indicates the sync signal rising edge interrupt flag of the selected sync signal which is used to generate timing event data output. <b>Read:</b> 0 = No interrupt 1 = Interrupt latched <b>Clear:</b> 1 = Clear latch
0	gate_re_event			<b>Gate Signal Rising Edge Event:</b> This bit indicates the gate signal rising edge interrupt flag of the selected gate signal which is used to generate timing event data output. <b>Read:</b> 0 = No interrupt 1 = Interrupt latched <b>Clear:</b> 1 = Clear latch



## Chapter 5: Designing with the Core

---

This chapter includes guidelines and additional information to facilitate designing with the Sync Bus Interface Core.

### 5.1 General Design Guidelines

The Sync Bus Interface Core provides the required logic to generate Timing Event streams for the user design and Sync Bus output signals to the front panel Sync Bus. This IP core supports AXI4-Lite and AXI4-Stream user interfaces. The user can customize the core by setting the generic parameters as described in [Section 2.5](#), and the control registers as described in [Chapter 4](#).

**NOTE:** This core (px\_syncbus\_intrfc1f) is identical to px\_syncbus\_intrfc except that this core can be used for applications with sample clock frequencies higher than 200 Mhz.

### 5.2 Clocking

Sample Clock: **sample\_clk**

This clock is used to clock all ports of the core.

CSR Clock: **s\_axi\_csr\_clk**

This clock is the input AXI4-Lite interface clock to the core which is converted using the AXI Clock Converter Core to operate the other modules within the Sync Bus Interface Core in the Sample Clock domain.

### 5.3 Resets

Main reset: **s\_axi\_csr\_aresetn**

This is an active low reset synchronous with **s\_axi\_csr\_clk**. When asserted, all FIFOs are flushed and all the control registers are cleared back to their initial default states.

### 5.4 Interrupts

This core has an edge-type (rising edge-triggered) interrupt output. It is synchronous with the **s\_axis\_clk**. On the rising edge of any interrupt signal, a one-clock-cycle-wide pulse is output from the core on its **irq** output. Each interrupt event is stored in two registers, accessible on the **s\_axi\_csr** bus.

## 5.4 Interrupts (continued)

The Interrupt Status Register always reflects the current state of the interrupt condition, which may have changed since the generation of the interrupt. The Interrupt Flag Register latches the occurrence of each interrupt, in a bit that retains its state until explicitly cleared. The Interrupt flags can be cleared by writing '1' to the associated bit's location. All interrupt sources that are enabled (via the Interrupt Enable Register) are "OR ed" onto the **irq** output.

**NOTE:** All interrupt sources are latched in the interrupt flag register, even when an interrupt source is not enabled to create an interrupt.

**NOTE:** Because this core uses edge-triggered interrupts, the fact that an interrupt condition may remain active after servicing will not cause the generation of a new interrupt. A new interrupt will only be generated by another rising edge on an interrupt source.

## 5.5 Interface Operation

**CSR Interface:** This is the Control/Status Register Interface and is associated with **s\_axis\_aclk**. It is a standard AXI4-Lite Slave interface. See [Chapter 4](#) for the control/status register memory map, which provides more details on the registers that can be accessed through this interface.

**Timing Events (PTCTL) Interface:** This is the interface through which Timing Events data is transferred through the output ports to the user design. It is an AXI4-Stream Master Interface. For more details about this interface, refer to [Section 3.2.1](#).

## 5.6 Programming Sequence

This section briefly describes the programming sequence of registers in the Sync Bus Interface Core.

- 1) Ensure that the Interrupt Flag Register is cleared.
- 2) Enable the interrupt enable bits based on the user design requirement.
- 3) Set the control registers with the required values.
- 4) Observe the outputs across the outputs ports.
- 5) When done check the Interrupt Flag Register and clear the interrupts.

## 5.7 Timing Diagrams


This section is not applicable to this IP core.

## Chapter 6: Design Flow Steps

### 6.1 Pentek IP Catalog

This chapter describes customization and generation of the Pentek Sync Bus Interface Core. It also includes simulation, synthesis, and implementation steps that are specific to this IP core. This core can be generated from the Vivado IP Catalog when the Pentek IP Repository has been installed. It will appear in the IP Catalog list as **px\_syncbus\_intrfc1f\_v1\_0** as shown in [Figure 6–1](#).

**Figure 6–1: Sync Bus Interface Core in Pentek IP Catalog**



The screenshot shows the Vivado IP Catalog window with the search bar set to 'px\_sync'. The search results are displayed in a table with columns: Name, AXI4, Status, License, and VLNV. The results are filtered to show only the 'PentekIP' repository.

Name	AXI4	Status	License	VLNV
px_syncbus_intrfc1_v1_0	AXI4, AXI4-Stream	Production	Included	pentek.com:px_ip:px_syncbus_intrfc1:1.0
px_syncbus_intrfc1f_v1_0	AXI4, AXI4-Stream	Production	Included	pentek.com:px_ip:px_syncbus_intrfc1f:1.0
px_syncbus_intrfc2_v1_1	AXI4, AXI4-Stream	Production	Included	pentek.com:px_ip:px_syncbus_intrfc2:1.1
px_syncbus_intrfc48_v1_1	AXI4, AXI4-Stream	Production	Included	pentek.com:px_ip:px_syncbus_intrfc48:1.1

The 'Details' section for the selected IP core 'px\_syncbus\_intrfc1f\_v1\_0' is shown below:

Name: **px\_syncbus\_intrfc1f\_v1\_0**  
Version: 1.0 (Rev. 48)  
Interfaces: AXI4, AXI4-Stream  
Description: Pentek Sync Bus Interface (Type 1 - 71861, 71821, 71851)  
Status: [Production](#)  
License: Included  
Change Log: [View Change Log](#)  
Vendor: Pentek, Inc.  
VLNV: pentek.com:px\_ip:px\_syncbus\_intrfc1f:1.0  
Repository: c:/Pentek/ip/2019.2/pentek

## 6.1 Pentek IP Catalog (continued)

When you select the **px\_syncbus\_intrfc1f\_v1\_0** core, a screen appears that shows the core's symbol and the core's parameters (see [Figure 6–2](#)). The core's symbol is the box on the left side.

**Figure 6–2: Sync Bus Interface Core IP Symbol**

Re-customize IP

**px\_syncbus\_intrfc1f\_v1\_0 (1.0)**

Documentation IP Location

☐ Show disabled ports

Component Name:

**Input Buffers** | Delays | LED Control

Iodelay Group:

**Differential Inputs**

- ☒ Use Internal Differential Termination
- ☐ Differential Input Buffer Low Power Mode
- IDELAYCNTRL Refclk Frequency (MHz):

**TTL Inputs**

- ☐ TTL Input Signal Master
- ☒ SSMC Gate Input is Present

**Additional Input Logic**

- ☐ Has User Logic Gate Dive Input Source
- ☐ Has User Logic Sync Drive Input Source
- ☒ Enable User Definable PPS Input Logic Signal

**Additional Output Logic**

These outputs are only available when TTL Input Signal Master is checked.

- ☐ Has Gate/Trig Single Ended Output
- ☐ Has Sync/PPS Single Ended Output
- ☐ Has SSMC Gate Single Ended Output

OK Cancel

## 6.2 User Parameters

The user parameters of this IP core described in [Section 2.5](#) of this user manual.

## 6.3 Generating Output

For more details about generating and using IP in the Vivado Design Suite, refer to the [Vivado Design Suite User Guide – Designing with IP](#).

## 6.4 Constraining the Core

This section contains information about constraining the Sync Bus Interface Core in Vivado Design Suite.

### Required Constraints

The XDC constraints are not provided with the Sync Bus Interface Core. Clock constraints can be applied in the top-level module of the user design.

### Device, Package, and Speed Grade Selections

This IP works for the Kintex Ultrascale FPGAs.

### Clock Frequencies

The Sample clock (**sample\_clk**) frequency is not limited.

The AXI4-Lite Interface clock (**s\_axi\_csr\_aclk**) has a maximum frequency of 250 MHz.

### Clock Management

This section is not applicable for this IP core.

### Clock Placement

This section is not applicable for this IP core.

### Banking and Placement

This section is not applicable for this IP core.

### Transceiver Placement

This section is not applicable for this IP core.

### I/O Standard and Placement

This section is not applicable for this IP core.

## 6.5 Simulation

The testbench and the simulation results for this IP core will be available in the next revision of this user manual.

## 6.6 Synthesis and Implementation

For details about synthesis and implementation see the [Vivado Design Suite User Guide – Designing with IP](#).