IP CORE MANUAL



AXI4-Lite Data Byte Swap IP

px_axil_byteswap



Pentek, Inc.
One Park Way
Upper Saddle River, NJ 07458
(201) 818-5900
http://www.pentek.com/

Copyright © 2016

Manual Part Number: 807.48332 Rev: 1.0 - December 09, 2016

Manual Revision History

| Date | Version | | Comments |
|-------------|----------------|-----------------|-----------------|
| 12/09/16 | 1.0 | Initial Release | |

Legal Notices

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Pentek products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Pentek hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Pentek shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in conjunction with, the Materials (including your use of Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage and loss was reasonably foreseeable or Pentek had been advised of the possibility of the same. Pentek assumes no obligation to correct any error contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the materials without prior written consent. Certain products are subject to the terms and conditions of Pentek's limited warranty, please refer to Pentek's Ordering and Warranty information which can be viewed at http://www.pentek.com/contact/customerinfo.cfm; IP cores may be subject to warranty and support terms contained in a license issued to you by Pentek. Pentek products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for the use of Pentek products in such critical applications.

Copyright

Copyright © 2016, Pentek, Inc. All Rights Reserved. Contents of this publication may not be reproduced in any form without written permission.

Trademarks

Pentek, Jade, and Navigator are trademarks or registered trademarks of Pentek, Inc.

ARM and AMBA are registered trademarks of ARM Limited. PCI, PCI Express, PCIe, and PCI-SIG are trademarks or registered trademarks of PCI-SIG. Xilinx, Kintex UltraScale, Vivado, and Platform Cable USB are registered trademarks of Xilinx Inc., of San Jose, CA.

Table of Contents

| | Page |
|---|------------------|
| IP Facts | |
| Description | 5 |
| Features | |
| Table 1-1: IP Facts Table | 5 |
| Chapter 1: Overview | |
| Functional Description | 7 |
| Figure 1-1: AXI4-Lite Data Byte Swap Core Block Diagram | 7 |
| Applications | 7 |
| System Requirements | 7 |
| Licensing and Ordering Information | 8 |
| Contacting Technical Support | 8 |
| Documentation | 8 |
| | |
| Chapter 2: General Product Specification | |
| Standards | 9 |
| Standards Performance | 9 9 |
| Standards Performance | 9 9 9 |
| Standards | 9 9 9 |
| Standards Performance | 9 9 9 9 |
| Standards | 999999 |
| Standards Performance 2.2.1 Maximum Frequencies Resource Utilization Table 2-1: Resource Usage and Availability Limitations and Unsupported Features Generic Parameters | |
| Standards | |
| Standards | |
| Standards Performance 2.2.1 Maximum Frequencies Resource Utilization Table 2-1: Resource Usage and Availability Limitations and Unsupported Features Generic Parameters Table 2-2: Generic Parameters Chapter 3: Port Descriptions AXI4-Lite Core Interfaces | |
| Standards Performance 2.2.1 Maximum Frequencies Resource Utilization Table 2-1: Resource Usage and Availability Limitations and Unsupported Features Generic Parameters Table 2-2: Generic Parameters Chapter 3: Port Descriptions AXI4-Lite Core Interfaces Table 3-1: AXI4-Lite Interface Port Descriptions | |
| Standards Performance 2.2.1 Maximum Frequencies Resource Utilization Table 2-1: Resource Usage and Availability Limitations and Unsupported Features Generic Parameters Table 2-2: Generic Parameters Chapter 3: Port Descriptions AXI4-Lite Core Interfaces | |

Table of Contents

| | | Page |
|-----|--|------|
| | Chapter 4: Designing with the Core | |
| 4.1 | General Design Guidelines | 15 |
| 4.2 | Clocking | 15 |
| 4.3 | Resets | 15 |
| 4.4 | Interrupts | 15 |
| 4.5 | Interface Operation | 15 |
| 4.6 | Programming Sequence | 15 |
| 4.7 | Timing Diagrams | 15 |
| | Chapter 5: Design Flow Steps | |
| | Figure 5-1: AXI4-Lite Data Byte Swap Core in Pentek IP Catalog | 17 |
| | Figure 5-2: AXI4-Lite Data Byte Swap Core IP Symbol | 18 |
| 5.2 | User Parameters | |
| 5.3 | Generating Output | 18 |
| 5.4 | Constraining the Core | |
| 5.5 | Simulation | |
| 5.6 | Synthesis and Implementation | 19 |

IP Facts

Description

Pentek's NavigatorTM AXI4-Lite Data Byte Swap Core performs a Byte Swap of the incoming data based on the byte swap control input.

This core complies with the ARM® AMBA® AXI4 Specification. This user manual defines the hardware interface, software interface, and parameterization options for the AXI4-Lite Data Byte Swap Core.

Features

- Supports 32-bit AXI4-Lite user interface
- User programmable AXI4-Lite Interface address bus width

| Table 1-1: IP Facts Table | | | |
|---|---|--|--|
| Core Specifics | | | |
| Supported Design Family ^a | Kintex [®] Ultrascale | | |
| Supported User Interfaces | AXI4-Lite | | |
| Resources | See Table 2-1 | | |
| Provided with the Cor | 'e | | |
| Design Files | VHDL | | |
| Example Design | Not Provided | | |
| Test Bench | Not Provided | | |
| Constraints File | Not Provided ^b | | |
| Simulation Model | N/A | | |
| Supported S/W Driver | N/A | | |
| Tested Design Flows | | | |
| Design Entry | Vivado [®] Design Suite 2016.3 or later | | |
| Simulation | Vivado VSim | | |
| Synthesis | Vivado Synthesis | | |
| Support | Support | | |
| Provided by Pentek fpgasupport@pentek.com | | | |

a.For a complete list of supported devices, see the *Vivado Design Suite Release Notes*.

b.Clock constraints can be applied at the top level module of the user design.

This page is intentionally blank

Chapter 1: Overview

1.1 Functional Description

The AXI4-Lite Data Byte Swap Core has AXI4-Lite user interfaces and a Byte Swap control input. When the Byte Swap control input is High, the AXI4-Lite Data Byte Swap Core swaps the bytes of the incoming data into Big Endian Byte ordering format.

AXI4-Lite Interface: This module implements two 32-bit AXI4-Lite interfaces for data reception and transmission. For additional details about the AXI4-Lite Interfaces, refer to Section 3.1 AXI4-Lite Core Interfaces.

Figure 1-1 is a top-level block diagram of the Pentek AXI4-Lite Data Byte Swap Core. The modules within the block diagram are explained in the later sections of this manual.

Byte Swap
Control Input

AXI4-Lite
Slave
Inputs

AXI4-Lite
Slave
Interface

Byte Swap
Core Logic

AXI4-Lite
Master
Interface

Figure 1-1: AXI4-Lite Data Byte Swap Core Block Diagram

1.2 Applications

The AXI4-Lite Data Byte Swap Core can be used with any AXI4-Lite Interface compliant core to swap the bytes of the input data.

1.3 System Requirements

For a list of system requirements, see the Vivado Design Suite Release Notes.

1.4 Licensing and Ordering Information

This core is included with all Pentek Navigator FPGA Design Kits for Pentek Jade series board products. Contact Pentek for Licensing and Ordering Information (www.pentek.com).

1.5 Contacting Technical Support

Technical Support for Pentek's Navigator FPGA Design Kits is available via e-mail (fpgasupport@pentek.com) or by phone (201-818-5900 ext. 238, 9 am to 5 pm EST).

1.6 Documentation

This user manual is the main document for this IP core. The following documents provide supplemental material:

- 1) Vivado Design Suite User Guide: Designing with IP
- 2) Vivado Design Suite User Guide: Programming and Debugging
- 3) ARM AMBA AXI4 Protocol Version 2.0 Specification http://www.arm.com/products/system-ip/amba-specifications.php

Chapter 2: General Product Specifications

2.1 Standards

The AXI4-Lite Data Byte Swap Core has bus a interface that complies with the *ARM AMBA AXI4-Lite Protocol Specification*.

2.2 Performance

The performance of the AXI4-Lite Data Byte Swap Core is limited only by the FPGA logic speed. The values presented in this section should be used as an estimation guideline. Actual performance can vary.

2.2.1 Maximum Frequencies

The AXI4-Lite Data Byte Swap Core is designed to meet a target frequency of 250 MHz on a Kintex Ultrascale -2 speed grade FPGA. 250 MHz is typically the PCI Express (PCIe®) AXI bus clock frequency.

2.3 Resource Utilization

The resource utilization of the AXI4-Lite Data Byte Swap Core is shown in Table 2-1. Resources have been estimated for the Kintex Ultrascale XCKU060 -2 speed grade device. These values were generated using the Vivado Design Suite.

| Table 2-1: Resource Usage and Availability | | | |
|--|----|--|--|
| Resource # Used | | | |
| LUTs | 37 | | |

NOTE: Actual utilization may vary based on the user design in which the AXI4-Lite Data Byte Swap Core is incorporated.

2.4 Limitations and Unsupported Features

This section is not applicable to this IP core.

2.5 Generic Parameters

The generic parameters of the AXI4-Lite Data Byte Swap Core are described in Table 2-2. These parameters can be set as required by the user application while customizing the core.

| Table 2-2: Generic Parameters | | | | |
|-----------------------------------|----------|---|--|--|
| Port/Signal Name Type Description | | | | |
| addr_width | Integers | Address Width: This parameter defines the address width of the AXI4-Lite Interfaces. It can range from 1 to 64. | | |

Chapter 3: Port Descriptions

This chapter provides details about the port descriptions for the following interface types:

- AXI4-Lite Core Interfaces
- I/O Signals

3.1 **AXI4-Lite Core Interfaces**

The Data Byte Swap core has an AXI4-Lite Slave Interface to receive data from, and an AXI4-Lite Master Interface to transfer the output data to AXI4-Lite compliant cores. Both the AXI4-Lite interfaces have the same port descriptions but follow a different syntax.

The AXI4-Lite Slave Interface follows the syntax **s_axi*** where 's' indicates Slave Interface while the AXI4-Lite Master Interface follows the syntax **m_axi*** where 'm' indicates Master Interface. The port descriptions for the AXI4-Lite Slave Interface are described in Table 3-1. See the *AMBA AXI4-Lite Specification* for more details on operation of the AXI4-Lite interfaces.

| Table 3-1: AXI4-Lite Interface Port Descriptions | | | | |
|--|-----------|---|--|--|
| Port | Direction | Width | Description | |
| aclk | Input | 1 | Clock | |
| aresetn | Input | 1 | Reset: Active low. | |
| s_axi_awaddr | Input | addr_width generic parameter value | Write Address: Address used for write operations. It must be valid when s_axi_awvalid is asserted and must be held until s_axi_awready is asserted by the AXI4-Lite Data Byte Swap Core. | |
| s_axi_awprot | Input | 3 | Protection: The AXI4-Lite Data Byte Swap Core ignores these bits. | |
| s_axi_awvalid | Input | 1 | Write Address Valid: This input must be asserted to indicate that a valid write address is available on s_axi_awaddr. The AXI4-Lite Data Byte Swap Core asserts s_axi_awready when it is ready to accept the address. The s_axi_awvalid must remain asserted until the rising clock edge after the assertion of s_axi_awready. | |
| s_axi_awready | Output | 1 | Write Address Ready: This output is asserted by the AXI4-Lite Data Byte Swap Core when it is ready to accept the write address. The address is latched when s_axi_awvalid and s_axi_awready are high on the same cycle. | |

| Table 3-1: AXI4-Lite Interface Port Descriptions (Continued) | | | |
|--|-----------|-------|---|
| Port | Direction | Width | Description |
| s_axi_wdata | Input | 32 | Write Data: This data will be written to the address specified by s_axi_awaddr when s_axi_wvalid and s_axi_wready are both asserted. The value must be valid when s_axi_wvalid is asserted and held until s_axi_wready is also asserted. |
| s_axi_wstrb | Input | 4 | Write Strobes: This signal, when asserted, indicates the number of bytes of valid data on the s_axi_wdata signal. Each of these bits, when asserted, indicate that the corresponding byte of s_axi_wdata contains valid data. Bit 0 corresponds to the least significant byte, and bit 3 to the most significant. |
| s_axi_wvalid | Input | 1 | Write Valid: This signal must be asserted to indicate that the write data is valid for a write operation. The value on s_axi_wdata is written into the register at address s_axi_awaddr when s_axi_wready and s_axi_wvalid are high on the same cycle. |
| s_axi_wready | Output | 1 | Write Ready: This signal is asserted by the AXI4-Lite Data Byte Swap Core when it is ready to accept data. The value on s_axi_wdata is written into the register at address s_axi_awaddr when s_axi_wready and s_axi_wvalid are high on the same cycle, assuming that the address has already or simultaneously been submitted. |
| s_axi_bresp | Output | 2 | Write Response: The AXI4-Lite Data Byte Swap Core indicates success or failure of a write transaction through this signal, which is valid when s_axi_bvalid is asserted; 00 = Success of normal access 01 = Success of exclusive access 10 = Slave Error 11 = Decode Error Note: For more details about this signal refer to the AMBA AXI Specification. |
| s_axi_bready | Input | 1 | Write Response Ready: This signal must be asserted by the user logic when it is ready to accept the Write Response. |
| s_axi_bvalid | Output | 1 | Write Response Valid: This signal is asserted by the AXI4-Lite Data Byte Swap Core when the write operation is complete and the Write Response is valid. It is held until s_axi_bready is asserted by the user logic. |

| Та | Table 3-1: AXI4-Lite Interface Port Descriptions (Continued) | | |
|---------------|--|---|---|
| Port | Direction | Width | Description |
| s_axi_araddr | Input | addr_width generic parameter value | Read Address: Address used for read operations. It must be valid when s_axi_arvalid is asserted and must be held until s_axi_arready is asserted by the AXI4-Lite Data Byte Swap Core. |
| s_axi_arprot | Input | 3 | Protection: These bits are ignored by the AXI4-Lite Data Byte Swap Core |
| s_axi_arvalid | Input | 1 | Read Address Valid: This input must be asserted to indicate that a valid read address is available on the s_axi_araddr. The AXI4-Lite Data Byte Swap Core asserts s_axi_arready when it ready to accept the Read Address. This input must remain asserted until the rising clock edge after the assertion of s_axi_arready. |
| s_axi_arready | Output | 1 | Read Address Ready: This output is asserted by the AXI4-Lite Data Byte Swap Core when it is ready to accept the read address. The address is latched when s_axi_arvalid and s_axi_arready are high on the same cycle. |
| s_axi_rdata | Output | 32 | Read Data: This value is the data read from the address specified by the s_axi_araddr when s_axi_arvalid and s_axi_arready are high on the same cycle. |
| s_axi_rresp | Output | 2 | Read Response: The AXI4-Lite Data Byte Swap Core indicates success or failure of a read transaction through this signal, which is valid when s_axi_rvalid is asserted; 00 = Success of normal access 01 = Success of exclusive access 10 = Slave Error 11 = Decode Error Note: For more details about this signal refer to the AMBA AXI Specification. |
| s_axi_rvalid | Output | 1 | Read Data Valid: This signal is asserted by the AXI4- Lite Data Byte Swap Core when the read is complete and the read data is available on s_axi_rdata. It is held until s_axi_rready is asserted by the user logic. |
| s_axi_rready | Input | 1 | Read Data Ready: This signal is asserted by the user logic when it is ready to accept the Read Data. |

3.2 I/O Signals

The I/O port/signal descriptions of the top level module of the AXI4-Lite Data Byte Swap Core are discussed in Table 3-2.

| Table 3-2: I/O Signals | | | |
|--|-----------|-------------|--|
| Port/ Signal Name Type Direction Description | | Description | |
| byte_swap | std_logic | Input | Byte Swap Control Input: This control input is used to control the byte swap operation of the core on the incoming data. 0 = No byte swap 1 = performs byte swap |

Chapter 4: Designing with the Core

This chapter includes guidelines and additional information to facilitate designing with the AXI4-Lite Data Byte Swap Core.

4.1 General Design Guidelines

The AXI4-Lite Data Byte Swap Core provides the required logic to deliver swapped data output based on the control input to the core.

4.2 Clocking

Main Clock: aclk

This clock is used to clock all ports of the core.

4.3 Resets

Main reset: aresetn

This is an active low synchronous reset associated with aclk.

4.4 Interrupts

This section is not applicable to this IP core.

4.5 Interface Operation

AXI4-Lite Interface: This core includes an AXI4-Lite Slave and Master interfaces which are described in Section 3.1.

4.6 Programming Sequence

This section is not applicable to this IP core.

4.7 Timing Diagrams

This section is not applicable to this IP core.

This page is intentionally blank

Chapter 5: Design Flow Steps

5.1 Pentek IP Catalog

This chapter describes customization and generation of the Pentek AXI4-Lite Data Byte Swap Core. It also includes simulation, synthesis, and implementation steps that are specific to this IP core. This core can be generated from the Vivado IP Catalog when the Pentek IP Repository has been installed. It will appear in the IP Catalog list as **px_axil_byteswap_v1_0** as shown in Figure 5-1.


IP Catalog ? _ _ _ Z X Search: Q-Interfaces Cores **→** ^1 AXI4 Name Status License px_axil_decompose_v1_0 AXI4 Production Included px_axil_i2c_mstr_v1_0 AXI4 Production Included Included px_axil_nativefifo_ctlr_v1_0 AXI4 Production 至 px axis abs v1 0 Production Induded AXI4-Stream Included P2 px_axis_compose_v1_0 AXI4-Stream Production px_axis_dacflowctl_1_v1_0 Included AXI4, AXI4-Stream Production X px_axis_ddr2wave_1_v1_0 Included AXI4, AXI4-Stream Production px_axis_decfir32_1_v1_0 AXI4, AXI4-Stream Production Included The no savie decomposes with A AVIA_Straam Draduction Included Details Name: px_axis_abs_v1_0 Version: 1.0 (Rev. 4) Interfaces: AXI4-Stream px_axis_abs_v1_0 Description: Status: Production Induded License: Change Log: View Change Log Vendor: Pentek, Inc.

Figure 5-1: AXI4-Lite Data Byte Swap Core in Pentek IP Catalog

5.1 Pentek IP Catalog (continued)

When you select the **px_axil_byteswap_v1_0** core, a screen appears that shows the core's symbol and the core's parameters (see Figure 5-2). The core's symbol is the box on the left side.

Figure 5-2: AXI4-Lite Data Byte Swap Core IP Symbol



5.2 User Parameters

The user parameters of this core are described in Section 2.5 of this user manual.

5.3 Generating Output

For more details about generating and using IP in the Vivado Design Suite, refer to the *Vivado Design Suite User Guide - Designing with IP*.

5.4 Constraining the Core

This section contains information about constraining the AXI4-Lite Data Byte Swap Core in Vivado Design Suite.

Required Constraints

The XDC constraints are not provided with the AXI4-Lite Data Byte Swap Core. Clock constraints can be applied in the top-level module of the user design.

Device, Package, and Speed Grade Selections

This IP works for the Kintex Ultrascale FPGAs.

Clock Frequencies

The maximum clock frequency (aclk) for this IP core is 250 MHz.

Clock Management

This section is not applicable for this IP core.

Clock Placement

This section is not applicable for this IP core.

Banking and Placement

This section is not applicable for this IP core.

Transceiver Placement

This section is not applicable for this IP core.

I/O Standard and Placement

This section is not applicable for this IP core.

5.5 Simulation

This section is not applicable to this IP core.

5.6 Synthesis and Implementation

For details about synthesis and implementation see the *Vivado Design Suite User Guide - Designing with IP*.

Page 20

This page is intentionally blank