

# IP CORE MANUAL



## PCI Express Requester Interface Gasket IP

px\_pcie\_rqrc\_gskt

**PENTEK**

Pentek, Inc.  
One Park Way  
Upper Saddle River, NJ 07458  
(201) 818-5900  
<http://www.pentek.com/>

Copyright © 2016

### **Manual Revision History**

<b><u>Date</u></b>	<b><u>Version</u></b>	<b><u>Comments</u></b>
12/09/16	1.0	Initial Release

### **Legal Notices**

The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Pentek products. To the maximum extent permitted by applicable law: (1) Materials are made available “AS IS” and with all faults, Pentek hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Pentek shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in conjunction with, the Materials (including your use of Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage and loss was reasonably foreseeable or Pentek had been advised of the possibility of the same. Pentek assumes no obligation to correct any error contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the materials without prior written consent. Certain products are subject to the terms and conditions of Pentek’s limited warranty, please refer to Pentek’s Ordering and Warranty information which can be viewed at <http://www.pentek.com/contact/customerinfo.cfm>; IP cores may be subject to warranty and support terms contained in a license issued to you by Pentek. Pentek products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for the use of Pentek products in such critical applications.

### **Copyright**

Copyright © 2016, Pentek, Inc. All Rights Reserved. Contents of this publication may not be reproduced in any form without written permission.

### **Trademarks**

Pentek, Jade, and Navigator are trademarks or registered trademarks of Pentek, Inc.

ARM and AMBA are registered trademarks of ARM Limited. PCI, PCI Express, PCIe, and PCI-SIG are trademarks or registered trademarks of PCI-SIG. Xilinx, Kintex UltraScale, Vivado, and Platform Cable USB are registered trademarks of Xilinx Inc., of San Jose, CA.

# Table of Contents

---



---

Page

## IP Facts

Description.....	5
Features.....	5
<b>Table 1-1: IP Facts Table.....</b>	<b>5</b>

## Chapter 1: Overview

1.1	Functional Description .....	7
	<b>Figure 1-1: PCI Express Requester Interface Gasket Core Interfaces .....</b>	<b>7</b>
	<b>Figure 1-2: PCI Express Requester Interface Gasket Core Interface Example.....</b>	<b>8</b>
1.2	Applications.....	8
1.3	System Requirements .....	8
1.4	Licensing and Ordering Information .....	9
1.5	Contacting Technical Support .....	9
1.6	Documentation.....	9

## Chapter 2: General Product Specifications

2.1	Standards .....	11
2.2	Performance.....	11
2.2.1	Maximum Frequencies .....	11
2.3	Resource Utilization .....	11
	<b>Table 2-1: Resource Usage and Availability .....</b>	<b>11</b>
2.4	Limitations and Unsupported Features.....	11
2.5	Generic Parameters.....	12

## Chapter 3: Port Descriptions

3.1	AXI4-Stream Core Interfaces .....	13
3.1.1	PCIe Requester Request (PCIE_RQ) Interfaces .....	13
	<b>Table 3-1: PCIe Requester Request Interface Port Descriptions .....</b>	<b>13</b>
3.1.2	PCIe Requester Completion (PCIE_RC) Interfaces .....	16
	<b>Table 3-2: PCIe Requester Completion Interface Port Descriptions .....</b>	<b>16</b>

# Table of Contents

---



---

Page

## Chapter 4: Designing with the Core

4.1	General Design Guidelines .....	19
4.2	Clocking .....	19
4.3	Resets .....	19
4.4	Interrupts .....	19
4.5	Interface Operation.....	19
4.6	Programming Sequence .....	20
4.7	Timing Diagrams .....	20

## Chapter 5: Design Flow Steps

	<b>Figure 5-1: PCI Express Requester Interface Gasket Core in Pentek IP Catalog.....</b>	<b>21</b>
	<b>Figure 5-2: PCI Express Requester Interface Gasket Core IP Symbol .....</b>	<b>22</b>
5.2	User Parameters .....	22
5.3	Generating Output.....	22
5.4	Constraining the Core .....	23
5.5	Simulation .....	23
5.6	Synthesis and Implementation .....	23

## IP Facts

### Description

Pentek's Navigator™ PCI Express (PCIe®) Requester Interface Gasket Core acts as a bridge between the Requester Interfaces of the Xilinx® Gen3 Integrated Block for PCI Express IP Core and any AXI4-Stream Interface compliant core in the user design. This core serves as a gasket to reconcile the non-standard **tkeep** and **tready** AXI4-Stream signals of the Xilinx PCIe Core.

This core complies with the ARM® AMBA® AXI4 Specification. This product specification defines the hardware interface, software interface, and parameterization options for the PCI Express Requester Interface Gasket Core.

### Features

- Supports 256-bit wide Requester interfaces
- Supports address-aligned mode only

Table 1-1: IP Facts Table	
Core Specifics	
Supported Design Family <sup>a</sup>	Kintex® Ultrascale
Supported User Interfaces	AXI4-Stream
Resources	See <a href="#">Table 2-1</a>
Provided with the Core	
Design Files	VHDL
Example Design	Not Provided
Test Bench	Not Provided
Constraints File	Not Provided <sup>b</sup>
Simulation Model	N/A
Supported S/W Driver	N/A
Tested Design Flows	
Design Entry	Vivado® Design Suite 2016.3 or later
Simulation	Vivado VSim
Synthesis	Vivado Synthesis
Support	
Provided by Pentek <a href="mailto:fpgasupport@pentek.com">fpgasupport@pentek.com</a>	

a.For a complete list of supported devices, see the [Vivado Design Suite Release Notes](#).

b.Clock constraints can be applied at the top level module of the user design.

***This page is intentionally blank***

## Chapter 1: Overview

### 1.1 Functional Description


The Xilinx Gen3 Integrated Block for PCI Express (PCIe) IP Core provides AXI4-Stream user interfaces with **tkeep** and **tready** AXI4-Stream signals having formats that differ from the AMBA AXI4-Stream Protocol Specification.

The PCIe Requester Interface Gasket Core is used as an intermediate core between the Xilinx PCIe Core and any AXI4-Stream compliant core of the user design. This core converts the non-standard **tkeep** and **tready** signals from the Requester Interfaces of the Xilinx PCIe Core into standard AXI4-Stream signals, which can be connected to any AXI4-Stream compliant core within the user design, and vice-versa.

This core uses only the Requester Request (RQ) and Requester Completion (RC) Interfaces of the Xilinx PCIe Core. The Requester Request (**s\_axis\_rq**) and Requester Completion (**m\_axis\_rc**) Interfaces of the Xilinx PCIe Core are connected to the Requester Request (**m\_axis\_pcie\_rq**) and Requester Completion (**s\_axis\_pcie\_rc**) Interfaces of the PCIe Requester Interface Gasket Core, respectively.

Figure 1-1 shows the RC and RQ interface connections from the Xilinx PCIe Core to the PCIe Requester Interface Gasket Core, using Vivado IP Integrator.


**Figure 1-1: PCI Express Requester Interface Gasket Core Interfaces**



## 1.1 Functional Description (continued)

Figure 1-2 shows an example application of the PCIe Requester Interface Gasket Core, with the Requester interfaces of the Xilinx PCIe Core connected to the Requester Request Interface of the Pentek AXI4-Stream to PCIe Direct Memory Access (DMA) Core, and the Requester Completion Interface of the Pentek PCIe to AXI4-Stream DMA Core through the PCIe Requester Interface Gasket Core.

**Figure 1-2: PCI Express Requester Interface Gasket Core Interface Example**



## 1.2 Applications

The PCI Express Requester Interface Gasket Core can be used to connect the Requester Interfaces of the Xilinx Gen3 Integrated Block for PCI Express Core to any AXI4-Stream Interface compliant core in the user design.

## 1.3 System Requirements

For a list of system requirements, see the [Vivado Design Suite Release Notes](#).



## 1.4 Licensing and Ordering Information

This core is included with all Pentek Navigator FPGA Design Kits for Pentek Jade series board products. Contact Pentek for Licensing and Ordering Information ([www.pentek.com](http://www.pentek.com)).

## 1.5 Contacting Technical Support

Technical Support for Pentek's Navigator FPGA Design Kits is available via e-mail (fpgasupport@pentek.com) or by phone (201-818-5900 ext. 238, 9 am to 5 pm EST).

## 1.6 Documentation

This user manual is the main document for this IP core. The following documents provide supplemental material:

- 1) *Vivado Design Suite User Guide: Designing with IP*
- 2) *Vivado Design Suite User Guide: Programming and Debugging*
- 3) *ARM AMBA AXI4 Protocol Version 2.0 Specification*  
<http://www.arm.com/products/system-ip/amba-specifications.php>
- 4) *Xilinx Gen 3 Integrated Block for PCI Express IP Core*

***This page is intentionally blank***

## Chapter 2: General Product Specifications

---

### 2.1 Standards

The PCI Express Requester Interface Gasket Core has bus interfaces that comply with the [ARM AMBA AXI4-Stream Protocol Specification](#).

### 2.2 Performance

The performance of the PCIe Requester Interface Gasket Core is limited only by the FPGA logic speed. The values presented in this section should be used as an estimation guideline. Actual performance can vary.

#### 2.2.1 Maximum Frequencies

The PCIe Requester Interface Gasket Core is designed to meet a target frequency of 250 MHz on a Kintex Ultrascale -2 speed grade FPGA. 250 MHz is typically the PCIe AXI bus clock frequency.

### 2.3 Resource Utilization

The resource utilization of the PCI Express Requester Interface Gasket Core is shown in [Table 2-1](#). Resources have been estimated for the Kintex Ultrascale XCKU060 -2 speed grade device. These values were generated using the Vivado Design Suite.

Table 2-1: Resource Usage and Availability	
Resource	# Used
LUTs	1

**NOTE:** Actual utilization may vary based on the user design in which the PCI Express Requester Interface Gasket Core is incorporated.

### 2.4 Limitations and Unsupported Features

- The PCIe Requester Interface Gasket Core does not support the Completer Interfaces of the Xilinx PCIe Core.
- This core supports only the Requester Interfaces of the Xilinx PCIe Core which are configured for a width of 256 bits, and are operating in the address-aligned mode.

## 2.5 Generic Parameters

This section is not applicable to this IP core.

## Chapter 3: Port Descriptions

This chapter provides details about the port descriptions for the following interface types:

- [AXI4-Stream Core Interfaces](#)

### 3.1 AXI4-Stream Core Interfaces

The PCI Express Requester Interface Gasket Core has the following AXI4-Stream Interfaces, used to receive and transfer data streams.

- PCIe Requester Request (PCIE\_RQ) Interfaces: These are the interfaces through which PCIe read and write requests from the user design are received and transferred to the Xilinx PCIe Core.
- PCIe Requester Completion (PCIE\_RC) Interfaces: These are the interfaces through which completion TLPs to the PCIe read requests are received from the Xilinx PCIe Core and transferred to the user design.

#### 3.1.1 PCIe Requester Request (PCIE\_RQ) Interfaces

The PCIe Requester Interface Gasket Core has an AXI4-Stream PCIe RQ Slave Interface used to receive Requester read and write request packets from the user design, and an AXI4-Stream PCIe RQ Master interface to transfer the requests to the Xilinx PCIe Core. The PCIe Requester Interface Gasket core converts the formats of only the **tkeep** and **tready** signals from the user design into formats compatible with the Requester Request Interface of the Xilinx PCIe Core. The AXI4-Stream PCIe RQ Master Interface of this core is directly compatible with the Xilinx PCIe Core Requester Request Interface in address-aligned mode.

[Table 3-1](#), defines the ports in the PCIe Requester Request Interfaces of the PCIe Requester Interface Gasket Core. See the Requester Request section of the [Xilinx Gen3 Integrated Block for PCI Express Product Guide](#) for more details.

Table 3-1: PCIe Requester Request Interface Port Descriptions			
Port	Direction	Width	Description
<b>AXI4-Stream Slave Interface</b>			
<b>aclk</b>	Input	1	<b>Clock:</b> 250 MHz

Table 3-1: PCIe Requester Request Interface Port Descriptions (Continued)			
Port	Direction	Width	Description
<b>AXI4-Stream Slave Interface (continued)</b>			
<b>s_axis_pcie_rq_tdata</b>	Input	256	<b>Requester Request Data Bus:</b> This is the Requester request data from the user design. It has a fixed width of 256 bits and is therefore only compatible with 256-bit wide implementations of the Xilinx PCIe Core. This data follows address-aligned mode. This input is directly mapped to the data bus across the PCIe Requester Request AXI4-Stream Master Interface of this core.
<b>s_axis_pcie_rq_tlast</b>		1	<b>TLAST Indication for the Requester Request Data:</b> The user design asserts this signal in the last cycle of a data transfer to indicate the end of the packet. This input signal is directly mapped to the <b>tlast</b> signal across the PCIe Requester Request AXI4-Stream Master Interface of this core.
<b>s_axis_pcie_rq_tvalid</b>			<b>Requester Request Data Valid:</b> The user design asserts this signal to indicate valid data on the <b>s_axis_pcie_rq_tdata</b> bus. This signal is directly mapped to the <b>tvalid</b> signal across the PCIe Requester Request AXI4-Stream Master Interface of this core.
<b>s_axis_pcie_rq_tuser</b>		60	<b>Requester Request User Data:</b> This signal contains the sideband information for the data being received. This signal is valid when <b>s_axis_pcie_rq_tvalid</b> is High. This input is directly mapped to the <b>tuser</b> data bus across the PCIe Requester Request AXI4-Stream Master Interface of this core.
<b>s_axis_pcie_rq_tkeep</b>		32	<b>TKEEP Indication for the Requester Request Data:</b> The assertion of bit <i>i</i> of this bus during a transfer indicates that dword <i>i</i> (in this case a dword is 8 bits) of the <b>s_axis_pcie_rq_tdata</b> bus contains valid data. This bit is set to 1 contiguously for all dwords, starting from the first dword of the descriptor to the last dword of the payload. Thus, <b>s_axis_pcie_rq_tkeep</b> is set to all 1s in all beats of a packet, except in the final beat when the total size of the packet is not a multiple of the width of data bus.
<b>s_axis_pcie_rq_tready</b>	Output	1	<b>Requester Request Ready:</b> This signal is asserted by the Xilinx PCIe Core to indicate that it is ready to accept the data from the user design. Data is received across this interface when both <b>s_axis_pcie_rq_tready</b> and <b>s_axis_pcie_rq_tvalid</b> are High on the same cycle. If the Xilinx PCIe Core deasserts the ready signal when <b>s_axis_pcie_rq_tvalid</b> is High, the user design maintains the data on the bus and keeps the valid signal asserted until the PCIe core has asserted the ready signal. The non-standard, 4-bit <b>tready</b> output signal from the Xilinx PCIe Core is received by the PCIe Requester Request Interface Gasket Core via the PCIe Requester Request AXI4-Stream Master Interface. It is then converted to a standard 1-bit <b>tready</b> signal by the PCIe Requester Interface Gasket Core, and transferred to the user design across this slave interface.

Table 3-1: PCIe Requester Request Interface Port Descriptions (Continued)			
Port	Direction	Width	Description
<b>AXI4-Stream Master Interface</b>			
<b>m_axis_pcie_rq_tdata</b>	Output	256	<b>Requester Request Data Bus:</b> This output to the Xilinx PCIe Core contains the Requester Request data from the user design. It has a fixed width of 256 bits and is therefore only compatible with 256-bit wide implementations of the PCIe core. This data follows address-aligned mode.
<b>m_axis_pcie_rq_tlast</b>		1	<b>TLAST Indication for the Requester Request Data:</b> The user design asserts this signal in the last cycle of a data transfer, to indicate the end of the packet.
<b>m_axis_pcie_rq_tvalid</b>			<b>Requester Request Data Valid:</b> The user design asserts this signal to indicate valid data on the <b>m_axis_pcie_rq_tdata</b> signal.
<b>m_axis_pcie_rq_tuser</b>		60	<b>Requester Request User Data:</b> This signal contains the sideband information for the data on the <b>m_axis_pcie_rq_tdata</b> bus. This signal is valid when <b>m_axis_pcie_rq_tvalid</b> is High.
<b>m_axis_pcie_rq_tkeep</b>		8	<b>TKEEP Indication for the Requester Request Data:</b> The assertion of bit <i>i</i> of this bus during a transfer indicates that dword <i>i</i> (in this case dword is 32 bits) of the <b>m_axis_pcie_rq_tdata</b> bus contains valid data. This bit is set to 1 contiguously for all dwords, starting from the first dword of the descriptor to the last dword of the payload. Thus, <b>m_axis_pcie_rq_tkeep</b> is set to all 1s in all beats of a packet, except in the final beat when the total size of the packet is not a multiple of the width of data bus. The input standard 32-bit <b>tkeep</b> signal from the user design is received by the PCIe Requester Interface Gasket Core via the PCIe Requester Request AXI4-Stream Slave Interface. The PCIe Requester Interface Gasket Core converts this signal to a non-standard, 8-bit <b>tkeep</b> signal required by the Xilinx PCIe Core and transmits it across this master interface.
<b>m_axis_pcie_rq_tready</b>	Input	4	<b>Requester Request Ready:</b> This signal is asserted by the Xilinx PCIe Core to indicate that it is ready to accept the data from the user design. Data is received across the interface when both <b>m_axis_pcie_rq_tready</b> and <b>m_axis_pcie_rq_tvalid</b> are High on the same cycle. If the Xilinx PCIe Core deasserts the ready signal when <b>m_axis_pcie_rq_tvalid</b> is High, the user design maintains the data on the bus and keeps the valid signal asserted until the Xilinx PCIe Core has asserted the ready signal.

### 3.1 AXI4-Stream Core Interfaces (continued)

#### 3.1.2 PCIe Requester Completion (PCIE\_RC) Interfaces

The PCI Express Requester Interface Gasket Core has an AXI4-Stream PCIe RC Slave Interface to receive Requester read completion TLPs from the Xilinx PCIe core, and an AXI4-Stream PCIe RC Master Interface to transfer the completions TLPs to the user design. The PCIe Requester Interface Gasket Core converts the format of the **tkeep** signal from the Requester Completion Interface of the Xilinx PCIe Core into standard AXI4-Stream format, and transfers the signal across the AXI4-Stream Master Interface to the user design. The AXI4-Stream PCIe RC Slave Interface is directly compatible with the Xilinx PCIe Core Requester Completion Interface in address-aligned mode.

[Table 3-2](#) defines the ports in the PCIe Requester Completion Interfaces of the PCIe Requester Interface Gasket Core. See the Requester Completion section of the [Xilinx Gen3 Integrated Block for PCI Express Product Guide](#) for more details.

Table 3-2: PCIe Requester Completion Interface Port Descriptions			
Port	Direction	Width	Description
<b>AXI4-Stream Slave Interface</b>			
<b>acclk</b>	Input	1	<b>Clock: 250MHz</b>
<b>s_axis_pcie_rc_tdata</b>		256	<b>Requester Completion Data Bus:</b> This is the input completion data from the Xilinx PCIe Core. It has a fixed width of 256 bits and follows address-aligned mode. This input is directly mapped to the data bus across the PCIe Requester Completion AXI4-Stream Master Interface of this core.
<b>s_axis_pcie_rc_tlast</b>		1	<b>TLAST Indication for the Requester Completion Data:</b> The Xilinx PCIe Core asserts this signal in the last cycle of a data transfer to indicate the end of the packet. This input signal is directly mapped to the <b>tlast</b> signal across the PCIe Requester Completion AXI4-Stream Master Interface of this core.
<b>s_axis_pcie_rc_tvalid</b>			<b>Requester Completion Data Valid:</b> The Xilinx PCIe Core asserts this signal to indicate valid data on the <b>s_axis_pcie_rc_tdata</b> signal. This signal is directly mapped to the <b>tvalid</b> signal across the PCIe Requester Completion AXI4-Stream Master Interface of this core.
<b>s_axis_pcie_rc_tuser</b>		75	<b>Requester Completion User Data:</b> This signal contains the sideband information for the data being received. This signal is valid when <b>s_axis_pcie_rc_tvalid</b> is High. This input is directly mapped to the <b>tuser</b> data bus across the PCIe Requester Completion AXI4-Stream Master Interface of this core.



Table 3-2: PCIe Requester Completion Interface Port Descriptions (Continued)			
Port	Direction	Width	Description
<b>AXI4-Stream Slave Interface (continued)</b>			
<b>s_axis_pcie_rc_tkeep</b>	Input	8	<b>TKEEP Indication for the Requester Completion Data:</b> The assertion of bit <i>i</i> of this bus during a transfer indicates that the dword <i>i</i> (in this case a dword is 32 bits) of the <b>s_axis_pcie_rc_tdata</b> bus contains valid data. This bit is set to 1 contiguously for all dwords, starting from the first dword of the descriptor to the last dword of the payload. Thus, <b>s_axis_pcie_rc_tkeep</b> is set to all 1s in all beats of a packet, except in the final beat when the total size of the packet is not a multiple of the width of data bus. The non standard, 8-bit, <b>tkeep</b> signal from the Xilinx PCIe Core is converted to standard 32-bit <b>tkeep</b> signal by the PCIe Requester Interface Gasket Core, and transferred to the user design across the PCIe Requester Completion AXI4-Stream Master Interface of the core.
<b>s_axis_pcie_rc_tready</b>	Output	1	<b>Requester Completion Ready:</b> This signal is asserted by the user design to indicate that it is ready to accept the data from the Xilinx PCIe Core. Data is received across this interface when both <b>s_axis_pcie_rc_tready</b> and <b>s_axis_pcie_rc_tvalid</b> are High on the same cycle. If the user design deasserts the ready signal when <b>s_axis_pcie_rc_tvalid</b> is High, the Xilinx PCIe Core maintains the data on the bus and keeps the valid signal asserted until the ready signal is asserted by the user design.
<b>AXI4-Stream Master Interface</b>			
<b>m_axis_pcie_rc_tdata</b>	Output	256	<b>Requester Completion Data Bus:</b> This output contains the Requester Completion data from the Xilinx PCIe Core. It has a fixed width of 256 bits and follows address-aligned mode.
<b>m_axis_pcie_rc_tlast</b>		1	<b>TLAST Indication for the Requester Completion Data:</b> The Xilinx PCIe Core asserts this signal in the last cycle of a data transfer to indicate the end of the packet.
<b>m_axis_pcie_rc_tvalid</b>			<b>Requester Completion Data Valid:</b> The Xilinx PCIe Core asserts this signal to indicate valid data on <b>m_axis_pcie_rc_tdata</b> bus.
<b>m_axis_pcie_rc_tuser</b>		75	<b>Requester Completion User Data:</b> This signal contains the sideband information for the data on the <b>m_axis_pcie_rc_tdata</b> bus. This signal is valid when <b>m_axis_pcie_rc_tvalid</b> is High.

Table 3-2: PCIe Requester Completion Interface Port Descriptions (Continued)			
Port	Direction	Width	Description
<b>AXI4-Stream Master Interface (continued)</b>			
<b>m_axis_pcie_rc_tkeep</b>	Output	32	<b>TKEEP Indication for the Requester Completion Data:</b> The assertion of bit <i>i</i> of this bus during a transfer indicates that dword <i>i</i> (in this case a dword is 8 bits) of the <b>m_axis_pcie_rc_tdata</b> bus contains valid data. This bit is set to 1 contiguously for all dwords, starting from the first dword of the descriptor to the last dword of the payload. Thus, <b>m_axis_pcie_rc_tkeep</b> is set to all 1s in all beats of a packet, except in the final beat when the total size of the packet is not a multiple of the width of data bus.
<b>m_axis_pcie_rc_tready</b>	Input	1	<b>Requester Completion Ready:</b> This signal is asserted by the user design to indicate that it is ready to accept the data from the Xilinx PCIe Core. Data is received across this interface when both <b>m_axis_pcie_rc_tready</b> and <b>m_axis_pcie_rc_tvalid</b> are High on the same cycle. If the user design deasserts the ready signal when <b>m_axis_pcie_rc_tvalid</b> is High, the Xilinx PCIe Core maintains the data on the bus and keeps the valid signal asserted until the user design has asserted the ready signal. This input signal is directly mapped to the <b>tready</b> signal across the PCIe Requester Completion AXI4-Stream Slave Interface of this core.

## Chapter 4: Designing with the Core

---

This chapter includes guidelines and additional information to facilitate designing with the PCI Express Requester Interface Gasket Core.

### 4.1 General Design Guidelines

The PCIe Requester Interface Gasket Core provides the required logic to connect the Requester Request and Requester Completion Interfaces of the Xilinx PCIe Core to any AXI4-Stream compliant core in the user design by making the necessary changes to the format of the **tkeep** and **tready** signals. For more details on Requester Interfaces of the Xilinx PCIe Core, refer to the [Xilinx Gen3 Integrated Block for PCI Express Product Guide](#).

### 4.2 Clocking

Main Clock: **aclk**

This 250 MHz main clock is used to clock all ports on the PCIe Requester Interface Gasket core.

### 4.3 Resets

This section is not applicable to this IP core.

### 4.4 Interrupts

This section is not applicable to this IP core.

### 4.5 Interface Operation

**PCIe Requester Request (PCIE\_RQ) Interfaces:** These interfaces of the PCIe Requester Interface Gasket core are associated with **aclk**. The AXI4-Stream Master RQ interface is directly compatible with the Xilinx PCIe Core's Requester Request Bus when the Xilinx PCIe Core is set up in the address-aligned mode with a 256-bit wide data bus. For more details about this interface refer to [Section 3.1.1](#).

**PCIe Requester Completion (PCIE\_RC) Interfaces:** These interfaces of the PCIe Requester Interface Gasket core are associated with **aclk**. The AXI4-Stream Slave RC interface is directly compatible with the Xilinx PCIe Core's Requester Completion Bus when the Xilinx PCIe Core is set up in the address-aligned mode with a 256-bit wide data bus. For more details about this interface refer to [Section 3.1.2](#).

## **4.6 Programming Sequence**

This section is not applicable to this IP core

## **4.7 Timing Diagrams**


This section is not applicable to this IP core

## Chapter 5: Design Flow Steps

### 5.1 Pentek IP Catalog

This chapter describes customization and generation of the Pentek PCI Express Requester Interface Gasket Core. It also includes simulation, synthesis, and implementation steps that are specific to this IP core. This core can be generated from the Vivado IP Catalog when the Pentek IP Repository has been installed. It will appear in the IP Catalog list as **px\_pcie\_rqrc\_gskt\_v1\_0** as shown in Figure 5-1.


**Figure 5-1: PCI Express Requester Interface Gasket Core in Pentek IP Catalog**



## 5.1 Pentek IP Catalog (continued)

When you select the **px\_pcie\_rqrc\_gskt\_v1\_0** core, a screen appears that shows the core's symbol and the core's parameters (see [Figure 5-2](#)). The core's symbol is the box on the left side.

**Figure 5-2: PCI Express Requester Interface Gasket Core IP**



## 5.2 User Parameters

This section is not applicable to this IP core

## 5.3 Generating Output

For more details about generating and using IP in the Vivado Design Suite, refer to the [Vivado Design Suite User Guide - Designing with IP](#).

## 5.4 Constraining the Core

This section contains information about constraining the PCI Express Requester Interface Gasket Core in Vivado Design Suite.

### Required Constraints

The XDC constraints are not provided with the PCI Express Requester Interface Gasket Core. Clock constraints can be applied in the top level module of the user design.

### Device, Package, and Speed Grade Selections

This IP is compatible with Kintex Ultrascale FPGAs.

### Clock Frequencies

The clock frequency (**aclk**) for this IP core is 250 MHz.

### Clock Management

This section is not applicable for this IP core.

### Clock Placement

This section is not applicable for this IP core.

### Banking and Placement

This section is not applicable for this IP core.

### Transceiver Placement

This section is not applicable for this IP core.

### I/O Standard and Placement

This section is not applicable for this IP core.

## 5.5 Simulation

This section is not applicable for this IP core.

## 5.6 Synthesis and Implementation

For details about synthesis and implementation see the [Vivado Design Suite User Guide - Designing with IP](#).

***This page is intentionally blank***