

Handbook of
Marine HIL simulation laboratory
and
Marine cybernetics laboratory

January 26, 2015

Introduction

Structure

Hva skal
denne
labben
handle
om?

Part I explains the concepts and motivations for real-time and hardware-in-the-loop (HIL) testing.

Part II describes the laboratory facilities and equipment. A general overview of hardware and software.

Part III is a user guide intended for students of the course. Step-by-step instructions for development and deployment of programs to the real-time controller are given. Lower level details, intended for laboratory assistants and customized use, are given in Part V.

Part IV holds the exercise texts for TMR4243 Marine Control Systems II.

Contents

I Theory	7
1 Realtime	7
2 HIL	7
2.1 Real-time computing	8
2.2 SIL	8
2.3 Model-in-the-loop	8
II Laboratory description	9
3 Marine HIL simulation laboratory	9
3.1 Hardware	9
3.1.1 cRIO-9024	9
3.2 Software	9
3.2.1 MATLAB	10
3.2.2 LabVIEW	10
3.2.3 VeriStand	10
3.2.4 NI MAX	10
3.2.5 Qualisys positioning system	10
3.3 Communication	10
4 Marine cybernetics laboratory	11
4.1 CSE1 - CS Enterprise I	11
4.2 Qualisys positioning system	11
4.3 Communication	11
4.4 Towing carriage	12
4.5 Wave generator	13
4.5.1 First order Stoke waves	13
4.5.2 Irregular waves	13
III Laboratory user guide	14
5 HIL simulation and testing	14
5.1 Simulink model adaptation and compilation	14
5.1.1 Modeling	14
5.1.2 Model configuration	15
5.1.3 Build	15
5.2 Model deployment	17
5.3 System interfacing	20
5.3.1 Development for new algorithms in modules in Simulink .	20
5.3.2 Development with structural changes in I/O or Labview UI	20
5.4 Deploying basic VI	21
6 Model scale testing (CSE1)	23
6.1 Ship launching procedure - before sailing	23

6.1.1	Power connection	23
6.1.2	Communication test	23
6.2	Ship docking procedure - after sailing	25
6.2.1	Template: DP control system	25
7	Troubleshooting	25
IV	TMR4243 exercises and expected results	26
8	Pendulum lab	26
9	Non-minimum phase lab	27
10	Estimation lab	28
11	The guidance lab	29
V	Equipment setup and configuration	30
A	cRIO	30
A.1	Ethernet ports	30
A.1.1	Primary	30
A.1.2	Secondary ethernet port	30
A.2	Update cRIO software	31
A.2.1	Update	31
A.2.2	NI Veristand Engine	34
A.3	Installing custom device driver	35
A.3.1	Creating custom device driver	38
A.3.2	PWM output	38
A.3.3	Analog input	38
A.4	Veristand FPGA programming	38
A.4.1	Create Labview FPGA target and XML	38
A.4.2	Install in veristand	49
A.4.3	Ticks og sånt	49
B	Raspberry Pi	51
B.1	Raspbian installation and setup	51
B.1.1	Download operating system and utilities	51
B.1.2	Write image to SD card	51
B.1.3	Terminal access	52
B.1.4	Finalize configuration	53
B.1.5	Transfer files to RPi from computer	54
B.1.6	Set fixed IP address	54
B.2	Sixaxis installation and configuration	55
B.2.1	Download and install bluetooth support	55
B.2.2	Bluetooth pairing	55
B.2.3	Joystick manager system service	56
B.2.4	Joystick signal server	56

C CSE1	58
C.1 Control software	58
C.2 Actuators	59
C.2.1 Motors	59
C.2.2 Servos	59
C.3 Midtstilling av styrbord VSP:	59
C.3.1 Servo u_1	59
C.3.2 Servo u_2	60
C.3.3 Servo u_3	60
C.3.4 Servo u_4	60
D Qualisys	61
VI Miscellaneous	62
E HIL lab and MC lab device network addresses	62
F Personnel and literature	65
F.1 Points of contact	65
F.2 Publications	65
F.3 Specialization projects and master theses	65
G Maintenance	66
H Suppliers	66
I YouTube demonstration	66
J To do list	66
K Software	66
K.1 Order of installation	67
K.2 needed	67

Nomenclature

cRIO National Instruments compact reconfigurable input/output real-time embedded industrial controller

CSE1 Cybership Enterprise 1

HIL Hardware-in-the-loop

MC Marine cybernetics

RPi Raspberry Pi single-board computer

VI virtual instrument, a LabVIEW program

Part I

Theory

1 Realtime

<http://www.ni.com/white-paper/3938/en/>

<http://www.ni.com/white-paper/14238/en/>

2 HIL

Smogeli, Fremtidens verifikasjon av kontrollsystemer for Skip og offshorefartøy

DNV, Hardware in the Loop Testing (HIL)

Johansen, Sørensen, Experiences with HIL Simulator Testing of Power Management Systems

Smogeli, Introduction to third- party HIL testing

Johansen, Fossen, Vik, Hardware-in-the-loop Testing of DP systems

Pivano, Experiences from seven years of DP software testing

DNV, Rules for Classification of Ships (Part 6, Ch 22)

Ambrosovskaya, Approach for Advanced Testing of DP Control System

Selvam, System Verification Helps Validate Complex Integrated Systems

A. Veksler prøeforelesning:

- Increased complexity marine vessels increases the need for testing and verification.
- A reasonably new approach to this is Hardware-In-the-Loop testing, or HIL.
- Widely used in the automotive industry
- Can be seen as something in between simulation testing and full scale testing
 - More realistic than a simulation, less realistic than a full-scale testing
 - Mathematical models of the systems that are not included as hardware.
- A real-time simulator, constructed by hardware and software, that is
 - configured for the control system under consideration
 - embedded in external hardware

- and interfaced to the target system or component through appropriate I/O
- Advantages:
 - Another layer of independent verification
 - Allows testing emergency procedures that would be too dangerous on a real vessel
- Disadvantages:
 - Initial investment to set up a HIL simulator for a particular system. The resources could be spent on simulation testing or full scale testing.
 - Supplements, but does not replace, proper software design techniques
 - * As with all software testing, it typically executes only a fraction of the control system code.

Asgeir

- HIL testing is accomplished by connecting a simulation PC in the system's communication network.
- Inputs to the equipment under test are simulated.
- The controllers respond as they would in a dynamic environment.
- Simulator responds to output from the controllers as the dynamic system would
- Software (core SW and/or configuration) errors are exposed.

2.1 Real-time computing

2.2 SIL

2.3 Model-in-the-loop

Part II

Laboratory description

3 Marine HIL simulation laboratory




Figure 1: HIL setup

The lab consists of three equivalent setups, as illustrated in Figure 1, each including

- Sony Sixaxis wireless gamepad for PlayStation 3 (PS3)
- Raspberry Pi with Bluetooth dongle
- National Instruments (NI) cRIO-9024 compact reconfigurable input/output embedded real-time control and acquisition device
- Dell Latitude E6440 laptop

And what can we do with it

- k _____

Hva brukes
det enkelte
program-
met til?

3.1 Hardware

3.1.1 cRIO-9024

The CompactRIO system's rugged hardware architecture includes I/O modules, a reconfigurable FPGA chassis, and an embedded controller. Additionally, CompactRIO is programmed with NI LabVIEW graphical programming tools and can be used in a variety of embedded control and monitoring applications. For more info vistit the producer website

Sakset fra
ni.com/compactrio

3.2 Software

Only PC software, RPI and cRIO software in appendix.

MATLAB	Mathworks	Modelling
LabVIEW	National Instruments	
VeriStand	National Instruments	Interfacing, Real-time testing and simulation
NI MAX	National Instruments	Measurement & Automation Explorer: configurering av cRIO
Qualisys?		

Table 1: Software

3.2.1 MATLAB

Hva brukes
det enkelte
programmet til?

3.2.2 LabVIEW

LabVIEW - Real time module

National Instruments real-time technology offers reliable, deterministic performance for your time-critical applications. Use the LabVIEW Real-Time Module to develop and deploy complex real-time systems quickly and efficiently to the CompactRIO microprocessor.

3.2.3 VeriStand

3.2.4 NI MAX

3.2.5 Qualisys positioning system

The positioning system works by tracking reflectors placed on the ship with the use of high speed cameras.

Qualisys consists of three systems

- Qualisys Oqus: The cameras used to register/see the IR markers
- Qualisys Motion Capture Systems: is the system that process the data from Oqus
- Qualisys Track Manager: The userinterface to interact with Motion Capture System

3.3 Communication

.VxWorks RT targets - .out

4 Marine cybernetics laboratory

The Marine Cybernetics Laboratory is the newest test basin at the Marine Technology Centre. It is located in what was originally a storage tank for ship models made of paraffin wax.

As the name indicates, the facility is especially suited for tests of marine control systems, due to the relatively small size and advanced instrumentation package. It is also suitable for more specialised hydrodynamic tests, mainly due to the advanced towing carriage , which has capability for precise movement of models in 6 degrees of freedom.

The MCLab is operated by the Department of Marine Technology, and has been a Marie Curie EU Training Site (2002-2008). It is mainly used by Master and PhD-students, but it is also available for MARINTEK and external users.

The software in use was developed using rapid prototyping techniques and automatic code generation under Matlab/Simulink and Opal. The target PC onboard the vessel runs the QNX real-time operating system while experimental results are presented in real-time on a host PC using Labview.

Sakset
rett fra
nettiden
<http://www.ntnu.edu/imt/cybernetics-lab>

4.1 CSE1 - CS Enterprise I



Figure 2: C/S Enterprise I

Control system

PWM

Digital output

4.2 Qualisys positioning system

4.3 Communication

For communication with the ship, the wireless network HILLab is used




Figure 3: CSE1 - Hardware




Figure 4: CSE1 setup




Figure 5: Towing carriage

4.4 Towing carriage

Carriage : towing speed 2 m/s, 5 (6) DOFs forced motions Current generation: 0-0.15m/s




Figure 6: Towing carriage

4.5 Wave generator

The wave generator is located at the end of the tank and is operated from its own computer. It has the capability to create first order Stoke waves or irregular recreate different wave spectras such as JONSWAP or PM spectras.

Significant wave height $H_s = 0.3$ [m] with period T between 0.6 [s] and 1.5 [s]

4.5.1 First order Stoke waves

First order stoke waves are regular linear waves. Very nice to do calculations with, but not so representative for real life conditions. Described by potential theory

4.5.2 Irregular waves

Part III

Laboratory user guide

5 HIL simulation and testing

Complete the following steps to convert your model you created in The MathWorks, Inc. Simulink® software into a compiled model that runs on RT targets.

5.1 Simulink model adaptation and compilation

5.1.1 Modeling

In order for the model to interact with VeriStand, special input and output blocks must be added to the block diagram¹. These are found in the Simulink Library Browser under NI VeriStand Blocks.




Figure 7: Integrator function block parameters

If the simulation is to be run with different initial conditions, one possible method is to allow external reset of the integrators. This is done right-click the integrator and selecting Block Parameters (Integrator) in the drop-down menu. Here, the reset condition is set. The initial condition source should be external, as in Figure 7.

¹Ordinary input/source and output/sink blocks could be used at the diagram top level. However, subsystem ports are only available when using the VeriStand blocks.




Figure 8: Simulink model for offline simulation




Figure 9: Simulink model for adjusted for compilation

Example: For a simple pendulum, $\dot{\omega} = -\frac{g}{l} \sin(\theta) - \frac{k}{ml^2} \omega + \frac{F_{fan}}{ml} \cos(\theta)$, the offline simulation block diagram could look as Figure 8. Figure 9 shows the same system adapted for VeriStand input, including reset and initial conditions, and output. The VeriStand blocks are yellow. ω_0 and θ_0 are ports corresponding to the initial conditions ($\omega(0), \theta(0)$). The integrators take these values whenever reset is rising or falling.

5.1.2 Model configuration

The code generation toolbox to compiles the Simulink to a output shared library in *.out format². Model configuration parameters must be adjusted before generating, or building, the code.

The solver stop time should be `inf` (infinity) if the model is supposed to run until it is otherwise interrupted. The solver type must be fixed step. If your model only performs arithmetical operations, such as a mapping or transformation module, the discrete solver should be used. If the model contains continuous states, i.e. if you have integrators, choose some differential equation solver such as `ode3` or `ode4`. See Figure 10.

The correct target file should be selected depending on the desired file type, as in Figure 11 . For *.out, select `NIVeriStand_VxWorks.tlc`. For *.dll, select `NIVeriStand.tlc`.

5.1.3 Build

The build output is placed in a subfolder in the MATLAB Current Folder. The desired folder must therefore be active in the MATLAB main window, as

²The *.out format is for targets running Wind River VxWorks real-time operating system (RTOS) such as cRIO-9024, while dynamic link libraries in *.dll format are for targets running IntervalZero Phar Lap ETS RTOS such as cRIO-9081.




Figure 10: Simulink configuration parameters - solver




Figure 11: Simulink configuration parameters - target selection

in Figure 13, before compiling. The build subfolder name is [simulink model name]_niVeriStand_VxWorks_rtw.

The build is done in in Simulink, eighter by the key combination **CTRL+B**, through the meny **Code >C/C++ Code >Build model**, or by pushing the icon button.




Figure 12: Simulink model configuration - NI configuration




Figure 13: Matlab console

5.2 Model deployment

Simulations are set up, deployed and interfaced through VeriStand.

Figure 14 shows the start screen. Already configured projects can be run directly from here, or reconfigured. To deploy model for the first time

1. Select New NI VeriStand Project. Give a suitable name and location.
2. In the project explorer
3. In System Explorer




Figure 14: VeriStand




Figure 15: VeriStand Project Explorer

Veristand osv




Figure 16: VeriStand - System Explorer




Figure 17: VeriStand - System Explorer Model

5.3 System interfacing

work space

5.3.1 Development for new algorithms in modules in Simulink

5.3.2 Development with structural changes in I/O or Labview UI

5.4 Deploying basic VI

1. Open LabVIEW
2. Create project
3. Blank project
4. In the left pane tree, right-click Project: XXX, New -> Targets and devices
5. Keep setting Existing target or device, Discover an existing target(s) or device(s)
6. In the tree, expand Real-Time CompactRIO, wait for search and select the cRIO
7. In the Project Explorer, drag and drop the VI to the device
8. Right-click the VI, Run

NI VeriStand FPGA-Based I/O Interface Tools <https://decibel.ni.com/content/docs/DOC-13815>

Integrating and Executing Models http://zone.ni.com/reference/en-XX/help/372846G-01/veristand/models_overview/

Considerations for Integrating Models from The MathWorks, Inc. Simulink® Software (Model Interface Toolkit) http://zone.ni.com/reference/en-XX/help/374160A-01/vsmithelp/mit_models.mdl/

Using Models from The MathWorks, Inc. Simulink® Software (Model Interface Toolkit) http://zone.ni.com/reference/en-XX/help/374160A-01/vsmithelp/mit_model_from.mdl/

Simulation Models http://zone.ni.com/reference/en-XX/help/372846G-01/veristand/simulation_models_se/

Developing a PWM Interface using LabVIEW FPGA <http://www.ni.com/white-paper/3254/en/>

Using LabVIEW VIs as Models http://zone.ni.com/reference/en-XX/help/372846G-01/veristandmerge/model_from_lv/

6 Model scale testing (CSE1)

6.1 Ship launching procedure - before sailing

6.1.1 Power connection

Bytte batterier med de som lader.

Batteries should be placed as in Figure 3

1. Main battery
 - (a) Connect positive battery terminal (“RED-port” at portside) to wire with red isolation
 - (b) Connect negative battery terminal (“BLACK-port” at starboard) to black isolation
2. Vente til BlueTooth blinker jevnt blått
3. Slå på Sixaxis, bekreftelse (ujevn blinking på dongel)
4. Servo battery
 - (a) Connect positive battery terminal (“RED-port” at portside) to wire with red isolation
 - (b) Connect negative battery terminal (“BLACK-port” at starboard) to black isolation³

Power confirmation status lights:

1. one at bow in a purple box for indicating power to tunnel thruster
2. two close to “Main battery”, one on each side for each Voith Schneider propeller

Communication confirmation:

1. The indicators on “ACT/LiNK” port 1 should light up (green) to indicate communication with “HILLab”

6.1.2 Communication test

The ping command-line utility is used to verify that the laptop has connection to the cRIO.

Use the command with the CSE1 cRIO IP address

```
ping 192.168.0.77
```

The result should be as in Figure 18.

³it should not matter in which order it is done, but from experience connecting “RED-wire” before “BLACK-wire” gives a much higher probability for communication with the CompactRIO on CyberShip Enterprise 1 (99-100%’ish) than connecting the “BLACK-wire” before the “RED-wire” (25%ish), and it is a habit to connect main before the servo, since main powers “CompactRIO” while servo powers “D-Link wireless bridge”




Figure 18: Ping result OPPDATER!!!

- Open “Command Promt”

– write: ping 192.168.0.77

A successfull ping should return somthing like

```
C:\Documents and Settings\mcl>ping 102.168.0.77
```

```
Pinging 192.168.0.77: bytes=32 time = 5ms TTL=64
Pinging 192.168.0.77: bytes=32 time = 5ms TTL=64
Pinging 192.168.0.77: bytes=32 time = 5ms TTL=64
Pinging 192.168.0.77: bytes=32 time = 2ms TTL=64
```

```
Ping statistics for 192.168.0.77:
Packets: Sent = 4, Received = 4, Lost = 0 <0% loss>,
Approximate round trip times in milli-seconds:
Minimum =2ms, Maximum = 5ms, Average = 4ms
```

1. The most imprtant thing is that you receive packets in return, the time might vary but the important thing is that it responds to the ping.
2. If Lost = 100% meaning no repons means either “Laptop” or “CompactRIO” is unable to communicate with “HILlab”.

Troubleshooting

1. Check Laptop is connected to wireless network “HILLab”, if not connect to it “HILLab”
2. Check ACT/LiNK” port 1 are showing activity e.g. are lit, blinking, if not check ethernet cable is connected to “ACT/LiNK” port 1 and to the “D-Link Wireless Bridge” if not connect to those Battery gives power to “CompactRIO” and “D-Link”, lights/indicators are lit/blinking if not check wiring
3. Check battery voltages, “Main battery” should be 10 Volt or more, maximum around 13 Volt, regular 11 to 12 Volt, low 10 Volt “Servo battery” should be in 5 Volt or more, max around 6.4 Volt, regular around 6 Volt

The PS3 controller has to be turned on when the PI is started up. And it takes about 1 minute from power up until the script is running. Nothing says that the script is supposed to start when playstation is activated

6.2 Ship docking procedure - after sailing

Turn of Sixaxis (hold PS button until red LEDs stop blinking). Sett til lading

6.2.1 Template: DP control system

7 Troubleshooting

typiske feil

batteri

nettverk

Sixaxis will sometimes only charge through PC USB-port. Not RPi nor USB charger.

Part IV

TMR4243 exercises and expected results

8 Pendulum lab

Adjust Simulink model for VeriStand.

Deploy

Create suitable workspace

Actuate fan manually.

Simulate to get same results as Simulink.

Export data

Try with handed out model (surprises).

9 Non-minimum phase lab

10 Estimation lab

11 The guidance lab

Part V

Equipment setup and configuration

A cRIO

A.1 Ethernet ports

The cRIO has two Ethernet ports the primary communicates with the PC and the secondary with the Raspberry PI.

A.1.1 Primary

Set fixed IP, set fixed IP on HIL-computers

A.1.2 Secondary ethernet port

Enabling the port

1. Start *NI MAX*
2. In the left pane tree, select the cRIO under *Remote Systems*
3. Open the *Network Settings* tab (located at the bottom of the window)
4. Set *Adapter Mode* to *TCP/IP Network*
5. Set *Configure IPv4 Address* to *Static*




Figure 19: NI MAX - Network Settings

A.2 Update cRIO software

To be able to run the models on the cRIO, the software version on the cRIO and PC must match. In addition you must install the NI Veristand Engine. Software changes on the cRIO is handled in NI Max.

A.2.1 Update

1. Open NI Max
2. Find your cRIO on the left hand side and click it
3. Click Software, and then Add/Remove Software located on the top pane, see Figure 20
4. A new window will now open. Choose the option that matches your LabVIEW/Veristand edition (in our case 14.0 or 14.0.1) under LabVIEW Real-Time 14.0.0 and click next. See Figure 21
5. Click next without making any changes22
6. Click next without making any changes23
7. Wait for the installation to finish and the cRIO to reboot




Figure 20: NI MAX - Software Update 1




Figure 21: NI MAX - Software Update 1




Figure 22: NI MAX - Software Update 3




Figure 23: NI MAX - Software Update 4

A.2.2 NI Veristand Engine

1. Repeat step 1-3 from the previous guide
2. Now you choose Custom Software installation in the menu, see Figure 24
3. Ignore the warning, See Figure 25
4. Locate NI Veristand Engine 2014 0.0 and click install feature. See Figure 26
5. Click your way through the rest of the installation and let the cRIO reboot.




Figure 24: NI MAX - NI Veristand Engine installation 1




Figure 25: NI MAX - NI Veristand Engine installation 1




Figure 26: NI MAX - NI Veristand Engine installation 1

A.3 Installing custom device driver

In order to use a RPi to send joystick commands to the cRIO it is necessary to build a custom device driver. In our case Torgeir Wahl has built a driver, and this guide will show how to install the driver.

The first step is to copy the whole directory (folder named WL_Joystick) of the custom device driver into the correct directory on your computer:

C:\Users\Public\Documents\National Instruments\NI VeriStand 2014\Custom Devices

The directory should now contain something like Figure 27.




Figure 27: Custom device folder

The next step is to add custom device to your project. This is done in the system explorer, which is found as seen in Figure 28.




Figure 28: VeriStand launch system explorer

When in the system explorer, adding the custom device should be as simple as right clicking the custom device pane and choosing WL_Joystick, as in Figure 29. If you do not find the custom device WL_Joystick, the most likely problem is that the placement of the custom device folder from step 1 is wrong.




Figure 29: Custom device selection

If the installation is successful you should be able to see WL_Joystick folder under custom devices as seen in the red box in Figure 30. Here you will also see the different inputs from the custom device, in this case it is joystick axis.

To connect the joystick to the input ports of the Simulink model. You open the system configuration mappings (click the button marked by the arrow in Figure 30).




Figure 30: VeriStand




Figure 31: VeriStand System Configuration Mappings

You simply find the ports you would like to connect, mark them and click the connect button. Figure 31 a joystick output is connected to a input port on the Simulink model.

A.3.1 Creating custom device driver

Torgeir Wahl has built the custom device driver for taking Oqus and PS3 controller input to Veristand

A.3.2 PWM output

VeriStand FPGA programming LabView -> Create project -> All -> NI VeriStand FPGA project -> Compact RIO -> Discover existing system -> Velge eget utstyr -> Vente på discovering -> I Project explorer *.vi (er bitfilen) *.fpgaconfig (egentlig XML) Endre på *.vi Fjerne overfølgige pakker Oppdatere antall pakker i XML-filen og fjerne pakker som ikke er aktuelle, oppdatere tall på beholdte pakker. Kompiler

Kopier bit-file ut i samme mappe som *.fpgaconfig I System explorer, FPGA -> Add FPGA target -> Finne *.fpgaconfig

A.3.3 Analog input

Eirik:
FPGA-
greier osv

A.4 Veristand FPGA programmering

In order to access the analogue and digital I/O modules on our cRIO from Veristand, it is necessary to create a FPGA target in Labview with Labview and you will have to write a custom XML file.

A.4.1 Create Labview FPGA target and XML

If you do not haav a Veristand FPGA target at your disposal, follow the steps below. If you have a target available and just need to install it in NI Veristand, please jump to the next subsection

1. Open LabVIEW and create new project. We have done this in LabVIEW 2013 because of some instalation issues with LabVIEW 2014, but the procedure should be the same for both editions.
2. Choose NI Veristand FPGA Project in project templates and proceed.
3. Choose CompactRIO Reconfigurable Embedded System and click next.
4. You will now get the choice between letting LabVIEW detect your cRIO system or configure it yourself. If you are connected to the cRIO and it has all of the I/O ports connected, the option “Discover existing system” is simpler and therefore recommended. If you do not have your cRIO connected choose “Create new system”, this is the version that will be worked through here.
5. Select your controller, in our case cRIO-9024.

6. Select your FPGA target, in our case cRIO-9113.
7. Then you select your I/O modules to the correct slots. In our case NI 9215 in slot 1 and NI 9474 in slot 4.
8. You are now finished with configuring your project. Press next.
9. The project menu will now appear and should look something like Figure 41. Select the LabVIEW VI as demonstrated our is called Custom Personality FPGA.vi
10. The UI window will now present itself, select window and show block diagram.
11. You should now see a block diagram similar to Figure 42. You will now have to redesign this to look like Figure 43. This will be valid for our system, if you have different I/O modules the block diagram need to reflect this.
12. Now, return to the Project explorer and select Build Specifications and Custom Personality FPGA
13. A new window will open. Check that the name and project path is correct and press build.
14. Select your preferred compile server. The compilation process will take quite some time (approx 15-30 min).
15. When the compilation process is finished, the last step is to edit the automatically generated XML file. You will now have to find you project directory in Windows. Here there will be a folder called bitfiles which contains the files you compiled in the last step, there will also be a .XML file. The point of editing this file is to match the actually compiled VI, meaning the packets must match the connected I/O. The recommended way to edit the file is to copy our XML file from: Dropbox\TMR4243 - LAB\04 cRIO software\FPGA IO. You will have to make sure that the name of your bitfile matches the name in the XML file as seen in Figure 48, also make sure the I/O modules matches your setup.
16. Copy the bitfiles from the bitfile folder to the level above so that the bitfile aand the XML file is in the same folder.

Documentation: <https://decibel.ni.com/content/docs/DOC-13815>




Figure 32: Create Labview FPGA target and XML - 1




Figure 33: Create Labview FPGA target and XML - 2




Figure 34: Create Labview FPGA target and XML - 3




Figure 35: Create Labview FPGA target and XML - 4




Figure 36: Create Labview FPGA target and XML - 5




Figure 37: Create Labview FPGA target and XML - 6




Figure 38: Create Labview FPGA target and XML - 7




Figure 39: Create Labview FPGA target and XML - 8




Figure 40: Create Labview FPGA target and XML - 9




Figure 41: Create Labview FPGA target and XML - 10




Figure 42: Create Labview FPGA target and XML - 11




Figure 43: Create Labview FPGA target and XML - 12




Figure 44: Create Labview FPGA target and XML - 13




Figure 45: Create Labview FPGA target and XML - 14




Figure 46: Create Labview FPGA target and XML - 15





Figure 47: Create Labview FPGA target and XML - 16



```

C:\Users\mclab\Dropbox\TMR4243 - LAB\04 cRIO software\FPGA IO\cRIO-9113 Custom Personality\fgaconfig - Notepad...
File Edit Search View Encoding Language Settings Macro Run Plugins Window 
File Open Save Save As Find Replace Go To Insert Copy Cut Copy All Paste Undo Redo 
cRIO-9113 Custom Personality\fgaconfig | 
1 <?xml version='1.0' standalone='yes' ?>
2 <?xmlstylesheet type="text/xsl" href="NI VeriStand FPGA DMA.xsl'?>
3 <FFGADMAChannelData xmlns:xsi = "http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="NI VeriStand FPGA DMA.xsd">
4
5      <!-- This is a sample XML file for specifying the content of the DMA bitstreams.  Comments are welcome.
6      Many of the elements are optional.  The comment will specify if an element is optional or required.
7      tag is left out. -->
8
9      <Version>2.0</Version>  <!--Version of XML file.  Always 2.0. -->
10
11     <Bitfile>cRIO-9113 Custom Personality.lvbitx</Bitfile>
12         <!--Optional: Name of bitfile.  The default value is the same name as this file,
13             extension .lvbitx.  The bitfile must be in same directory as this file. -->
14
15     <Categories>  <!--Beginning of defining Categories-->
16         <!--Optional: Categories describes the hierarchy of the channels used in System
17             the hierarchy will be inferred based on the Category tags on the individual channels
18             for all folders that are not found in the Categories section, but referenced by a
19
20             <Category>  <!--Beginning of Inputs Category-->
21                 <!--Category is a single level of the hierarchy.  It can specify a descriptive
22                     name or zero or more contained category -->
23
24                 <Name>Input</Name>  <!--The name as the category should be displayed in the LabVIEW interface-->
25                 <Description>This section contains all the inputs from the FPGA Board.</Description>
26
27                 <Category>  <!--Analog Input Category-->
28                     <Name>Analog</Name>
29                     <Description>This section contains all the analog inputs from the FPGA Board.</Description>
30                     <Symbol>AI</Symbol>
31
32             <Category>  <!--Digital Input Category-->
33                 <Name>Digital</Name>
34                 <Description>This section contains all the digital inputs from the FPGA Board.</Description>
35                 <Symbol>DI</Symbol>
36
37         <Category>  <!--PWM Input Category-->
38
39

```

Figure 48: Create Labview FPGA target and XML - 17

A.4.2 Install in veristand

The Veristand software does not recognize the physical I/O components of the cRIO. It is necessary to write a specific FPGA mapping for the specific setup. This results in a XML file that maps the ports.

To add this file to your Veristand project, enter the system explorer and find the FPGA pane under *targets\controller\hardware\chassis*, as seen in figure 49.




Figure 49: FPGA1

The next step is to find your XML file. In this case called cRIO-9113 Ex, it is very important that the XML file is placed on level above the FPGA bitfile folder in the directory system, as the files are really being used are the FPGA bitfiles.

The menu in should now look something like Figure 50, here you can see the analogue input signals and the digital output PWM signals. These can again be linked to other signals as seen in Figure31.

PWM

A.4.3 Ticks og sånt

tick = FPGA clock pulse

$$\text{tick in seconds} = \frac{1}{\text{frequency}} = \frac{1}{40MHz} = \frac{1}{40 * 10^6} = 25 * 10^{-9} = 25ns$$




Figure 50: FPGA2




Figure 51: FPGA3

output at 50 Hz demands output every

$$\frac{40MHz}{50Hz} = \frac{40 * 10^6}{50} = 800000 \text{ tick}$$

B Raspberry Pi

B.1 Raspbian installation and setup

This section describes how to install and access the Raspbian operating system on the RPi from a Windows computer. The operations are also possible from an OSX or Linux computer.

B.1.1 Download operating system and utilities

Download and extract the newest Raspbian⁴ operating system (OS) image.

Necessary utilities for the setup are

- Win32 Disk Imager⁵ to write the OS image to the RPi SD card
- Advanced IP scanner⁶ to find the RPi address on the network
- Putty terminal emulator⁷ for SSH connection
- WinSCP⁸ for file transfer

Windows	Linux, OSX
Win32 Disk Imager	dd
Advanced IP scanner	nmap
Putty	ssh
WinSCP	sftp

Table 2: RPi installation and setup utilities

See Table ?? for a list of the equivalent software for OSX and Linux.

B.1.2 Write image to SD card

Since the .iso file is raw, it needs to be written to the SD card in way that makes it bootable. Win32 Disk Imager does this.




Figure 52: Disk Imager

⁴raspberrypi.org/downloads

⁵sourceforge.net/projects/win32diskimager

⁶by Famatech, advanced-ip-scanner.com

⁷www.chiark.greenend.org.uk/~sgtatham/putty/download.html

⁸by Martin Prikryl, winscp.net/eng/download.php

Run the program as administrator. Select the correct image file and device, as in Figure 52. Make sure that you have selected the correct drive before you push WRITE.

Once the write is complete, insert the SD card in the RPi and boot.

B.1.3 Terminal access

RPi can be accessed through the network, i.e. without having to directly connect a monitor and keyboard.




Figure 53: Advanced IP Scanner

At first boot, the RPi by default waits to be assigned an IP address by DHCP. If this address is not known, scan the network with Advanced IP Scanner. It is advisable to sort the results by manufacturer since it is fixed (*Raspberry Pi Foundation*). The name is typically *raspberrypi*. See Figure 53.



Figure 54: Putty settings

Once the IP is known, it is specified in the Putty settings, as in Figure 54, and a connection can be opened.

```

pi@raspberrypi: ~
login as: pi
pi@129.241.141.64's password:
Linux raspberrypi 3.12.28+ #709 PREEMPT Mon Sep 8 15:28:00 BST 2014 armv6l

The programs included with the Debian GNU/Linux system are free software;
the exact distribution terms for each program are described in the
individual files in /usr/share/doc/*copyright.

Debian GNU/Linux comes with ABSOLUTELY NO WARRANTY, to the extent
permitted by applicable law.

NOTICE: the software on this Raspberry Pi has not been fully configured. Please
run 'sudo raspi-config'

pi@raspberrypi: ~

```

Figure 55: SSH connection

The default login is **pi**, and the default password **raspberry**. Figure 55 shows the terminal output on first login.

B.1.4 Finalize configuration




Figure 56: RPi configuration tool

Enter the

`sudo raspi-config`

command to start the RPi Software Configuration Tool, as in Figure 56. Use the menu to apply the following

1. Update configuration tool: 8 Advanced Options >A9 Update
2. Change password: 2 Change User Password
3. Expand filesystem: 1 Expand Filesystem >Finish

Exit the configuration tool and select YES for reboot. Reconnect through Putty.

Finally, update the repository package lists and upgrade all packages currently installed on the RPi:

```
sudo apt-get update  
sudo apt-get upgrade -y
```

This process took approximately 10 minutes on a 90 Mbps internet connection.

B.1.5 Transfer files to RPi from computer

WinSCP can be used to transfer files to the RPi. This is useful for instance when transferring code, or when the RPi is not directly connected to the internet.

B.1.6 Set fixed IP address

When the RPi is connected directly to the cRIO or computer, a fixed IP is necessary since there is no DHCP server in that network. During most of this setup, however, it is preferable to keep the default DHCP assigned IP setting.

To set a fixed IP

1. Open the network interface configuration information file for editing

```
sudo nano /etc/network/interfaces
```

2. Alter the eth0 settings from `dhcp` to `static` and add address and netmask as

```
auto eth0  
iface eth0 inet static  
    address 192.168.1.22  
    netmask 255.255.255.0
```

3. Save the changes by the key combination `CTRL+X`.

The new IP is applied on the next reboot.

B.2 Sixaxis installation and configuration

This section describes how to install and configure the Sixaxis gamepad for Bluetooth connection to the RPi, and how to add a server for sending joystick signals to the cRIO.

B.2.1 Download and install bluetooth support

BlueZ is the official Linux Bluetooth stack. It provides support for core Bluetooth layers and protocols.

To download and install, type

```
sudo apt-get install bluez-utils bluez-compat bluez-hcidump  
libusb-dev libbluetooth-dev joystick checkinstall -y
```

The process takes a few minutes.




Figure 57: Bluetooth configuration tool

To confirm the installation, use the `hciconfig` command to print name and basic information about Bluetooth devices installed in the system. The output should include UP RUNNING PSCAN, as in Figure 57. If instead it says DOWN, some error has occurred.

Most experienced errors were due to typos.

B.2.2 Bluetooth pairing

Sixaxis does not support the standard Bluetooth pairing procedure, instead, pairing is done over USB. The `sixpair` command-line utility⁹ searches USB buses for Sixaxis devices and tells them to connect to a new Bluetooth master.

Download and compile the program by the following commands:

```
wget http://www.pabr.org/sixlinux/sixpair.c  
gcc -o sixpair sixpair.c -lusb
```

Connect the Sixaxis by USB before running the pairing utility

```
sudo ./sixpair
```

The output should be similar to

```
Current Bluetooth master: 00:02:72:BF:BC:8F  
Setting master bd_addr to: 00:02:72:BF:BC:8F
```

⁹by Pabr Technologies, www.pabr.org

The addresses at the end of each line will only be the same if you have already paired the Sixaxis with the Bluetooth dongle. First time they will be different.

The Sixaxis USB cable may now be disconnected.

B.2.3 Joystick manager system service

QtSixA¹⁰ reads the Sixaxis signals and makes them available to other programs. This program needs to run automatically whenever the RPi is booted.

To download the program, type

```
wget http://sourceforge.net/projects/qtsixa/files/QtSixA%201.5.1/QtSixA-1.5.1-src.tar.gz
```

To install, type

```
tar xfvz QtSixA-1.5.1-src.tar.gz
cd QtSixA-1.5.1/sixad
make
sudo mkdir -p /var/lib/sixad/profiles
sudo checkinstall -y
```

Update the system service list with sixad driver and reboot

```
sudo update-rc.d sixad defaults
sudo reboot
```

To test the program, turn on the Sixaxis (round PS button in the middle) and start the test program

```
sudo jstest /dev/input/js0
```

The terminal should now fill up with numbers that change as you move the analogue sticks and press the buttons on the Sixaxis. Exit the program by the key combination CTRL+C.

B.2.4 Joystick signal server

A server must run to make joystick signals available over the RPi ethernet port. This should also start whenever the RPi is booted.

Transfer the source file `jscont.c` to the RPi (see Section B.1.5), then compile:

```
g++ -o jscont jscont.c
```

To verify that the program runs correctly, turn off (hold PS3 button for about 10 seconds) the previously paired Sixaxis and start the program

```
./jscont
```

The program should then wait until you turn on the Sixaxis before giving output similar to Figure 58. To exit the server use the key combination CTRL+C.

¹⁰the Sixaxis Joystick Manager by falkTX, qtsixa.sourceforge.net

```

pi@raspberrypi ~
pi@raspberrypi: ~ ./jscont
JoyStick C/S Controller. Version: TWa20150106
JoyStick detected: Sony Computer Entertainment Wireless Controller
    27 axis
    19 buttons

using port #51717
waiting for new client...

```

Figure 58: Joystick signal server test

Next, disable login at start-up in the bootup service description `inittab`:

1. Open the file for editing
`sudo nano /etc/inittab`
2. Change the line that reads

```
1:2345:respawn:/sbin/getty --noclear 38400 tty1
```

by adding `--autologin pi` to get

```
1:2345:respawn:/sbin/getty --autologin pi --noclear 38400 tty1
```

Warning: Typos here may result consequences hard to correct.

3. Save and exit the changes by the key combination `CTRL+X`.

Finally, add `jscont` to the login execution file:

1. Open the file for editing
`sudo nano /home/pi/.bashrc`
2. At the very end of the file, add
`sudo ./jscont`
3. Save the changes by the key combination `CTRL+X`.

RPi should now be sending joystick signals at start-up.

C CSE1

C.1 Control software




Figure 59: NI MAX - Network Settings

From	Sixaxis gamepad	sixaxis2ualphaomega	ualphaomega2pwm	FPGA	CSE1
To	sixaxis2ualphaomega	ualphaomega2pwm	FPGA	Digital out	
<i>L2_{cont}, R2_{cont}</i>	<i>u_{BT}</i>	<i>pwm_{BT}</i>	<i>pwm0</i>	Bow	
<i>arrow_up arrow_down</i>	<i>ω_{VSP1}</i>	<i>pwm_{VSP1}</i>	<i>pwm1</i>	VSP1	
	<i>ω_{VSP2}</i>	<i>pwm_{VSP2}</i>	<i>pwm2</i>	VSP2	
<i>PosXLeft, PosYLeft</i>	<i>u_{VSP1}α_{VSP1}</i>	<i>pwm_{servo1}</i>	<i>pwm4</i>	servo1	
		<i>pwm_{servo2}</i>	<i>pwm5</i>	servo2	
<i>PosXRight, PosYRight</i>	<i>u_{VSP2}α_{VSP2}</i>	<i>pwm_{servo3}</i>	<i>pwm6</i>	servo3	
		<i>pwm_{servo4}</i>	<i>pwm7</i>	servo4	

Table 3: Connections

cRIO Analog inn	CSE1 actuator
AI0	6V Battery
AI1	Unknown
AI2	Unknown
AI3	12V Battery

Table 4: Connections

Increased servo percentage results in clockwise? motion.

Hysteresis on motors

cRIO digital out	CSE1 actuator
pwm0	Bow thruster motor
pwm1	VSP1 motor
pwm2	VSP2 motor
pwm3	not in use
pwm4	servo1
pwm5	servo2
pwm6	servo3
pwm7	servo4

Table 5: Connections

C.2 Actuators

C.2.1 Motors

C.2.2 Servos

Ikke lineært, ikke rett frem.

Foreslått metode

direction	VSP1		VSP2	
	servo1 [%]	servo2 [%]	servo3 [%]	servo4 [%]
N	4.25	5.20	4.95	3.85
NE	4.30%	4.50	5.60	3.90
E	4.90%	4.05	5.89	4.38
SE	5.40%	4.10	5.60	5.00
S	5.99	4.70	4.95	5.50
SW	5.75	5.50	4.35	5.40
W	5.25	5.75	4.15	4.85
NW	4.60	5.65	4.20	4.30
Origo	4.90	4.82	4.83	4.52

Table 6: Servo pwm ranges

C.3 Midtstilling av styrbord VSP:

Midtstilling av styrbord VSP:

Servonummerering fra Veristand/Simulink

C.3.1 Servo u_1

Midtstilt = -0.186 (PWM out 5 = 4,975%)

Babord OK = -1, PWM out 5 = 5,7

Styrbord = 0,77 PWM out 5 = 4,08

C.3.2 Servo u_2

Midtstilt = -0.141 (PWM out 4 = 5,143%)

max AKTERUT = 0.695, PMW OUT 4 = 5,78%

Max forut = -0,915, PWM OUT 4 = 4,43%

C.3.3 Servo u_3

- Midtstillt på 0,353 (PWM Out 6 = 4,96%)

Tar ikke i kanten mot babord (Servo u.3 = 1, PWM out 6 = 4,4%)

Tar mot styrbord kant ved PWM out 6 = 5,87%, Servo u_3 = 0,443

Nye PWM Grenser [0,042, 0,058], endret i look up table i Simulink

C.3.4 Servo u_4

- Midtstillt på 0,253 (PWM out 7 = 4,6%)

Max forut = 0,729 (PWM 7 = 3,93%)

Max akterut = 0,5 (PWM 7 = 5,55%)

Look up tabeller oppdatert, ser ok ut.

- Litt bom på midtpunkt babord

Babord VSP vibrerer også en del under kjøring.

Servonummerering fra Veristand/Simulink

D Qualisys

calibration

leverer med 50Hz på nettet

Part VI

Miscellaneous

E HIL lab and MC lab device network addresses


RPi	192.168.1.22	for all
cRIO secondary ethernet	192.168.1.21	for all
cRIO primary ethernet	192.168.0.71 192.168.0.72 192.168.0.73 192.168.0.77	iimt-HILLab1-cRIO iimt-HILLab2-cRIO iimt-HILLab3-cRIO CSE1
Computer	192.168.0.41 192.168.0.42 192.168.0.43 192.168.0.	iimt-HILLab1-PC iimt-HILLab2-PC iimt-HILLab3-PC MClab
Subnet mask	255.255.255.0	for all

Table 7: IP addresses

All RPis have the same IP address, but there is no IP conflict since the cRIO-RPi networks are separate and closed. The same goes for the cRIO secondary ethernet ports

Note: to connect the RPi directly to the computer, both need to be on the same domain and the computer IP thus needs to change to 192.168.**1**.xx.





(a) Measurements (b) Second extrapolation

Figure 61: Servo, rod position tuning




Figure 62: Servo, rod position tuning




Figure 63: FPGA2

F Personel and literature

F.1 Points of contact

Håkon Nødset Skåtun Hakon.Nodset.Skatun@km.kongsberg.com, built CSE1

Øivind Kåre Kjerstad Build CSE1

Torgeir Wahl Custom devices (Qualisys client, Sixaxis client), Sixaxis RPi server

Dinh Nam Tran oppryddingsarbeid

Andreas Orsten brukt mye, skrevet artikkel om sleping av isberg

Robert Kanajus rkajanu@gmail.com brukt HIL-lab og Minerva

Eirik Valle Teaching assistant TMR4243, Sixaxis for RPi setup

Andreas Reason Dahl andreas.r.dahl@ntnu.no, Laboratory assistant TMR4243

Jostein Follestad Teaching assistant TMR4243, CS1E HIL model

Fredrik Sandved Teaching assistant TMR4243, Custom displays

F.2 Publications

2014

Andreas Orsten, Petter Norgren, Roger Skjetne, LOS guidance for towing an iceberg along a straight-line path. Proceedings of the 22nd IAHR International Symposium on ICE 2014 (IAHR-ICE 2014).

F.3 Specialization projects and master theses

2011

Håkon Nødset Skåtun Development of a DP system for CS Enterprise I with Voith Schneider thrusters. Master thesis.

2013

Nam Dinh Tran Development of a modularized control architecture for CS Enterprise I for path-following based on LOS and maneuvering theory. Specialization project.

2014

Andrea Orsten Automatic Reliability-based Control of Iceberg Towing in Open Waters. Master thesis and poster.

Nam Dinh Tran Line-Of-Sight-based maneuvering control design, implementation, and experimental testing for the model ship C/S Enterprise I. Master thesis.

G Maintenance

Oil VSP

H Suppliers

Laptops	Dell
cRIO	National Instruments
VSP	Thrusters were ordere at www.cornwallmodelboats.co.uk/ acatalog/voith_schottel.html . Per 2014, availability is variable.

Table 8: Suppliers

I YouTube demonstration

<http://www.youtube.com/watch?v=MiESJsIZ004>

J To do list

- Etablere fargekoder for simulinkblokker (spesielt “ikke røre”-farge)
- Konsekvent notasjon: C/S Enterprise 1 eventuelt CSE1
- Forklaring av hva realtime betyr i HW og SW
- Troubleshooting-prosedyrer for de vanligste feilene
- Implementere “fail to zero” for når kommunikasjonen avbrytes.
- legge til IMU/gyro på båten

K Software

Compatibility between software is very important, See NI VeriStand Version Compatibility KnowledgeBase¹¹.

¹¹<http://digital.ni.com/public.nsf/allkb/2AE33E926BF2CDF2862579880079D751>

K.1 Order of installation

1. Microsoft .NET
2. Microsoft SDK
3. Matlab
4. Labview
5. Veristand

(a) Including NI VeriStand Model Framework!

K.2 needed

- Matlab
- Labview
- LabVIEW development system
- LabVIEW Real-Time Module
- LabVIEW FPGA Module (recommended)
- NI-RIO driver
- VeriStand