

Xilinx and networking

Gordon Brebner Xilinx Labs 10 December 2014

Networking and FPGAs

Number One market for FPGAs

- Wired telecommunications
- Wireless telecommunications
- Data center

Traditional emphasis

- Physical interfacing flexible input/output for evolving standards
- Prototyping

➤ Enhanced emphasis

- Packet processing
- Software-like programmability at hardware-like line rates

Packet processing research in Xilinx Labs Data Plane department

- ➤ Cycle with two stages:
 - First show that FPGA-based packet processing possible at x Gb/s line rate
 - Then implement a design methodology suitable for the software person
- > First generation (1 to 2 Gb/s line rates, 2001-2004)
- ➤ Second generation (10 to 20 Gb/s line rates, 2005-2008)
- ➤ Third generation (100+ Gb/s line rates, 2009 to date)
 - Done: design methodology for 100 to 200 Gb/s line rate
 - Done: feasibility of programmable logic for 400 to 800 Gb/s line rate
 - Research: design methodology for 400 to 800 Gb/s line rate
 - Research: feasibility for up to 1.6 Tb/s line rate

SDNet: Specifying the 'What', not 'How'

Vivado Design Suite for Implementation



- Packet Parsing
- Packet Editing
- Packet Manipulation
- Packet Lookup/Search
- Quality of Service


- 10/40/100G Line Rates
- Policing
- Filtering
- Congestion Management
- Provisioning of Services

- Rapid Programming of 'What' System Requires
- No Need to Understand Chip Architecture
- Automation to Optimize Implementation of Spec
- Code Portability and Scalability Across Line Rates
- Scalable From Core to Edge Applications
- Software Control using Standard SDK and API



'Softly' Defined Line Card


SDNet Based Implementation Flow



"Softly" Defined Linecard

- System Architect Spec → Compiled Optimized Data Path Processing in HW
- <u>Exact</u> Services Implemented Without FPGA Design Expertise Required
- Common IP Framework Simplifies Hardware Engineer IP Integration Task
- Open-ended Framework for Inclusion of Customer Unique, Differentiated IP
- Target Optimal All Programmable Device: Unmatched Flexibility, Performance /Watt

Maximizing Serviceability and Updates



Landing site: xilinx.com/sdnet



Enabling 'Softly' Defined Networks

The Software Defined Specification Environment for Networking (SDNet) in conjunction with Xilinx All Programmable FPGAs and SoCs allows for the creation of 'Softly' Defined Networks, a technology dislocation that goes well beyond today's Software Defined Networking (SDN) architectures.



Introducing 'Softly' Defined Networks

'Softly' Defined Networks supports SDN functionality while also allowing for game changing differentiation through software programmable data plane hardware with content intelligence that dynamically collaborates with control plane SW while addressing the performance, flexibility, and security challenges of modern content-oriented networking.

Quick Links

- · Wired IP and Reference Designs
- · Wired Communications

Key Documentation

- SDNet Backgrounder
- Linley Group Whitepaper SDNet: A New Way to Specify Network Hardware
- Xilinx Traffic Management Product Brief

Key Application Example


 Traffic Management, QoS Coprocessor for Campus Switch

Featured Videos



SDNet Demonstration (3:49 min)

Moving into the second dimension Control Plane department



Moved into first dimension:Labs PPP project

Move into second dimension:Labs SDN project

Software Defined Networking project

- SDN is a key trend in wired and data center networking
 - FPGAs can offer unique sustainable value in SDN
 - Xilinx can expand its serviceable market
- ▶ Labs SDN project is closely coupled to product roadmaps
 - Deliverables defined together with Xilinx engineering groups
 - Timescales aligned with product timescales
- ➤ Project will deliver scalable SDN solutions from Xilinx
 - Based on active contribution to open SDN standardization groups
 - Founded on leading-edge research by academic partners

Summary of project goals and impact

> Four threads with top-level goals:

- Acceleration of dynamically evolving virtual networks
- Acceleration of stateful and deep protocol processing
- Acceleration of programmable network analytics
- Xilinx actively contributes to relevant open communities

> Impact:

- Provide FPGA integration within software use and management models
- Enhance product offerings in telecommunications and data center
- Reinforce FPGA sustainable value beyond prototyping
- Expand serviceable market