Giving Sand Purpose
Pinned Loading
-
FPGAedgeDETECTION
FPGAedgeDETECTION PublicOptimizing RGB to Grayscale, Gaussian Blur and Sobel-Filter operations on FPGAs for reduced dynamic power consumption
Verilog 1
-
verilog-dsd
verilog-dsd PublicVerilog implementations of fundamental combinational and sequential circuits
Verilog 2
-
FFT-FPGA
FFT-FPGA PublicRadix-2 algorithm based DIT and DIF FFT implementations in Verilog for FPGAs
Verilog
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.