

## CPU implemented by Verilog

email: LdTenacity666@163.com

In this experiment, I realize a simple cpu as a total machine by Verilog. The code can be organized as the modules shown below: **alu module, control module, io module, memory module, reg\_stack module, usb\_driver module, bcd module**. In the end, we organize those modules together as **a total machine**.

code: code of all modules in ``code`` directory screen:

screen of all modules in ``screen`` directory the code

is organized as below structure:



- ▼ ●  **main** (main.v) (1)
  - ▶ ● **machine** : machine (machine.v) (6)
- ▼ ● **mem\_main** (data\_memory\_fpga\_tb.v) (2)
  - **data\_memory** : data\_memory (data\_memory.v)
  - **ssd** : ssd\_driver (ssd\_driver.v)
- ▼ ● **test** (instr\_fetch\_tb.v) (2)
  - **fetcher** : instr\_fetch (instr\_fetch.v)
  - **decoder** : instr\_decode (instr\_decode.v)
- ▼ ● **alu\_tb** (alu\_tb.v) (1)
  - **alu1** : alu (alu.v)
- ▼ ● **bcd\_tb** (bcd\_tb.v) (1)
  - **bcd** : convert\_to\_bcd (bcd.v)
- ▼ ● **control\_test** (control\_test.v) (1)
  - **control1** : control (control.v)
- ▼ ● **io\_test** (io\_test.v) (1)
  - ▼ ● **io\_driver1** : io\_driver (io\_driver.v) (1)
    - **convert\_to\_bcd** : convert\_to\_bcd (bcd.v)
- ▼ ● **reg\_stack\_tb** (reg\_stack\_tb.v) (1)
  - **rs** : reg\_stack (reg\_stack.v)
- ▼ ● **user\_driver\_test** (usb\_driver\_tb.v) (1)
  - **usb\_driver1** : usb\_driver (usb\_driver.v)


## 1. Alu module

This module is mentioned in Lab1, and you can check the result snapshot in screen directory and its code in code directory.


## 2. Control module (below shows the test data and the result)

```
assign testdata[0] = {`OP_LOAD, 1'd0, 8'h02, 1'd0, 1'd1, 8'd10};
assign testdata[1] = {`OP_STORE, 1'd0, 8'h03, 1'd0, 1'd1, 8'd14};
assign testdata[2] = {`OP_IN, 1'd0, 8'h03, 1'd0, 1'd1, 8'd4};
assign testdata[3] = {`OP_OUT, 1'd0, 8'h00, 1'd0, 1'd1, 8'd4};
assign testdata[4] = {`OP_JMP, 1'd0, 8'h02, 1'd0, 1'd1, 8'd12};
assign testdata[5] = {`OP_BR, 1'd0, 8'h03, 1'd0, 1'd1, 8'd5};
assign testdata[6] = {`OP_LOADLO, 1'd0, 8'h02, 1'd0, 1'd1, 8'd8};
assign testdata[7] = {`OP_LOADHI, 1'd0, 8'h01, 1'd0, 1'd1, 8'd2};
```





```
assign data[0] = { 16'h1, 16'h1, X, SET, 16'h0 };
assign data[1] = { 16'h2, 16'h4, X, SET, 16'h0 };
assign data[2] = { 16'h3, 16'h9, X, SET, 16'h0 };
assign data[3] = { 16'h0, 16'h1, X, X, 16'h0 };
assign data[4] = { 16'h0, 16'h3, X, X, 16'h0 };
assign data[5] = { 16'h1, 16'h8, GET, X, 16'h1 };
assign data[6] = { 16'h2, 16'h1, GET, X, 16'h4 };
assign data[7] = { 16'h3, 16'h2, GET, X, 16'h9 };
```






```
data[ 1] set to 1
data[ 1] set to 1
data[ 2] set to 4
data[ 2] set to 4
data[ 3] set to 9
data[ 3] set to 9

1 read from data[ 1]
4 read from data[ 2]
9 read from data[ 3]
```

```
assign rsdata[0] = {4'b1001, 4'b1010, 16'b1010111101010011, 1'b1, 1'b0, 1'b0};
assign rsdata[1] = {4'b1001, 4'b1010, 16'b1010111101010011, 1'b0, 1'b1, 1'b0};
assign rsdata[2] = {4'b1001, 4'b1010, 16'b1010111101010011, 1'b0, 1'b0, 1'b1};
```






```

in = 1, out = 0001, recons = 1, ok = 1
in = 2, out = 0002, recons = 2, ok = 1
in = 3, out = 0003, recons = 3, ok = 1
in = 4, out = 0004, recons = 4, ok = 1
in = 5, out = 0005, recons = 5, ok = 1
in = 6, out = 0006, recons = 6, ok = 1
in = 7, out = 0007, recons = 7, ok = 1
in = 8, out = 0008, recons = 8, ok = 1
in = 9, out = 0009, recons = 9, ok = 1

```



## 8. total machine (test data set and the result)

```

assign machdb[0]={8'b00000001,4'b0000,1'b1,1'b1,1'b1};
assign machdb[1]={8'b00000010,4'b0001,1'b1,1'b0,1'b0};
assign machdb[2]={8'b00000011,4'b0010,1'b0,1'b1,1'b0};
assign machdb[3]={8'b00000100,4'b0011,1'b0,1'b0,1'b1};

```

