Skip to content
View NourMamdouh's full-sized avatar
  • cairo university

Block or report NourMamdouh

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. RSA_project RSA_project Public

    RSA project (in verilog), originally done to run on Xilinx SPARATAN-6 board (FPGA)

    Verilog 1

  2. NourMamdouh NourMamdouh Public

    Config files for my GitHub profile.

  3. gcd_FSMD gcd_FSMD Public

    an fsm controlling a dedicated datapath to generate gcd of two inputs

    Verilog

  4. simple_mcu simple_mcu Public

    mcu that consists of a simple ALU and a memory

    Verilog

  5. SEQUENCE_DETECTOR SEQUENCE_DETECTOR Public

    11010 sequence detector FSM (overlapping technique)

    Verilog

  6. RTOS_project RTOS_project Public

    two tasks communicating with each other through a queue

    C