



Nuclei Microcontroller Software Interface Standard

**NMSIS**

***Release 1.4.0***

**Nuclei**

**May 21, 2025**



## CONTENTS:

<b>1</b>	<b>Nuclei MCU Software Interface Standard(NMSIS)</b>	<b>1</b>
1.1	About NMSIS . . . . .	1
1.2	NMSIS Components . . . . .	1
1.3	NMSIS Design . . . . .	2
1.4	How to Access . . . . .	3
1.5	Coding Rules . . . . .	3
1.6	Validation . . . . .	3
1.7	License . . . . .	4
<b>2</b>	<b>NMSIS Core</b>	<b>5</b>
2.1	Overview . . . . .	5
2.1.1	Introduction . . . . .	5
2.1.2	Processor Support . . . . .	6
2.1.3	Toolchain Support . . . . .	6
2.2	Using NMSIS in Embedded Applications . . . . .	6
2.2.1	Introduction . . . . .	6
2.2.2	Basic NMSIS Example . . . . .	10
2.2.3	Using Interrupt and Exception/NMI . . . . .	11
2.2.4	Using NMSIS with generic Nuclei Processors . . . . .	11
2.2.5	Create generic Libraries with NMSIS . . . . .	11
2.3	NMSIS-Core Device Templates . . . . .	12
2.3.1	Introduction . . . . .	12
2.3.2	NMSIS-Core Processor Files . . . . .	13
2.3.3	Device Examples . . . . .	13
2.3.4	Template Files . . . . .	13
2.3.5	Adapt Template Files to a Device . . . . .	14
2.3.6	Device Templates Explanation . . . . .	15
2.4	Register Mapping . . . . .	70
2.5	NMSIS Core API . . . . .	71
2.5.1	Version Control . . . . .	71
2.5.2	Compiler Control . . . . .	72
2.5.3	Core CSR Register Access . . . . .	75
2.5.4	Core CSR Encoding . . . . .	85
2.5.5	Register Define and Type Definitions . . . . .	132
2.5.6	CPU Intrinsic Functions . . . . .	164
2.5.7	Intrinsic Functions for SIMD Instructions . . . . .	174
2.5.8	Intrinsic Functions for Bitmanipulation Instructions . . . . .	574
2.5.9	Intrinsic Functions for Vector Instructions . . . . .	574
2.5.10	Peripheral Access . . . . .	575
2.5.11	Systick Timer(SysTimer) . . . . .	576

2.5.12	Interrupts and Exceptions . . . . .	595
2.5.13	PLIC Interrupt . . . . .	633
2.5.14	CIDU Functions . . . . .	642
2.5.15	FPU Functions . . . . .	652
2.5.16	PMP Functions . . . . .	656
2.5.17	SPMP/sMPU Functions . . . . .	660
2.5.18	PMA Functions . . . . .	665
2.5.19	Cache Functions . . . . .	672
2.5.20	System Device Configuration . . . . .	701
2.5.21	ARM Compatiable Functions . . . . .	716
2.5.22	NMSIS Bench and Test Helper Functions . . . . .	719
<b>3</b>	<b>NMSIS DSP . . . . .</b>	<b>729</b>
3.1	Overview . . . . .	729
3.1.1	Introduction . . . . .	729
3.1.2	Using the Library . . . . .	730
3.1.3	Examples . . . . .	730
3.1.4	Toolchain Support . . . . .	730
3.1.5	Building the Library . . . . .	730
3.1.6	Preprocessor Macros . . . . .	730
3.2	Using NMSIS-DSP . . . . .	730
3.2.1	Preparation . . . . .	730
3.2.2	Tool Setup . . . . .	731
3.2.3	Build NMSIS DSP Library . . . . .	731
3.2.4	How to run . . . . .	734
3.3	NMSIS DSP API . . . . .	735
3.3.1	Examples . . . . .	735
3.3.2	Basic Math Functions . . . . .	751
3.3.3	Bayesian estimators . . . . .	777
3.3.4	Complex Math Functions . . . . .	778
3.3.5	Controller Functions . . . . .	789
3.3.6	Distance Functions . . . . .	801
3.3.7	Fast Math Functions . . . . .	815
3.3.8	Filtering Functions . . . . .	824
3.3.9	Interpolation Functions . . . . .	909
3.3.10	Matrix Functions . . . . .	916
3.3.11	Quaternion Math Functions . . . . .	951
3.3.12	Statistics Functions . . . . .	956
3.3.13	Support Functions . . . . .	987
3.3.14	SVM Functions . . . . .	1008
3.3.15	Transform Functions . . . . .	1015
3.3.16	Window Functions . . . . .	1104
3.3.17	Generic Types . . . . .	1130
3.4	Changelog . . . . .	1132
3.4.1	latest . . . . .	1132
3.4.2	V1.3.1 . . . . .	1133
3.4.3	V1.3.0 . . . . .	1133
3.4.4	V1.2.1 . . . . .	1133
3.4.5	V1.2.0 . . . . .	1133
3.4.6	V1.1.1 . . . . .	1134
3.4.7	V1.1.0 . . . . .	1134
3.4.8	V1.0.3 . . . . .	1134
3.4.9	V1.0.2 . . . . .	1135
3.4.10	V1.0.1 . . . . .	1135

3.4.11	V1.0.0 . . . . .	1135
<b>4</b>	<b>NMSIS NN</b>	<b>1137</b>
4.1	Overview . . . . .	1137
4.1.1	Introduction . . . . .	1137
4.1.2	Block Diagram . . . . .	1138
4.1.3	Examples . . . . .	1138
4.1.4	Pre-processor Macros . . . . .	1138
4.2	Using NMSIS-NN . . . . .	1138
4.2.1	Preparation . . . . .	1138
4.2.2	Tool Setup . . . . .	1139
4.2.3	Build NMSIS NN Library . . . . .	1139
4.2.4	How to run . . . . .	1141
4.3	NMSIS NN API . . . . .	1143
4.3.1	Convolutional Neural Network Example . . . . .	1143
4.3.2	Gated Recurrent Unit Example . . . . .	1144
4.3.3	Public . . . . .	1145
4.3.4	Private . . . . .	1252
4.4	Changelog . . . . .	1284
4.4.1	latest . . . . .	1284
4.4.2	V1.3.1 . . . . .	1284
4.4.3	V1.3.0 . . . . .	1284
4.4.4	V1.2.1 . . . . .	1284
4.4.5	V1.2.0 . . . . .	1285
4.4.6	V1.1.1 . . . . .	1285
4.4.7	V1.1.0 . . . . .	1285
4.4.8	V1.0.3 . . . . .	1286
4.4.9	V1.0.2 . . . . .	1286
4.4.10	V1.0.1 . . . . .	1286
4.4.11	V1.0.0 . . . . .	1286
<b>5</b>	<b>Changelog</b>	<b>1287</b>
5.1	V1.4.0 . . . . .	1287
5.2	V1.3.1 . . . . .	1288
5.3	V1.3.0 . . . . .	1289
5.4	V1.2.1 . . . . .	1289
5.5	V1.2.0 . . . . .	1290
5.6	V1.1.1 . . . . .	1292
5.7	V1.1.0 . . . . .	1293
5.8	V1.0.4 . . . . .	1294
5.9	V1.0.3 . . . . .	1295
5.10	V1.0.2 . . . . .	1295
5.11	V1.0.2-RC2 . . . . .	1296
5.12	V1.0.2-RC1 . . . . .	1296
5.13	V1.0.1 . . . . .	1297
5.14	V1.0.1-RC1 . . . . .	1297
5.15	V1.0.0-beta1 . . . . .	1298
5.16	V1.0.0-beta . . . . .	1298
5.17	V1.0.0-alpha.1 . . . . .	1298
5.18	V1.0.0-alpha . . . . .	1299
<b>6</b>	<b>Glossary</b>	<b>1301</b>
<b>7</b>	<b>Appendix</b>	<b>1303</b>

<b>8 Indices and tables</b>	<b>1305</b>
<b>Index</b>	<b>1307</b>

# NUCLEI MCU SOFTWARE INTERFACE STANDARD(NMSIS)

## 1.1 About NMSIS

The **NMSIS** is a vendor-independent hardware abstraction layer for micro-controllers that are based on [Nuclei Processors](#)<sup>1</sup>.

The **NMSIS** defines generic tool interfaces and enables consistent device support. It provides simple software interfaces to the processor and the peripherals, simplifying software re-use, reducing the learning curve for micro-controller developers, and reducing the time to market for new devices.

### Note

To get a pdf version of this documentation, please click [NMSIS Document](#)<sup>2</sup>

## 1.2 NMSIS Components

### NMSIS CORE

All Nuclei N/NX/UX Class Processors Standardized API for the Nuclei processor core and peripherals.

### NMSIS DSP

All Nuclei N/NX/UX Class Processors DSP library collection with a lot of functions for various data types: fixed-point (fractional q7, q15, q31) and single precision floating-point (32-bit).

### NMSIS NN

All Nuclei N/NX/UX Class Processors Collection of efficient neural network kernels developed to maximize the performance and minimize the memory footprint Nuclei processor cores.

### Note

NMSIS DSP/NN library implementations are optimized for the Nuclei Processors which has P-ext or V-ext instruction set.

We also provide other **Nuclei Optimized Libraries** in other repositories:

- [Nuclei AI Library Optimized For RISC-V Vector](#)<sup>3</sup>

---

<sup>1</sup> <https://www.nucleisys.com/product.php>

<sup>2</sup> <https://doc.nucleisys.com/nmsis/nmsis.pdf>

<sup>3</sup> <https://github.com/Nuclei-Software/nuclei-ai-library>

- MbedTLS Library Optimized for Nuclei Crypto Engine and RISC-V Crypto/Vector Crypto Extension<sup>4</sup>

## 1.3 NMSIS Design

**NMSIS** is designed to help the Nuclei N/NX/UX Class Processors processors in standardization. It enables consistent software layers and device support across a wide range of development tools and micro-controllers.

**NMSIS** is a lightweight software interface layer that tried to standardize common Nuclei processor-based SOC, and it didn't define any standard peripherals. The silicon industry can therefore support the wide variations of Nuclei processor-based devices with this common standard.




Fig. 1: NMSIS Design Diagram

We can achieve the following benefits of **NMSIS**:

- **NMSIS** reduces the learning curve, development costs, and time-to-market. Developers can write software quicker through a variety of easy-to-use, standardized software interfaces.
- Consistent software interfaces improve the software portability and re-usability. Generic software libraries and interfaces provide consistent software framework.
- It provides interfaces for debug connectivity, debug peripheral views, software delivery, and device support to reduce time-to-market for new micro-controller deployment.
- Being a compiler independent layer, it allows to use the compiler of your choice. Thus, it is supported by main-stream compilers.
- It enhances program debugging with peripheral information for debuggers.

<sup>4</sup> <https://github.com/Nuclei-Software/mbedtls>



## 1.4 How to Access

If you want to access the code of **NMSIS**, you can visit our opensource [NMSIS Github Repository](https://github.com/Nuclei-Software/NMSIS)<sup>5</sup>.

## 1.5 Coding Rules

The **NMSIS** uses the following essential coding rules and conventions:

- Compliant with ANSI C (C99) and C++ (C++03).
- Uses ANSI C standard data types defined in **stdint.h**.
- Variables and parameters have a complete data type.
- Expressions for *#define* constants are enclosed in parenthesis.

In addition, the **NMSIS** recommends the following conventions for identifiers:

- **CAPITAL** names to identify Core Registers, Peripheral Registers, and CPU Instructions.
- **CamelCase** names to identify function names and interrupt functions.
- **Namespace\_** prefixes avoid clashes with user identifiers and provide functional groups (i.e. for peripherals, RTOS, or DSP Library).

The **NMSIS** is documented within the source files with:

- Comments that use the C or C++ style.
- Doxygen compliant comments, which provide:
  - brief function, variable, macro overview.
  - detailed description of the function, variable, macro.
  - detailed parameter explanation.
  - detailed information about return values.

## 1.6 Validation

Nuclei uses RISC-V GCC/Clang/IAR Compiler in the various tests of **NMSIS**, and if more compiler is added, it could be easily supported by following the **NMSIS** compiler independent layer. For each component, the section **Validation** describes the scope of the various verifications.

**NMSIS** components are compatible with a range of C and C++ language standards.

As **NMSIS** defines API interfaces and functions that scale to a wide range of processors and devices, the scope of the run-time test coverage is limited. However, several components are validated using dedicated test suites.

---

<sup>5</sup> <https://github.com/Nuclei-Software/NMSIS>

## 1.7 License

This **NMSIS** is modified based on open-source project **CMSIS** to match Nuclei requirements.

This **NMSIS** is provided free of charge by Nuclei under the [Apache 2.0 License](http://www.apache.org/licenses/LICENSE-2.0)<sup>6</sup>.

---

<sup>6</sup> <http://www.apache.org/licenses/LICENSE-2.0>

## NMSIS CORE

## 2.1 Overview

### 2.1.1 Introduction

**NMSIS-Core** implements the basic run-time system for a Nuclei N/NX/UX Class Processors based device and gives the user access to the processor core and the device peripherals. In detail it defines:

- **Hardware Abstraction Layer (HAL)** for Nuclei processor registers with standardized definitions for the **CSR Registers, TIMER, ECLIC, PLIC, CIDU, PMA, PMP/sPMP/SMPU Registers, DSP Registers, FPU registers, and Core Access Functions.**
- **Standard core exception/interrupt names** to interface to system exceptions or interrupts without having compatibility issues.
- **Methods to organize header files** that makes it easy to learn new Nuclei micro-controller products and improve software portability. This includes naming conventions for device-specific interrupts.
- **Methods for system initialization** to be used by each Device vendor. For example, the standardized *SystemInit()* (page 702) function is essential for configuring the clock system of the device.
- **Intrinsic functions** used to generate CPU instructions that are not supported by standard C functions.
- A variable *SystemCoreClock* (page 707) to determine the **system clock frequency** which simplifies the setup the timer.

The following sections provide details about the **NMSIS-Core**:

- *Using NMSIS in Embedded Applications* (page 6) describes the project setup and shows a simple program example
- *NMSIS-Core Device Templates* (page 12) describes the files of the *NMSIS Core* (page 5) in detail and explains how to adapt template files provided by Nuclei to silicon vendor devices.
- *NMSIS Core API* (page 71) describe the features and functions of the *Device Header File <Device.h>* (page 48) in detail.
- *Register Define and Type Definitions* (page 132) describe the data structures of the *Device Header File <Device.h>* (page 48) in detail.

## 2.1.2 Processor Support

NMSIS have provided support for all the Nuclei N/NX/UX Class Processors.

### Nuclei ISA Spec:

Please contact with our sales about Nuclei Process Core Instruction Set Architecture Spec `Nuclei_RISC-V_ISA_Spec.pdf`.

### Nuclei Processor Reference Manuals:

- 200 series<sup>7</sup>
- 300 series<sup>8</sup>
- 600 series<sup>9</sup>
- 900 series<sup>10</sup>
- 1000 series<sup>11</sup>

## 2.1.3 Toolchain Support

The *NMSIS-Core Device Templates* (page 12) provided by Nuclei have been tested and verified using these toolchains:

- GNU GCC/LLVM Clang Toolchain for RISC-V modified by Nuclei, see <https://www.nucleisys.com/download.php#tools>
- IAR Compiler for RISC-V, see <https://www.iar.com/riscv>
- Terapines ZCC Compiler, see <https://www.terapines.com/products/zcc>

## 2.2 Using NMSIS in Embedded Applications

### 2.2.1 Introduction

To use the **NMSIS-Core**, the following files are added to the embedded application:

- *Startup File* `startup_<Device>.S` (page 15), which provided asm startup code and vector table.
- *Interrupt and Exception Handling File*: `intexc_<Device>.S` (page 26), which provided general exception handling code for non-vector interrupts and exceptions.
- *Device Linker Script*: `gcc_<device>.ld` (page 37), which provided linker script for the device.
- *System Configuration Files* `system_<Device>.c` and `system_<Device>.h` (page 43), which provided general device configuration (i.e. for clock and BUS setup).
- *Device Header File* `<Device>.h` (page 48) gives access to processor core and all peripherals.

---

<sup>7</sup> <https://www.nucleisys.com/product/200.php>

<sup>8</sup> <https://www.nucleisys.com/product/300.php>

<sup>9</sup> <https://www.nucleisys.com/product/600.php>

<sup>10</sup> <https://www.nucleisys.com/product/900.php>

<sup>11</sup> <https://www.nucleisys.com/product/1000.php>

**Note**

The best example usage of NMSIS device template is our Nuclei SDK project's evalsoc support source code, it is modified based on NMSIS device template and may contains newer experimental features not in this device template, and it also provided very good user experience for both command line and IDE itegration like Nuclei Studio and IAR Workbench.

The files *Startup File* `startup_<Device>.S` (page 15), *Interrupt and Exception Handling File*: `intexc_<Device>.S` (page 26), *Device Linker Script*: `gcc_<device>.ld` (page 37) and *System Configuration Files* `system_<Device>.c` and `system_<Device>.h` (page 43) may require application specific adaptations and therefore should be copied into the application project folder prior configuration.

The *Device Header File* `<Device.h>` (page 48) is included in all source files that need device access and can be stored on a central include folder that is generic for all projects.

The *Startup File* `startup_<Device>.S` (page 15) is executed right after device reset, it will do necessary stack pointer initialization, exception and interrupt entry configuration, then call `SystemInit()` (page 702), after system initialization, will return to assemble startup code and do c/c++ runtime initialization which includes data, bss section initialization, c++ runtime initialization, then it will call `main()` function in the application code.

In the *Interrupt and Exception Handling File*: `intexc_<Device>.S` (page 26), it will contain all exception and interrupt vectors and implements a default function for every interrupt. It may also contain stack and heap configurations for the user application.

The *System Configuration Files* `system_<Device>.c` and `system_<Device>.h` (page 43) performs the setup for the processor clock. The variable `SystemCoreClock` (page 707) indicates the CPU clock speed. *Systick Timer*(`SysTimer`) (page 576) describes the minimum feature set. In addition the file may contain functions for the memory BUS setup and clock re-configuration.

The *Device Header File* `<Device.h>` (page 48) is the central include file that the application programmer is using in the C source code. It provides the following features:

- *Peripheral Access* (page 575) provides a standardized register layout for all peripherals. Optionally functions for device-specific peripherals may be available.
- *Interrupts and Exceptions* (page 595) can be accessed with standardized symbols and functions for the **ECLIC** are provided.
- *CPU Intrinsic Functions* (page 164) allow to access special instructions, for example for activating sleep mode or the NOP instruction.
- *Intrinsic Functions for SIMD Instructions* (page 174) provide access to the DSP-oriented instructions.
- *Systick Timer*(`SysTimer`) (page 576) function to configure and start a periodic timer interrupt.
- *Core CSR Register Access* (page 75) function to access the core csr registers.
- *Cache Functions* (page 672) to access the I-CACHE and D-CACHE unit
- *FPU Functions* (page 652) to access the Floating point unit.
- *PMP Functions* (page 656) to access the Physical Memory Protection unit
- *Version Control* (page 71) which defines NMSIS release specific macros.
- *Compiler Control* (page 72) is compiler agnostic `#define` symbols for generic C/C++ source code

The NMSIS-Core system files are device specific.

In addition, the *Startup File* `startup_<Device>.S` (page 15) is also compiler vendor specific, currently only GCC version is provided. The versions provided by NMSIS are only generic templates. The adopted versions for a concrete device



Fig. 1: NMSIS-Core User Files

are typically provided by the device vendor through the according device family package.  
For example, the following files are provided by the **GD32VF103** device family pack:

Table 1: Files provided by GD32VF103 device family pack

File	Description
./Device/Source/GCC/startup_gd32vf103.S	Startup File startup_<device>.S for the GD32VF103 device variants.
./Device/Source/GCC/intexc_gd32vf103.S	Exception and Interrupt Handling File intexc_<device>.S for the GD32VF103 device variants.
./Device/Source/GCC/gcc_gd32vf103.ld	Linker script File gcc_<device>.ld for the GD32VF103 device variants.
./Device/Source/system_gd32vf103.c	System Configuration File system_<device>.c for the GD32VF103 device families
./Device/Include/system_gd32vf103.h	System Configuration File system_<device>.h for the GD32VF103 device families
./Device/Include/gd32vf103.h	Device Header File <device>.h for the GD32VF103 device families.

**Note**

The silicon vendors create these device-specific NMSIS-Core files based on *NMSIS-Core Device Templates* (page 12) provided by Nuclei.

Thereafter, the functions described under *NMSIS Core API* (page 71) can be used in the application.

## 2.2.2 Basic NMSIS Example

A typical example for using the NMSIS layer is provided below. The example is based on a GD32VF103 Device.

Listing 1: gd32vf103\_example.c

```

1  #include <gd32vf103.h>                                // File name depends on device used
2
3  uint32_t volatile msTicks;                             // Counter for millisecond Interval
4  #define SysTick_Handler    eclic_mtip_handler
5  #define CONFIG_TICKS      (SOC_TIMER_FREQ / 1000)
6
7  void SysTick_Handler (void) {                          // SysTick Interrupt Handler
8      SysTick_Reload(CONFIG_TICKS);
9      msTicks++;                                         // Increment Counter
10 }
11
12 void WaitForTick (void) {
13     uint32_t curTicks;
14
15     curTicks = msTicks;                                // Save Current SysTick Value
16     while (msTicks == curTicks) {                      // Wait for next SysTick Interrupt
17         __WFI ();                                     // Power-Down until next Event/Interrupt
18     }
19 }
20
21 void TIMER0_UP_IRQHandler (void) {                     // Timer Interrupt Handler
22     ;                                                  // Add user code here
23 }
24
25 void timer0_init(int frequency) {                      // Set up Timer (device specific)
26     ECLIC_SetPriorityIRQ (TIMER0_UP_IRQn, 1);          // Set Timer priority
27     ECLIC_EnableIRQ (TIMER0_UP_IRQn);                  // Enable Timer Interrupt
28 }
29
30
31 void Device_Initialization (void) {                   // Configure & Initialize MCU
32     if (SysTick_Config (CONFIG_TICKS)) {
33         ; // Handle Error
34     }
35     timer0_init ();                                   // setup device-specific timer
36 }
37
38 // The processor clock is initialized by NMSIS startup + system file
39 void main (void) {                                     // user application starts here
40     Device_Initialization ();                          // Configure & Initialize MCU
41     while (1) {                                        // Endless Loop (the Super-Loop)
42         __disable_irq ();                             // Disable all interrupts
43         Get_InputValues ();                            // Read Values
44         __enable_irq ();                               // Enable all interrupts
45         Calculation_Response ();                       // Calculate Results
46         Output_Response ();                            // Output Results
47         WaitForTick ();                               // Synchronize to SysTick Timer

```

(continues on next page)



(continued from previous page)

```

48 }
49 }

```

### 2.2.3 Using Interrupt and Exception/NMI

Nuclei processors provide **NMI(Non-Maskable Interrupt)**, **Exception**, **Vector Interrupt** and **Non-Vector Interrupt** features.

### 2.2.4 Using NMSIS with generic Nuclei Processors

Nuclei provides NMSIS-Core Device template files for the supported Nuclei Processors and for various compiler vendors. These files can be used as templates, and you can modify based on it to match your processor design.

And you can also refer to [Nuclei SDK<sup>12</sup>](https://github.com/Nuclei-Software/nuclei-sdk) project for an quick and easily startup project to work with Nuclei RISC-V processor, it is based on NMSIS project and support build/debug c/c++ project in both command line or many different IDEs such as Nuclei Studio.

The table below lists the template folder.

Table 2: NMSIS Device Templates for the Nuclei processors

Folder	Processor	RISC-V	Description
./Device/_Template_Vendor	<ul style="list-style-type: none"> <li>• 200</li> <li>• 300</li> <li>• 600</li> <li>• 900</li> </ul>	RV32 RV64	Contains Include and Source template files configured for the Nuclei RISC-V processor.

### 2.2.5 Create generic Libraries with NMSIS

The NMSIS Processor and Core Peripheral files allow also to create generic libraries. The **NMSIS-DSP** Libraries are an example for such a generic library.

To build a generic library set the define `__NMSIS_GENERIC` and include the `nmsis_core.h` NMSIS CPU & Core Access header file for the processor.

The define `__NMSIS_GENERIC` disables device-dependent features such as the **SysTick timer** and the **Interrupt System**.

<sup>12</sup> <https://github.com/Nuclei-Software/nuclei-sdk>

## Example

The following code section shows the usage of the *nmsis\_core.h* header files to build a generic library for N200, N300, N600, NX600, UX600, N900, NX900, UX900, UX1000.

One of these defines needs to be provided on the compiler command line.

By using this header file, the source code can access the functions for *Core CSR Register Access* (page 75), *CPU Intrinsic Functions* (page 164) and *Intrinsic Functions for SIMD Instructions* (page 174).

Listing 2: core\_generic.h

```
1 #define __NMSIS_GENERIC    // Disable Eclic and Systick functions
2 #include <nmsis_core.h>
```

## 2.3 NMSIS-Core Device Templates

### 2.3.1 Introduction

#### Caution

**Please be informed** that the **NMSIS-Core Device Templates** may not be updated in a timely manner and thus could become outdated. We suggest referring to the specific implementation of *evalsoc* in the *Nuclei SDK*<sup>13</sup> for the latest reference template. This reference template may not be actively maintained in the future.

Nuclei supplies NMSIS-Core device template files for the all supported Nuclei N/NX/UX Class Processors and various compiler vendors. Refer to the list of *supported toolchain* (page 6) for compliance.

**These NMSIS-Core device template files include the following:**

- Register names of the Core Peripherals and names of the Core Exception/Interrupt Vectors.
- Functions to access core peripherals, special CPU instructions and SIMD instructions
- Generic startup code and system configuration code.

The detailed file structure of the NMSIS-Core device templates is shown in the following picture.

Nuclei SDK is an open source Nuclei RISC-V processor software development kit which is based on NMSIS project, using NMSIS Core/DSP/NN header files and prebuilt NMSIS DSP/NN library, and also create Nuclei FPGA evaluation SoC called evalsoc support package based on NMSIS device template, if you want to know how to use NMSIS, it is a good startup.

---

<sup>13</sup> <https://github.com/Nuclei-Software/nuclei-sdk/tree/master/SoC/evalsoc/Common>




Fig. 2: NMSIS-Core Device Templates

### 2.3.2 NMSIS-Core Processor Files

The NMSIS-Core processor files provided by Nuclei are in the directory *NMSIS/Core/Include*.

These header files define all processor specific attributes do not need any modifications.

The *nmsis\_core.h* defines the core peripherals and provides helper functions that access the core registers.

### 2.3.3 Device Examples

The NMSIS Software Pack defines several devices that are based on the Nuclei N/NX/U/UX processors.

The device related NMSIS-Core files are in the directory *Device/Nuclei*, but it is removed since NMSIS 1.2.0 release, and please directly refer to the **Template Files** or Nuclei SDK project's SoC/evalsoc support code.

### 2.3.4 Template Files

To simplify the creation of NMSIS-Core device files, the following template files are provided that should be extended by the silicon vendor to reflect the actual device and device peripherals.

**Silicon vendors add to these template files the following information:**

- **Device Peripheral Access Layer** that provides definitions for device-specific peripherals.
- **Access Functions for Peripherals** (optional) that provides additional helper functions to access device-specific peripherals.
- **Interrupt vectors** in the startup file that are device specific.

Table 3: NMSIS-Core Device Template Files

Template File (Under <code>./Device/_Template_Vendor/Vendor/</code> )	Description
<code>Device/Source/GCC/startup_Device.S</code>	Startup file template for GCC/Clang RISC-V Embedded Compiler.
<code>Device/Source/GCC/gcc_Device.ld</code>	Link Script file template for GCC/Clang RISC-V Embedded Compiler.
<code>Device/Source/GCC/intexc_Device.S</code>	Exception and Interrupt handling file template(machine mode) for GCC/Clang RISC-V Embedded Compiler.
<code>Device/Source/GCC/intexc_Device_s.S</code>	Exception and Interrupt handling file template(supervisor mode) for GCC/Clang RISC-V Embedded Compiler.
<code>Device/Source/IAR/startup_Device.c</code>	Startup file template for IAR RISC-V Compiler.
<code>Device/Source/IAR/iar_Device.icf</code>	Link Script file template for IAR RISC-V Compiler.
<code>Device/Source/IAR/intexc_Device.S</code>	Exception and Interrupt handling file template(machine mode) for IAR RISC-V Compiler.
<code>Device/Source/IAR/intexc_Device_s.S</code>	Exception and Interrupt handling file template(supervisor mode) for IAR RISC-V Compiler.
<code>Device/Source/system_Device.c</code>	Generic <code>system_Device.c</code> file for system configuration (i.e. processor clock and memory bus system).
<code>Device/Include/Device.h</code>	Generic device header file. Needs to be extended with the device-specific peripheral registers. Optionally functions that access the peripherals can be part of that file.
<code>Device/Include/system_Device.h</code>	Generic system device configuration include file.

**Note**

The template files for silicon vendors are placed under `./Device/_Template_Vendor/Vendor/`.  
Please goto that folder to find the file list in the above table.

### 2.3.5 Adapt Template Files to a Device

The following steps describe how to adopt the template files to a specific device or device family.

**Copy the complete all files in the template directory and replace:**

- directory name `Vendor` with the abbreviation for the device vendor e.g.: **GD**.
- directory name `Device` with the specific device name e.g.: **GD32VF103**.
- in the file names `Device` with the specific device name e.g.: **GD32VF103**.

Each template file contains comments that start with **TODO**: that describe a required modification.

The template files contain place holders:

Table 4: Placeholders of Template files

Placeholder	Replaced with
<code>&lt;Device&gt;</code>	the specific device name or device family name; i.e. GD32VF103.
<code>&lt;DeviceInterrupt&gt;</code>	a specific interrupt name of the device; i.e. TIM1 for Timer 1.
<code>&lt;DeviceAbbreviation&gt;</code>	short name or abbreviation of the device family; i.e. GD32VF.
<code>Nuclei-N#</code>	the specific Nuclei Class name; i.e. Nuclei N or Nuclei NX.

## 2.3.6 Device Templates Explanation

### Caution

The template files and its explanation maybe out of date, please directly take [evalsoc in the Nuclei SDK<sup>14</sup>](#) support source code as reference device templates and read the source code and comment inside it.

The device configuration of the template files is described in detail on the following pages:

We only explain machine mode intexc\_Device.S template, its supervisor mode version is similar, please directly check the code, and for the IAR device templates, the flow is also similar, but it reused startup code provided in IAR compiler, and implement Nuclei dependent boot code in `__low_level_init` function.

### Startup File startup\_<Device>.S

### Caution

**Please be informed** that the **NMSIS-Core Device Templates** may not be updated in a timely manner and thus could become outdated. We suggest referring to the specific implementation of [evalsoc in the Nuclei SDK<sup>15</sup>](#) for the latest reference template. This reference template may not be actively maintained in the future.

### The Startup File startup\_<device>.S contains:

- The reset handler which is executed after CPU reset and typically calls the [SystemInit\(\)](#) (page 702) function.
- The setup values for the stack pointer SP and global pointer GP for small data access.
- Exception vectors of the Nuclei Processor with weak functions that implement default routines.
- Interrupt vectors that are device specific with weak functions that implement default routines.

The processor level start flow is implemented in the *startup\_<Device>.S*. Detail description as below picture:

The IAR version of startup code located in *startup\_<Device>.c*.

### Stage1: Interrupt and Exception initialization

- Disable Interrupt
- Initialize GP, SP for single core or smp core if existed
- Initialize NMI entry and set default NMI handler
- Initialize exception entry to early exception entry in *startup\_<Device>.S*
- Initialize vector table entry and set default interrupt handler
- Initialize Interrupt mode as ECLIC mode. (ECLIC mode is proposed. Default mode is CLINT mode)

### Stage2: Hardware initialization

- Enable FPU if necessary
- Enable VPU if necessary
- Enable Zc if necessary

<sup>14</sup> <https://github.com/Nuclei-Software/nuclei-sdk/tree/master/SoC/evalsoc/Common>

<sup>15</sup> <https://github.com/Nuclei-Software/nuclei-sdk/tree/master/SoC/evalsoc/Common>

**Stage3: Section initialization**

- Copy section, e.g. data section, text section if necessary.
- Clear Block Started by Symbol (BSS) section
- Call user defined `SystemInit()` (page 702) for system clock initialization.
- Call `__libc_fini_array` and `__libc_init_array` functions to do C library initialization
- Call `_premain_init` function to do initialization steps before main function
- Initialize exception entry to exception entry in `intexc_<Device>.S`
- Enable BPU of Nuclei CPU
- Jump Main

The file exists for each supported toolchain and is the only toolchain specific NMSIS file.

To adapt the file to a new device only the interrupt vector table needs to be extended with the device-specific interrupt handlers.

The naming convention for the interrupt handler names are `eclic_<interrupt_name>_handler`.

This table needs to be consistent with *IRQn\_Type* (page 600) that defines all the IRQ numbers for each interrupt.

The following example shows the extension of the interrupt vector table for the GD32VF103 device family.

```

1  .section .text.vtable
2
3  .weak  eclic_msip_handler
4  .weak  eclic_mtip_handler
5  .weak  eclic_pmaf_handler
6  /* Adjusted for GD32VF103 interrupt handlers */
7  .weak  eclic_wwdgt_handler
8  .weak  eclic_lvd_handler
9  .weak  eclic_tamper_handler
10         :      :
11         :      :
12  .weak  eclic_can1_ewmc_handler
13  .weak  eclic_usbfs_handler
14
15  .globl vector_base
16  .type vector_base, @object
17  vector_base:
18      /* Run in FlashXIP download mode */
19      j _start                                /* 0: Reserved, Jump to _
20      ↪start when reset for vector table not remapped cases.*/
21      .align LOG_REGBYTES                     /* Need to align 4 byte
22      ↪for RV32, 8 Byte for RV64 */
23      DECLARE_INT_HANDLER    default_intexc_handler    /* 1: Reserved */
24      DECLARE_INT_HANDLER    default_intexc_handler    /* 2: Reserved */
25      DECLARE_INT_HANDLER    eclic_msip_handler         /* 3: Machine software
26      ↪interrupt */
27      :      :
28      :      :
29      /* Adjusted for Vendor Defined External Interrupts */
30      DECLARE_INT_HANDLER    eclic_wwdgt_handler       /* 19: Window watchDog timer
31      ↪interrupt */

```

(continues on next page)

(continued from previous page)

```

28
29     DECLARE_INT_HANDLER    eclic_lvd_handler           /* 20: LVD through EXTI line
↪ detect interrupt */
30     DECLARE_INT_HANDLER    eclic_tamper_handler        /* 21: tamper through EXTI
↪ line detect */
31         :
32         :
33     DECLARE_INT_HANDLER    eclic_can1_ewmc_handler     /* 85: CAN1 EWMC interrupt */
34     DECLARE_INT_HANDLER    eclic_usbfs_handler        /* 86: USBFS global
↪ interrupt */

```

### startup\_Device.S Template File

Here provided a riscv-gcc template startup assemble code template file as below. The files for other compilers can slightly differ from this version.

```

1  /*
2  * Copyright (c) 2019 Nuclei Limited. All rights reserved.
3  *
4  * SPDX-License-Identifier: Apache-2.0
5  *
6  * Licensed under the Apache License, Version 2.0 (the License); you may
7  * not use this file except in compliance with the License.
8  * You may obtain a copy of the License at
9  *
10 * www.apache.org/licenses/LICENSE-2.0
11 *
12 * Unless required by applicable law or agreed to in writing, software
13 * distributed under the License is distributed on an AS IS BASIS, WITHOUT
14 * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
15 * See the License for the specific language governing permissions and
16 * limitations under the License.
17 */
18 /*****
19 * \file      startup_<Device>.S
20 * \brief     NMSIS Nuclei N/NX Class Core based Core Device Startup File for
21 *           Nuclei Eval SoC which support Nuclei N/NX class cores
22 * \version   V1.00
23 * \date      17. Dec 2019
24 *
25 *****/
26
27 /* Please check the TODO items */
28
29 #include "riscv_encoding.h"
30
31 /* TODO: Require Nuclei SDK >= 0.6.0, which introduced this cpufeature.h */
32 #include "cpufeature.h"
33
34 /* If BOOT_HARTID is not defined, default value is 0 */
35 #ifndef BOOT_HARTID

```

(continues on next page)

(continued from previous page)

```

36     .equ BOOT_HARTID,    0
37 #endif
38
39 .macro DECLARE_INT_HANDLER INT_HDL_NAME
40 #if defined(__riscv_xlen) && (__riscv_xlen == 32)
41     .word INT_HDL_NAME
42 #else
43     .dword INT_HDL_NAME
44 #endif
45 .endm
46
47 #ifdef CFG_HAS_CLIC
48     .section .text.vtable
49
50     .weak eclic_msip_handler
51     .weak eclic_mtip_handler
52     .weak eclic_uart0_int_handler
53     .weak eclic_inter_core_int_handler
54     .globl vector_base
55     .type vector_base, @object
56     .option push
57     .option norelax
58 vector_base:
59 #ifndef VECTOR_TABLE_REMAPPED
60     j _start                                /* 0: Reserved, Jump to _
61     ↪ start when reset for vector table not remapped cases.*/
62     .align LOG_REGBYTES                    /*    Need to align 4 byte
63     ↪ for RV32, 8 Byte for RV64 */
64 #else
65     DECLARE_INT_HANDLER    default_intexc_handler    /* 0: Reserved, default
66     ↪ handler for vector table remapped cases */
67 #endif
68     DECLARE_INT_HANDLER    default_intexc_handler    /* 1: Reserved */
69     DECLARE_INT_HANDLER    default_intexc_handler    /* 2: Reserved */
70     DECLARE_INT_HANDLER    eclic_msip_handler        /* 3: Machine software
71     ↪ interrupt */
72     DECLARE_INT_HANDLER    default_intexc_handler    /* 4: Reserved */
73     DECLARE_INT_HANDLER    default_intexc_handler    /* 5: Reserved */
74     DECLARE_INT_HANDLER    default_intexc_handler    /* 6: Reserved */
75     DECLARE_INT_HANDLER    eclic_mtip_handler        /* 7: Machine timer
76     ↪ interrupt */
77     DECLARE_INT_HANDLER    default_intexc_handler    /* 8: Reserved */
78     DECLARE_INT_HANDLER    default_intexc_handler    /* 9: Reserved */
79     DECLARE_INT_HANDLER    default_intexc_handler    /* 10: Reserved */
80     DECLARE_INT_HANDLER    default_intexc_handler    /* 11: Reserved */
81     DECLARE_INT_HANDLER    default_intexc_handler    /* 12: Reserved */
82     DECLARE_INT_HANDLER    default_intexc_handler    /* 13: Reserved */
83     DECLARE_INT_HANDLER    default_intexc_handler    /* 14: Reserved */
84     DECLARE_INT_HANDLER    default_intexc_handler    /* 15: Reserved */

```

(continues on next page)



(continued from previous page)

```

83 DECLARE_INT_HANDLER    eclic_inter_core_int_handler    /* 16: Reserved */
84 DECLARE_INT_HANDLER    default_intexc_handler         /* 17: Reserved */
85 DECLARE_INT_HANDLER    default_intexc_handler         /* 18: Reserved */
86 /* TODO Below are external interrupt handlers, please define them as your
87 requirements, you need to increase or decrease it, and define correct interrupt
handler name */
88 DECLARE_INT_HANDLER    default_intexc_handler         /* 19: Interrupt 19 */
89
90 DECLARE_INT_HANDLER    default_intexc_handler         /* 20: Interrupt 20 */
91 DECLARE_INT_HANDLER    default_intexc_handler         /* 21: Interrupt 21 */
92 DECLARE_INT_HANDLER    default_intexc_handler         /* 22: Interrupt 22 */
93 DECLARE_INT_HANDLER    default_intexc_handler         /* 23: Interrupt 23 */
94
95 DECLARE_INT_HANDLER    default_intexc_handler         /* 24: Interrupt 24 */
96 DECLARE_INT_HANDLER    default_intexc_handler         /* 25: Interrupt 25 */
97 DECLARE_INT_HANDLER    default_intexc_handler         /* 26: Interrupt 26 */
98 DECLARE_INT_HANDLER    default_intexc_handler         /* 27: Interrupt 27 */
99
100 DECLARE_INT_HANDLER    default_intexc_handler         /* 28: Interrupt 28 */
101 DECLARE_INT_HANDLER    default_intexc_handler         /* 29: Interrupt 29 */
102 DECLARE_INT_HANDLER    default_intexc_handler         /* 30: Interrupt 30 */
103 DECLARE_INT_HANDLER    default_intexc_handler         /* 31: Interrupt 31 */
104
105 DECLARE_INT_HANDLER    default_intexc_handler         /* 32: Interrupt 32 */
106 DECLARE_INT_HANDLER    default_intexc_handler         /* 33: Interrupt 33 */
107 DECLARE_INT_HANDLER    default_intexc_handler         /* 34: Interrupt 34 */
108 DECLARE_INT_HANDLER    default_intexc_handler         /* 35: Interrupt 35 */
109
110 DECLARE_INT_HANDLER    default_intexc_handler         /* 36: Interrupt 36 */
111 DECLARE_INT_HANDLER    default_intexc_handler         /* 37: Interrupt 37 */
112 DECLARE_INT_HANDLER    default_intexc_handler         /* 38: Interrupt 38 */
113 DECLARE_INT_HANDLER    default_intexc_handler         /* 39: Interrupt 39 */
114
115 DECLARE_INT_HANDLER    default_intexc_handler         /* 40: Interrupt 40 */
116 DECLARE_INT_HANDLER    default_intexc_handler         /* 41: Interrupt 41 */
117 DECLARE_INT_HANDLER    default_intexc_handler         /* 42: Interrupt 42 */
118 DECLARE_INT_HANDLER    default_intexc_handler         /* 43: Interrupt 43 */
119
120 DECLARE_INT_HANDLER    default_intexc_handler         /* 44: Interrupt 44 */
121 DECLARE_INT_HANDLER    default_intexc_handler         /* 45: Interrupt 45 */
122 DECLARE_INT_HANDLER    default_intexc_handler         /* 46: Interrupt 46 */
123 DECLARE_INT_HANDLER    default_intexc_handler         /* 47: Interrupt 47 */
124
125 DECLARE_INT_HANDLER    default_intexc_handler         /* 48: Interrupt 48 */
126 DECLARE_INT_HANDLER    default_intexc_handler         /* 49: Interrupt 49 */
127 DECLARE_INT_HANDLER    default_intexc_handler         /* 50: Interrupt 50 */
128 DECLARE_INT_HANDLER    eclic_uart0_int_handler        /* 51: Interrupt 51 */
129
130 DECLARE_INT_HANDLER    default_intexc_handler         /* 52: Interrupt 52 */
131 DECLARE_INT_HANDLER    default_intexc_handler         /* 53: Interrupt 53 */
132 DECLARE_INT_HANDLER    default_intexc_handler         /* 54: Interrupt 54 */

```

(continues on next page)

(continued from previous page)

```

133 DECLARE_INT_HANDLER    default_intexc_handler    /* 55: Interrupt 55 */
134
135 DECLARE_INT_HANDLER    default_intexc_handler    /* 56: Interrupt 56 */
136 DECLARE_INT_HANDLER    default_intexc_handler    /* 57: Interrupt 57 */
137 DECLARE_INT_HANDLER    default_intexc_handler    /* 58: Interrupt 58 */
138 DECLARE_INT_HANDLER    default_intexc_handler    /* 59: Interrupt 59 */
139
140 DECLARE_INT_HANDLER    default_intexc_handler    /* 60: Interrupt 60 */
141 DECLARE_INT_HANDLER    default_intexc_handler    /* 61: Interrupt 61 */
142 DECLARE_INT_HANDLER    default_intexc_handler    /* 62: Interrupt 62 */
143 DECLARE_INT_HANDLER    default_intexc_handler    /* 63: Interrupt 63 */
144
145 .option pop
146
147 .size vector_base, . - vector_base
148 #endif
149
150 .section .text.init
151 .globl _start
152 .type _start, @function
153
154 /**
155  * Reset Handler called on controller reset
156  */
157 _start:
158     /* ===== Startup Stage 1 ===== */
159     /* Disable Global Interrupt */
160     csrr CSR_MSTATUS, MSTATUS_MIE
161
162     /* If SMP_CPU_CNT is not defined,
163      * assume that only 1 core is allowed to run,
164      * the core hartid is defined via BOOT_HARTID.
165      * other harts if run to here, just do wfi in __amp_wait
166      */
167 #ifndef SMP_CPU_CNT
168     /* take bit 0-7 for hart id in a local cluster */
169     csrr a0, CSR_MHARTID
170     andi a0, a0, 0xFF
171     /* BOOT_HARTID is configurable in Makefile via BOOT_HARTID variable */
172     li a1, BOOT_HARTID
173     bne a0, a1, __amp_wait
174 #endif
175
176     /* Initialize GP and TP and jump table base when zcmt enabled */
177     .option push
178     .option norelax
179     la gp, __global_pointer$
180     la tp, __tls_base
181 #if defined(__riscv_zcmt)
182     la t0, __jvt_base$
183     csrw CSR_JVT, t0
184 #endif

```

(continues on next page)

(continued from previous page)

```

185     .option pop
186
187     /* TODO if don't have SMP, you can remove the SMP_CPU_CNT related code */
188     #if defined(SMP_CPU_CNT) && (SMP_CPU_CNT > 1)
189         /* Set correct sp for each cpu
190          * each stack size is __STACK_SIZE
191          * defined in linker script */
192         lui t0, %hi(__STACK_SIZE)
193         addi t0, t0, %lo(__STACK_SIZE)
194         la sp, _sp
195         csrr a0, CSR_MHARTID
196         andi a0, a0, 0xFF
197         li a1, 0
198     1:
199         beq a0, a1, 2f
200         sub sp, sp, t0
201         addi a1, a1, 1
202         j 1b
203     2:
204     #else
205         /* Set correct sp for current cpu */
206         la sp, _sp
207     #endif
208
209     /*
210      * Set the the NMI base mnvec to share
211      * with mtvec by setting CSR_MMISC_CTL
212      * bit 9 NMI_CAUSE_FFF to 1
213      */
214     li t0, MMISC_CTL_NMI_CAUSE_FFF
215     csrs CSR_MMISC_CTL, t0
216
217     /*
218      * Enable Zc feature when compiled zcmp & zcmt
219      */
220     li t0, MMISC_CTL_ZC
221     #if defined(__riscv_zcmp) || defined(__riscv_zcmt)
222         csrs CSR_MMISC_CTL, t0
223     #else
224         csrc CSR_MMISC_CTL, t0
225     #endif
226
227     /*
228      * Set Exception Entry MTVEC to early_exc_entry
229      * Due to settings above, Exception and NMI
230      * will share common entry.
231      * This early_exc_entry is only used during early
232      * boot stage before main
233      * Set default interrupt mode to CLINT interrupt mode
234      */
235     la t0, early_exc_entry
236     csrw CSR_MTVEC, t0

```

(continues on next page)

(continued from previous page)

```

237
238     /* ===== Startup Stage 2 ===== */
239
240     /* Enable FPU and Vector Unit if f/d/v exist in march */
241     #if defined(__riscv_flen) && __riscv_flen > 0
242         /* Enable FPU, and set state to initial */
243         li t0, MSTATUS_FS
244         csrc mstatus, t0
245         li t0, MSTATUS_FS_INITIAL
246         csrs mstatus, t0
247     #endif
248
249     #if defined(__riscv_vector)
250         /* Enable Vector, and set state to initial */
251         li t0, MSTATUS_VS
252         csrc mstatus, t0
253         li t0, MSTATUS_VS_INITIAL
254         csrs mstatus, t0
255     #endif
256
257     /* TODO: Enable I/D Cache if present determined by cpufeature.h */
258     /* This should be only used by nuclei_gen which generate a correct cpufeature.h */
259     /* We use CPU_ISA macro to determine whether this cpufeature.h is generated or hand-
    ↪written */
260     /* This is used to speedup data loading */
261     #ifndef CPU_ISA
262     #ifndef CFG_HAS_ECC
263         /* Only enable i/dcache when ecc not present */
264         #ifndef CFG_HAS_ICACHE
265             csrsi CSR_MCACHE_CTL, MCACHE_CTL_IC_EN
266         #endif
267         #ifndef CFG_HAS_DCACHE
268             li t0, MCACHE_CTL_DC_EN
269             csrs CSR_MCACHE_CTL, t0
270         #endif
271     #endif
272     #endif
273
274     /* Enable mcycle and minstret counter */
275     csrci CSR_MCOUNTINHIBIT, 0x5
276
277     #if defined(SMP_CPU_CNT) && (SMP_CPU_CNT > 1)
278         csrr a0, CSR_MHARTID
279         li a1, BOOT_HARTID
280         bne a0, a1, __skip_init
281     #endif
282
283     .size _start, . - _start
284
285     .type __init_common, @function
286     __init_common:
287         /* ===== Startup Stage 3 ===== */

```

(continues on next page)

(continued from previous page)

```

288  /*
289  * Load text section from CODE ROM to CODE RAM
290  * when text LMA is different with VMA
291  */
292  la a0, _text_lma
293  la a1, _text
294  /* If text LMA and VMA are equal
295  * then no need to copy text section */
296  beq a0, a1, 2f
297  la a2, _etext
298  bgeu a1, a2, 2f
299
300  1:
301  /* Load code section if necessary */
302  lw t0, (a0)
303  sw t0, (a1)
304  addi a0, a0, 4
305  addi a1, a1, 4
306  bltu a1, a2, 1b
307  2:
308  /* Load data section */
309  la a0, _data_lma
310  la a1, _data
311  /* If data vma=lma, no need to copy */
312  beq a0, a1, 2f
313  la a2, _edata
314  bgeu a1, a2, 2f
315  1:
316  lw t0, (a0)
317  sw t0, (a1)
318  addi a0, a0, 4
319  addi a1, a1, 4
320  bltu a1, a2, 1b
321  2:
322  /* Clear bss section */
323  la a0, __bss_start
324  la a1, _end
325  bgeu a0, a1, 2f
326  1:
327  sw zero, (a0)
328  addi a0, a0, 4
329  bltu a0, a1, 1b
330  2:
331
332  .size __init_common, . - __init_common
333
334  .globl _start_premain
335  .type _start_premain, @function
336  _start_premain:
337  /*
338  * Call vendor defined SystemInit to
339  * initialize the micro-controller system

```

(continues on next page)

(continued from previous page)

```

340     * SystemInit will just be called by boot cpu
341     */
342     call SystemInit
343
344     /*
345     * Call C/C++ constructor start up code,
346     * __libc_fini is defined in linker script,
347     * so register_fini function will be called
348     * and will run atexit (__libc_fini_array)
349     * to do previous call atexit function
350     */
351     call __libc_init_array
352
353     .size _start_premain, . - _start_premain
354
355     .type __skip_init, @function
356     __skip_init:
357         /* Sync all harts at this function */
358         call __sync_harts
359
360         /* do pre-init steps before main */
361         /* _premain_init will be called by each cpu
362         * please make sure the implementation of __premain_int
363         * considered this
364         * it will update mtvec according to eclic present or not
365         * mtvec will set to exc_entry
366         */
367         call _premain_init
368
369         /* BPU cold bringup need time, so enable BPU before enter to main */
370         li t0, MMISC_CTL_BPU
371         csrs CSR_MMISC_CTL, t0
372
373         // Interrupt is still disabled here
374         /* ===== Call SMP Main Function ===== */
375         /* argc = argv = 0 */
376         li a0, 0
377         li a1, 0
378         #if defined(SMP_CPU_CNT) && (SMP_CPU_CNT > 1)
379             /* The weak implementation of smp_main is in this file */
380             call smp_main
381         #else
382             #ifndef RTOS_RTTHREAD
383                 // Call entry function when using RT-Thread
384             #endif
385             #ifndef SMODE_RTOS
386                 call main_entry
387             #else
388                 call entry
389             #endif
390             #endif
391             call main
392         #endif

```

(continues on next page)

(continued from previous page)

```

392 #endif
393     /* do post-main steps after main
394      * this function will be called by each cpu */
395     call _postmain_fini
396
397     .size __skip_init, . - __skip_init
398
399 .type __amp_wait, @function
400 __amp_wait:
401 1:
402     wfi
403     j 1b
404
405     .size __amp_wait, . - __amp_wait
406
407 #if defined(SMP_CPU_CNT) && (SMP_CPU_CNT > 1)
408 /*
409  * You can re-implement smp_main function in your code
410  * to do smp boot process and handle multi harts
411  */
412 .weak smp_main
413 .type smp_main, @function
414 smp_main:
415     addi sp, sp, -2*REGBYTES
416     STORE ra, 0*REGBYTES(sp)
417     /* only boot hart goto main, other harts do wfi */
418     csrr t0, CSR_MHARTID
419     li t1, BOOT_HARTID
420     beq t0, t1, 2f
421 1:
422     wfi
423     j 1b
424 2:
425 #ifdef RTOS_RTTHREAD
426     // Call entry function when using RT-Thread
427 #ifdef SMODE_RTOS
428     call main_entry
429 #else
430     call entry
431 #endif
432 #else
433     call main
434 #endif
435     LOAD ra, 0*REGBYTES(sp)
436     addi sp, sp, 2*REGBYTES
437     ret
438
439     .size smp_main, . - smp_main
440 #endif
441
442 /* Early boot exception entry before main */
443 .align 6

```

(continues on next page)

(continued from previous page)

```

444 .global early_exc_entry
445 .type early_exc_entry, @function
446 early_exc_entry:
447     wfi
448     j early_exc_entry
449
450     .size early_exc_entry, . - early_exc_entry

```

## Interrupt and Exception Handling File: intexc\_<Device>.S

### Caution

**Please be informed** that the **NMSIS-Core Device Templates** may not be updated in a timely manner and thus could become outdated. We suggest referring to the specific implementation of [evalsoc in the Nuclei SDK<sup>16</sup>](#) for the latest reference template. This reference template may not be actively maintained in the future.

The intexc File intexc\_<Device>.S contains:

- Macro to save caller register.
- Macro to restore caller register.
- Default Exception/NMI routine implementation.
- Default Non-Vector Interrupt routine implementation.

Nuclei processors provide **NMI(Non-Maskable Interrupt)**, **Exception**, **Vector Interrupt** and **Non-Vector Interrupt** features.

### Note

To provide S-Mode interrupt and exception handling feature, we also provide a template file called intexc\_<Device>\_s.S

## NMI(Non-Maskable Interrupt)

Click [NMI<sup>17</sup>](#) to learn about Nuclei Processor Core NMI in Nuclei ISA Spec.

NMI is used for urgent external HW error. It can't be masked and disabled.

When NMI happened, bit 9 of CSR MMSIC\_CTL will be checked. If this bit value is 1, then NMI entry address will be the same as exception(CSR\_MTVEC), and exception code for NMI will be 0xFFF, otherwise NMI entry will be same as reset\_vector.

In NMSIS-Core, the bit 9 of CSR MMISC\_CTL is set to 1 during core startup, so NMI will be treated as Exception and handled.

<sup>16</sup> <https://github.com/Nuclei-Software/nuclei-sdk/tree/master/SoC/evalsoc/Common>

<sup>17</sup> [https://doc.nucleisys.com/nuclei\\_spec/isa/nmi.html](https://doc.nucleisys.com/nuclei_spec/isa/nmi.html)



## Exception

Click [Exception<sup>18</sup>](#) to learn about Nuclei Processor Core Exception in Nuclei ISA Spec.

For CPU exception, the entry for exception will be `exc_entry`, in this entry code, it will call default exception handler `core_exception_handler()` (page 709).

In the common exception routine(`exc_entry`) to get more information like exception code. Exception handle flow show as below picture:




Fig. 3: Exception Handling Flow

NMI and exception could support nesting. Two levels of NMI/Exception state save stacks are supported.

We support three nesting mode as below:

- NMI nesting exception
- Exception nesting exception
- Exception nesting NMI

For software, we have provided the common entry for NMI and exception. Silicon vendor only need adapt the interface defined in *Interrupt Exception NMI Handling* (page 708).

Context save and restore have been handled by `exc_entry` interface.

When exception exception return it will run the instruction which trigger the exception again. It will cause software dead loop. So in the exception handler for each exception code, we propose to set CSR MEPC to be `MEPC+4`, then it will start from next instruction of MEPC.

<sup>18</sup> [https://doc.nucleisys.com/nuclei\\_spec/isa/exception.html](https://doc.nucleisys.com/nuclei_spec/isa/exception.html)

## Interrupt

Click [Interrupt<sup>19</sup>](#) to learn about Nuclei Processor Core Interrupt in Nuclei Spec.

Interrupt could be configured as **CLINT** mode or **ECILC** mode.

In NMSIS-Core, Interrupt has been configured as **ECLIC** mode during startup in *startup\_<Devices>.S*, which is also recommended setting using Nuclei Processors.

ECLIC managed interrupt could be configured as **vector** and **non-vector** mode.

Detail interrupt handling process as below picture:




Fig. 4: Interrupt Handling Flow

To get highest priority interrupt we need compare the interrupt level first. If level is the same then compare the priority. High level interrupt could interrupt low level ISR and trigger interrupt nesting. If different priority with same level interrupt pending higher priority will be served first. Interrupt could be configured as vector mode and non-vector mode by vendor. For non-vector mode interrupt handler entry get from MTVT2 and exception/NMI handler entry get

<sup>19</sup> [https://doc.nucleisys.com/nuclei\\_spec/isa/interrupt.html](https://doc.nucleisys.com/nuclei_spec/isa/interrupt.html)

from MTVVEC. If Vendor need set non vector mode interrupt handler entry from MTVVEC you need set MTVT2.BIT0 as 0.

### Non-Vector Interrupt SW handler

For **non-vector** mode interrupt it will make the necessary CSR registers and context save and restore. Non-vector mode software handle flow show as below pciture:




Fig. 5: Non-vector mode interrupt software handle flow

#### Detail description for non-vector mode interrupt handler as below steps:

1. Get non-vector mode handler entry from MTVT2 if MTVT2.BIT0 is 1(proposed configuration).
2. Context save to stack for cpu registers.
3. Save CSR registers MEPC/MCAUSE/MSUBM to stack.
4. Run instruction `csrrw ra, CSR_JALMNXTI, ra`. It will enable interrupt, check interrupt pending. If interrupt is pending then get highest priority interrupt and jump to interrupt handler entry in the vector table, otherwise it will go to step 6.
5. Execute the interrupt handler routine, when return from isr routine it will jump to step 4.
6. Global interrupt disable.
7. Restore CSR registers MEPC/MCAUSE/MSUBM.
8. Context restore from stack for cpu registers.
9. Execute `mret` to return from handler.

For **non-vector** mode interrupt it could support **interrupt nesting**.

**Interrupt nesting** handle flow show as below picture:




Fig. 6: Nesting interrupt handling flow

### Vector Interrupt SW handler

If vector interrupt handler need support nesting or making function call Vector mode software handling flow show as below picture:




Fig. 7: Vector mode nesting interrupt handling flow

**Detail description for nested vector mode interrupt handler as below steps:**

1. Get vector mode handler from address of vector table entry MTVT added offset.
2. Context save to stack for cpu registers, done in each vector interrupt handler via `__INTERRUPT` (page 74)

3. Save CSR registers MEPC/MCAUSE/MSUBM to stack, done in each vector interrupt handler by read and save these CSRs into variables.
4. Execute the interrupt handling.
5. Restore CSR registers MEPC/MCAUSE/MSUBM from stack.
6. CSR registers restore from saved variables used in step 3.
7. Execute `mret` to return from handler

Here is sample code for above nested vector interrupt handling process:

```

1 // Vector interrupt handler for on-board button
2 __INTERRUPT void SOC_BUTTON_1_HANDLER(void)
3 {
4     // save mepc,mcause,msubm enable interrupts
5     SAVE_IRQ_CSR_CONTEXT();
6
7     printf("%s", "----Begin button1 handler----Vector mode\r\n");
8
9     // Green LED toggle
10    gpio_toggle(GPIO, SOC_LED_GREEN_GPIO_MASK);
11
12    // Clear the GPIO Pending interrupt by writing 1.
13    gpio_clear_interrupt(GPIO, SOC_BUTTON_1_GPIO_OFS, GPIO_INT_RISE);
14
15    wait_seconds(1); // Wait for a while
16
17    printf("%s", "----End button1 handler\r\n");
18
19    // disable interrupts,restore mepc,mcause,msubm
20    RESTORE_IRQ_CSR_CONTEXT();
21 }

```

#### Detail description for non-nested vector mode interrupt handler as below

To improve the software response latency for vector mode vendor could remove context save/restore and **MEPC/MCAUSE/MSUBM** save/restore.

If so vector mode interrupt will not support nesting and interrupt handler can only be a leaf function which doesn't make any function calls.

**Then the vector mode interrupt software flow will be described as below:**

1. Get vector mode handler from address of vector table entry MTVT added offset.
2. Execute the interrupt handler(leaf function).
3. Execute `mret` to return from handler

Here is sample code for above non-nested vector interrupt handler which is a leaf function handling process:

```

1 static uint32_t btn_pressed = 0;
2 // Vector interrupt handler for on-board button
3 // This function is an leaf function, no function call is allowed
4 __INTERRUPT void SOC_BUTTON_1_HANDLER(void)
5 {
6     btn_pressed ++;
7 }

```

## intexc\_Device.S Template File

The file exists for each supported toolchain and is the only toolchain specific NMSIS file.

Normally this file needn't adapt for different device. If CPU CSR registers have done some changes you may need some adaption.

Here we provided intexc\_Device.S template file as below:

```

1  /*
2  * Copyright (c) 2019 Nuclei Limited. All rights reserved.
3  *
4  * SPDX-License-Identifier: Apache-2.0
5  *
6  * Licensed under the Apache License, Version 2.0 (the License); you may
7  * not use this file except in compliance with the License.
8  * You may obtain a copy of the License at
9  *
10 * www.apache.org/licenses/LICENSE-2.0
11 *
12 * Unless required by applicable law or agreed to in writing, software
13 * distributed under the License is distributed on an AS IS BASIS, WITHOUT
14 * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
15 * See the License for the specific language governing permissions and
16 * limitations under the License.
17 */
18 /*****
19 * \file      intexc_evalsoc.S
20 * \brief     NMSIS Interrupt and Exception Handling Template File
21 * for Nuclei Eval SoC which support Nuclei N/NX class cores
22 * \version   V1.00
23 * \date      17 Dec 2019
24 *
25 *****/
26
27 #include "riscv_encoding.h"
28
29 /* TODO: Require Nuclei SDK >= 0.6.0, which introduced this cpufeature.h */
30 #include "cpufeature.h"
31
32 /**
33 * \brief Global interrupt disabled
34 * \details
35 * This function disable global interrupt.
36 * \remarks
37 * - All the interrupt requests will be ignored by CPU.
38 */
39 .macro DISABLE_MIE
40     csrr CSR_MSTATUS, MSTATUS_MIE
41 .endm
42
43 /**
44 * \brief Macro for context save
45 * \details

```

(continues on next page)

(continued from previous page)

```

46  * This macro save ABI defined caller saved registers in the stack.
47  * \remarks
48  * - This Macro could use to save context when you enter to interrupt
49  * or exception
50  */
51  /* Save caller registers */
52  .macro SAVE_CONTEXT
53      /* Allocate stack space for context saving */
54  #ifndef __riscv_32e
55      addi sp, sp, -20*REGBYTES
56  #else
57      addi sp, sp, -14*REGBYTES
58  #endif /* __riscv_32e */
59
60      STORE x1, 0*REGBYTES(sp)
61      STORE x4, 1*REGBYTES(sp)
62      STORE x5, 2*REGBYTES(sp)
63      STORE x6, 3*REGBYTES(sp)
64      STORE x7, 4*REGBYTES(sp)
65      STORE x10, 5*REGBYTES(sp)
66      STORE x11, 6*REGBYTES(sp)
67      STORE x12, 7*REGBYTES(sp)
68      STORE x13, 8*REGBYTES(sp)
69      STORE x14, 9*REGBYTES(sp)
70      STORE x15, 10*REGBYTES(sp)
71  #ifndef __riscv_32e
72      STORE x16, 14*REGBYTES(sp)
73      STORE x17, 15*REGBYTES(sp)
74      STORE x28, 16*REGBYTES(sp)
75      STORE x29, 17*REGBYTES(sp)
76      STORE x30, 18*REGBYTES(sp)
77      STORE x31, 19*REGBYTES(sp)
78  #endif /* __riscv_32e */
79  .endm
80
81  /**
82   * \brief Macro for restore caller registers
83   * \details
84   * This macro restore ABI defined caller saved registers from stack.
85   * \remarks
86   * - You could use this macro to restore context before you want return
87   * from interrupt or exeception
88   */
89  /* Restore caller registers */
90  .macro RESTORE_CONTEXT
91      LOAD x1, 0*REGBYTES(sp)
92      LOAD x4, 1*REGBYTES(sp)
93      LOAD x5, 2*REGBYTES(sp)
94      LOAD x6, 3*REGBYTES(sp)
95      LOAD x7, 4*REGBYTES(sp)
96      LOAD x10, 5*REGBYTES(sp)
97      LOAD x11, 6*REGBYTES(sp)

```

(continues on next page)

(continued from previous page)

```

98     LOAD x12, 7*REGBYTES(sp)
99     LOAD x13, 8*REGBYTES(sp)
100    LOAD x14, 9*REGBYTES(sp)
101    LOAD x15, 10*REGBYTES(sp)
102    #ifndef __riscv_32e
103        LOAD x16, 14*REGBYTES(sp)
104        LOAD x17, 15*REGBYTES(sp)
105        LOAD x28, 16*REGBYTES(sp)
106        LOAD x29, 17*REGBYTES(sp)
107        LOAD x30, 18*REGBYTES(sp)
108        LOAD x31, 19*REGBYTES(sp)
109
110        /* De-allocate the stack space */
111        addi sp, sp, 20*REGBYTES
112    #else
113        /* De-allocate the stack space */
114        addi sp, sp, 14*REGBYTES
115    #endif /* __riscv_32e */
116
117    .endm
118
119    /**
120     * \brief Macro for save necessary CSRs to stack
121     * \details
122     * This macro store MCAUSE, MEPC, MSUBM to stack.
123     */
124    .macro SAVE_CSR_CONTEXT
125    #ifdef CFG_HAS_CLIC
126        /* Store CSR mcause to stack using pushmcause */
127        csrrwi x0, CSR_PUSHMCAUSE, 11
128        /* Store CSR mepc to stack using pushmepc */
129        csrrwi x0, CSR_PUSHMEPC, 12
130        /* Store CSR msub to stack using pushmsub */
131        csrrwi x0, CSR_PUSHMSUBM, 13
132    #else
133        csrr x5, CSR_MEPC
134        STORE x5, 12*REGBYTES(sp)
135        csrr x5, CSR_MCAUSE
136        STORE x5, 11*REGBYTES(sp)
137    #endif
138    .endm
139
140    /**
141     * \brief Macro for restore necessary CSRs from stack
142     * \details
143     * This macro restore MSUBM, MEPC, MCAUSE from stack.
144     */
145    .macro RESTORE_CSR_CONTEXT
146    #ifdef CFG_HAS_CLIC
147        LOAD x5, 13*REGBYTES(sp)
148        csrwr CSR_MSUBM, x5
149    #endif

```

(continues on next page)



(continued from previous page)

```

150     LOAD x5, 12*REGBYTES(sp)
151     csw CSR_MEPC, x5
152     LOAD x5, 11*REGBYTES(sp)
153     csw CSR_MCAUSE, x5
154 .endm
155
156 /**
157  * \brief Exception/NMI Entry
158  * \details
159  * This function provide common entry functions for exception/nmi and interrupt of plic_
160  * mode.
161  * \remarks
162  * This function provide a default exception/nmi entry.
163  * ABI defined caller save register and some CSR registers
164  * to be saved before enter interrupt handler and be restored before return.
165  */
166 .section .text.trap
167 /* In CLIC mode, the exeception entry must be 64bytes aligned */
168 .align 6
169 # gnu let .weak override .globl, but llvm will show warning
170 # see https://reviews.llvm.org/D90108
171 .weak exc_entry
172 .type exc_entry, @function
173 exc_entry:
174     /* Save the caller saving registers (context) */
175     SAVE_CONTEXT
176     /* Save the necessary CSR registers */
177     SAVE_CSR_CONTEXT
178
179     /*
180      * Set the exception handler function arguments
181      * argument 1: mcause value
182      * argument 2: current stack point(SP) value
183      */
184     csrr a0, mcause
185     mv a1, sp
186     /*
187      * TODO: Call the exception handler function
188      * By default, the function template is provided in
189      * system_Device.c, you can adjust it as you want
190      */
191     call core_exception_handler
192
193     /* Restore the necessary CSR registers */
194     RESTORE_CSR_CONTEXT
195     /* Restore the caller saving registers (context) */
196     RESTORE_CONTEXT
197
198     /* Return to regular code */
199     mret
200
201     .size exc_entry, . - exc_entry

```

(continues on next page)

(continued from previous page)

```

201  /**
202  * \brief Non-Vector Interrupt Entry
203  * \details
204  * This function provide common entry functions for handling
205  * non-vector interrupts
206  * \remarks
207  * This function provide a default non-vector interrupt entry.
208  * ABI defined caller save register and some CSR registers need
209  * to be saved before enter interrupt handler and be restored before return.
210  */
211
212  .section      .text.irq
213  /* In CLIC mode, the interrupt entry must be 4bytes aligned */
214  .align 2
215  # gnu let .weak override .globl, but llvm will show warning
216  # see https://reviews.llvm.org/D90108
217  .weak irq_entry
218  .type irq_entry, @function
219  /* This label will be set to MVT2 register */
220  irq_entry:
221      /* Save the caller saving registers (context) */
222      SAVE_CONTEXT
223      /* Save the necessary CSR registers */
224      SAVE_CSR_CONTEXT
225
226      /* This special CSR read/write operation, which is actually
227       * claim the CLIC to find its pending highest ID, if the ID
228       * is not 0, then automatically enable the mstatus.MIE, and
229       * jump to its vector-entry-label, and update the link register
230       */
231      csrrw ra, CSR_JALMNXTI, ra
232
233      /* Critical section with interrupts disabled */
234      DISABLE_MIE
235
236      /* Restore the necessary CSR registers */
237      RESTORE_CSR_CONTEXT
238      /* Restore the caller saving registers (context) */
239      RESTORE_CONTEXT
240
241      /* Return to regular code */
242      mret
243
244      .size irq_entry, . - irq_entry
245
246  /* Default Handler for Exceptions / Interrupts */
247  # gnu let .weak override .globl, but llvm will show warning
248  # see https://reviews.llvm.org/D90108
249  .weak default_intexc_handler
250  .type default_intexc_handler, @function
251  Undef_Handler:
252  default_intexc_handler:

```

(continues on next page)

(continued from previous page)

```

253 1:
254     j 1b
255
256     .size default_intexc_handler, . - default_intexc_handler

```

### Device Linker Script: gcc\_<device>.ld

#### Caution

**Please be informed** that the **NMSIS-Core Device Templates** may not be updated in a timely manner and thus could become outdated. We suggest referring to the specific implementation of **evalsoc in the Nuclei SDK<sup>20</sup>** for the latest reference template. This reference template may not be actively maintained in the future.

#### The Linker Script File gcc\_<device>.ld contains:

- Memory base address and size.
- Code, data section, vector table etc. location.
- Stack & heap location and size.

The file exists for each supported toolchain and is the only toolchain specific NMSIS file.

To adapt the file to a new device only when you need change the memory base address, size, data and code location etc.

### gcc\_Device.ld Template File

Here we provided gcc\_Device.ld template file as below:

```

1  /*
2   * Copyright (c) 2019 Nuclei Limited. All rights reserved.
3   *
4   * SPDX-License-Identifier: Apache-2.0
5   *
6   * Licensed under the Apache License, Version 2.0 (the License); you may
7   * not use this file except in compliance with the License.
8   * You may obtain a copy of the License at
9   *
10  * www.apache.org/licenses/LICENSE-2.0
11  *
12  * Unless required by applicable law or agreed to in writing, software
13  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
14  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
15  * See the License for the specific language governing permissions and
16  * limitations under the License.
17  */
18  /*****
19  * @file      gcc_<Device>.ld
20  * @brief     GNU Linker Script for Device <Device>

```

(continues on next page)

<sup>20</sup> <https://github.com/Nuclei-Software/nuclei-sdk/tree/master/SoC/evalsoc/Common>

(continued from previous page)

```

21  * @version  V2.1.0
22  * @date     19. Dec 2023
23  *****/
24
25  /***** Use Configuration Wizard in Context Menu *****/
26
27  OUTPUT_ARCH( "riscv" )
28  /***** Flash Configuration *****/
29  * <h> Flash Configuration
30  * <o0> Flash Base Address <0x0-0xFFFFFFFF:8>
31  * <o1> Flash Size (in Bytes) <0x0-0xFFFFFFFF:8>
32  * </h>
33  */
34  __ROM_BASE = 0x20000000;
35  __ROM_SIZE = 0x00400000;
36
37  /*----- ILM RAM Configuration -----*/
38  * <h> ILM RAM Configuration
39  * <o0> ILM RAM Base Address <0x0-0xFFFFFFFF:8>
40  * <o1> ILM RAM Size (in Bytes) <0x0-0xFFFFFFFF:8>
41  * </h>
42  */
43  __ILM_RAM_BASE = 0x80000000;
44  __ILM_RAM_SIZE = 0x00010000;
45
46  /*----- Embedded RAM Configuration -----*/
47  * <h> RAM Configuration
48  * <o0> RAM Base Address <0x0-0xFFFFFFFF:8>
49  * <o1> RAM Size (in Bytes) <0x0-0xFFFFFFFF:8>
50  * </h>
51  */
52  __RAM_BASE = 0x90000000;
53  __RAM_SIZE = 0x00010000;
54
55  /***** Stack / Heap Configuration *****/
56  * <h> Stack / Heap Configuration
57  * <o0> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
58  * <o1> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
59  * </h>
60  */
61  __STACK_SIZE = 0x00000800;
62  __HEAP_SIZE = 0x00000800;
63
64  /***** end of configuration section *****/
65
66  /* Define entry label of program */
67  ENTRY(_start)
68  /* Define base address and length of flash and ram */
69  MEMORY
70  {
71      flash (rxa!w) : ORIGIN = __ROM_BASE, LENGTH = __ROM_SIZE
72      ram (wxa!r) : ORIGIN = __RAM_BASE, LENGTH = __RAM_SIZE

```

(continues on next page)

(continued from previous page)

```

73 }
74
75 REGION_ALIAS("ROM", flash)
76 REGION_ALIAS("RAM", ram)
77
78 /* Linker script to place sections and symbol values. Should be used together
79  * with other linker script that defines memory regions FLASH, ILM and RAM.
80  * It references following symbols, which must be defined in code:
81  *   _start : Entry of reset handler
82  *
83  * It defines following symbols, which code can use without definition:
84  *   _ilm_lma ; deprecated
85  *   _ilm      ; deprecated
86  *   _eilm     ; deprecated
87  *   _text_lma
88  *   _text
89  *   _etext
90  *   __etext
91  *   etext
92  *   __preinit_array_start
93  *   __preinit_array_end
94  *   __init_array_start
95  *   __init_array_end
96  *   __fini_array_start
97  *   __fini_array_end
98  *   _data_lma
99  *   _edata
100  *   edata
101  *   __data_end__
102  *   __bss_start
103  *   __fbss
104  *   _end
105  *   end
106  *   __heap_start
107  *   __heap_end
108  *   __heap_limit
109  *   __StackLimit
110  *   __StackBottom
111  *   __StackTop
112  *   __HEAP_SIZE
113  *   __STACK_SIZE
114  */
115
116 SECTIONS
117 {
118     /* To provide symbol __STACK_SIZE, __HEAP_SIZE and __SMP_CPU_CNT */
119     PROVIDE(__STACK_SIZE = 2K);
120     PROVIDE(__HEAP_SIZE = 2K);
121     PROVIDE(__SMP_CPU_CNT = 1);
122     __TOT_STACK_SIZE = __STACK_SIZE * __SMP_CPU_CNT;
123
124     .init      :

```

(continues on next page)

(continued from previous page)

```

125 {
126     /* vector table locate at ROM */
127     *(.text.vtable)
128     *(.text.vtable_s)
129     *(.text.init)
130     KEEP (*(SORT_NONE(.init)))
131     . = ALIGN(4);
132 } >ROM AT>ROM
133
134 /* Code section located at ROM */
135 .text          :
136 {
137     *(.text.unlikely .text.unlikely.*)
138     *(.text.startup .text.startup.*)
139     . = ALIGN(8);
140     PROVIDE( __jvt_base$ = . );
141     *(.text.tljal .text.tljal.*)
142     *(.text .text.*)
143     *(.gnu.linkonce.t.*)
144     /* readonly data placed in ROM */
145     . = ALIGN(8);
146     *(.srodata.cst16)
147     *(.srodata.cst8)
148     *(.srodata.cst4)
149     *(.srodata.cst2)
150     *(.srodata .srodata.*)
151     *(.rdata)
152     *(.rodata .rodata.*)
153     *(.gnu.linkonce.r.*)
154     /* rtt */
155     . = ALIGN(8);
156     __rt_init_start = .;
157     KEEP(*(SORT(.rti_fn*)))
158     __rt_init_end = .;
159     . = ALIGN(8);
160     __fsymtab_start = .;
161     KEEP(*(FSymTab))
162     __fsymtab_end = .;
163     . = ALIGN(8);
164     __vsymtab_start = .;
165     KEEP(*(VSymTab))
166     __vsymtab_end = .;
167     /* .fini */
168     . = ALIGN(8);
169     KEEP (*(SORT_NONE(.fini)))
170     /* .preinit_array */
171     . = ALIGN(8);
172     PROVIDE_HIDDEN (__preinit_array_start = .);
173     KEEP (*(preinit_array))
174     PROVIDE_HIDDEN (__preinit_array_end = .);
175     /* .init_array */
176     . = ALIGN(8);

```

(continues on next page)

(continued from previous page)

```

177 PROVIDE_HIDDEN (__init_array_start = .);
178 KEEP (*(SORT_BY_INIT_PRIORITY(.init_array.*) SORT_BY_INIT_PRIORITY(.ctors.*)))
179 KEEP (*(.(init_array EXCLUDE_FILE (*crtbegin.o *crtbegin?.o *crtend.o *crtend?.o ) .
↳ctors))
180 PROVIDE_HIDDEN (__init_array_end = .);
181 /* .fini_array */
182 . = ALIGN(8);
183 PROVIDE_HIDDEN (__fini_array_start = .);
184 PROVIDE_HIDDEN (__libc_fini = _fini);
185 KEEP (*(SORT_BY_INIT_PRIORITY(.fini_array.*) SORT_BY_INIT_PRIORITY(.dtors.*)))
186 KEEP (*(.(fini_array EXCLUDE_FILE (*crtbegin.o *crtbegin?.o *crtend.o *crtend?.o ) .
↳dtors))
187 PROVIDE_HIDDEN (__fini_array_end = .);
188 /* .ctors */
189 . = ALIGN(8);
190 KEEP (*crtbegin.o(.ctors))
191 KEEP (*crtbegin?.o(.ctors))
192 KEEP (*(EXCLUDE_FILE (*crtend.o *crtend?.o ) .ctors))
193 KEEP (*(SORT(.ctors.*)))
194 KEEP (*(.(ctors)))
195 /* .dtors */
196 . = ALIGN(8);
197 KEEP (*crtbegin.o(.dtors))
198 KEEP (*crtbegin?.o(.dtors))
199 KEEP (*(EXCLUDE_FILE (*crtend.o *crtend?.o ) .dtors))
200 KEEP (*(SORT(.dtors.*)))
201 KEEP (*(.(dtors)))
202 } >ROM AT>ROM
203
204 PROVIDE( _ilm_lma = LOADADDR(.text) );
205 PROVIDE( _ilm = ADDR(.text) );
206 PROVIDE( _eilm = . );
207 PROVIDE( _text_lma = LOADADDR(.text) );
208 PROVIDE( _text = ADDR(.text) );
209 PROVIDE( _etext = . );
210 PROVIDE( __etext = . );
211 PROVIDE( etext = . );
212
213 .data : ALIGN(8)
214 {
215     KEEP(*(.(data.ctest*)))
216     *(.data .data.*)
217     *(.gnu.linkonce.d.*)
218     . = ALIGN(8);
219     PROVIDE( __global_pointer$ = . + 0x800 );
220     *(.sdata .sdata.* .sdata*)
221     *(.gnu.linkonce.s.*)
222     . = ALIGN(8);
223 } >RAM AT>ROM
224
225 .tdata : ALIGN(8)
226 {

```

(continues on next page)

(continued from previous page)

```

227     PROVIDE( __tls_base = . );
228     *(.tdata .tdata.* .gnu.linkonce.td.*)
229 } >RAM AT>ROM
230
231 PROVIDE( _data_lma = LOADADDR(.data) );
232 PROVIDE( _data = ADDR(.data) );
233 PROVIDE( _edata = . );
234 PROVIDE( edata = . );
235
236 PROVIDE( _fbss = . );
237 PROVIDE( __bss_start = . );
238
239 .tbss (NOLOAD) : ALIGN(8)
240 {
241     *(.tbss .tbss.* .gnu.linkonce.tb.*)
242     *(.tcommon)
243     PROVIDE( __tls_end = . );
244 } >RAM AT>RAM
245
246 .tbss_space (NOLOAD) : ALIGN(8)
247 {
248     . = . + SIZEOF(.tbss);
249 } >RAM AT>RAM
250
251 .bss (NOLOAD) : ALIGN(8)
252 {
253     *(.sbss*)
254     *(.gnu.linkonce.sb.*)
255     *(.bss .bss.*)
256     *(.gnu.linkonce.b.*)
257     *(COMMON)
258     . = ALIGN(4);
259 } >RAM AT>RAM
260
261 PROVIDE( _end = . );
262 PROVIDE( end = . );
263
264 /* Nuclei C Runtime Library requirements:
265 * 1. heap need to be align at 16 bytes
266 * 2. __heap_start and __heap_end symbol need to be defined
267 * 3. reserved at least __HEAP_SIZE space for heap
268 */
269 .heap (NOLOAD) : ALIGN(16)
270 {
271     . = ALIGN(16);
272     PROVIDE( __heap_start = . );
273     . += __HEAP_SIZE;
274     . = ALIGN(16);
275     PROVIDE( __heap_limit = . );
276 } >RAM AT>RAM
277
278 .stack ORIGIN(RAM) + LENGTH(RAM) - __TOT_STACK_SIZE (NOLOAD) :

```

(continues on next page)



(continued from previous page)

```

279 {
280     . = ALIGN(16);
281     PROVIDE( _heap_end = . );
282     PROVIDE( __heap_end = . );
283     PROVIDE( __StackLimit = . );
284     PROVIDE( __StackBottom = . );
285     . += __TOT_STACK_SIZE;
286     . = ALIGN(16);
287     PROVIDE( __StackTop = . );
288     PROVIDE( _sp = . );
289 } >RAM AT>RAM
290 }

```

## System Configuration Files system\_<Device>.c and system\_<Device>.h

### Caution

**Please be informed** that the **NMSIS-Core Device Templates** may not be updated in a timely manner and thus could become outdated. We suggest referring to the specific implementation of [evalsoc in the Nuclei SDK<sup>21</sup>](#) for the latest reference template. This reference template may not be actively maintained in the future.

The **System Configuration Files system\_<device>.c and system\_<device>.h** provides as a minimum the functions described under *System Device Configuration* (page 701).

These functions are device specific and need adaptations. In addition, the file might have configuration settings for the device such as XTAL frequency or PLL prescaler settings, necessary system initialization, vendor customized interrupt, exception and nmi handling code, refer to *System Device Configuration* (page 701) for more details.

For devices with external memory BUS the system\_<Device>.c also configures the BUS system.

The silicon vendor might expose other functions (i.e. for power configuration) in the system\_<Device>.c file. In case of additional features the function prototypes need to be added to the system\_<Device>.h header file.

### system\_Device.c Template File

Here we provided system\_Device.c template file as below:

Please check file content in [https://github.com/Nuclei-Software/NMSIS/blob/master/Device/\\_Template\\_Vendor/Vendor/Device/Source/system\\_Device.c](https://github.com/Nuclei-Software/NMSIS/blob/master/Device/_Template_Vendor/Vendor/Device/Source/system_Device.c)

<sup>21</sup> <https://github.com/Nuclei-Software/nuclei-sdk/tree/master/SoC/evalsoc/Common>

## system\_Device.h Template File

Here we provided system\_Device.h template file as below:

```

1  /*
2  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
3  * Copyright (c) 2019 Nuclei Limited. All rights reserved.
4  *
5  * SPDX-License-Identifier: Apache-2.0
6  *
7  * Licensed under the Apache License, Version 2.0 (the License); you may
8  * not use this file except in compliance with the License.
9  * You may obtain a copy of the License at
10 *
11 * www.apache.org/licenses/LICENSE-2.0
12 *
13 * Unless required by applicable law or agreed to in writing, software
14 * distributed under the License is distributed on an AS IS BASIS, WITHOUT
15 * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
16 * See the License for the specific language governing permissions and
17 * limitations under the License.
18 */
19 /*****
20 * @file      system_<Device>.h
21 * @brief     NMSIS Nuclei N/NX Device Peripheral Access Layer Header File for
22 *           Device <Device>
23 * @version   V1.00
24 * @date      17. Dec 2019
25 *****/
26
27 #ifndef __SYSTEM_<Device>_H__  /* ToDo: replace '<Device>' with your device name */
28 #define __SYSTEM_<Device>_H__
29
30 // NOTE: Should never directly include this header, you should include <Device>.h
31
32 #ifdef __cplusplus
33 extern "C" {
34 #endif
35
36 #include <stdint.h>
37
38 extern volatile uint32_t SystemCoreClock;    /*!< System Clock Frequency (Core Clock) */
39
40 typedef struct EXC_Frame {
41     unsigned long ra;           /* ra: x1, return address for jump */
42     unsigned long tp;           /* tp: x4, thread pointer */
43     unsigned long t0;           /* t0: x5, temporary register 0 */
44     unsigned long t1;           /* t1: x6, temporary register 1 */
45     unsigned long t2;           /* t2: x7, temporary register 2 */
46     unsigned long a0;           /* a0: x10, return value or function argument 0 */
47     unsigned long a1;           /* a1: x11, return value or function argument 1 */
48     unsigned long a2;           /* a2: x12, function argument 2 */
49     unsigned long a3;           /* a3: x13, function argument 3 */

```

(continues on next page)

(continued from previous page)

```

50     unsigned long a4;           /* a4: x14, function argument 4 */
51     unsigned long a5;           /* a5: x15, function argument 5 */
52     unsigned long cause;        /* cause: machine/supervisor mode cause csr
↳register */
53     unsigned long epc;          /* epc: machine/ supervisor mode exception program
↳counter csr register */
54     unsigned long msubm;        /* msubm: machine sub-mode csr register, nuclei
↳customized, exclusive to machine mode */
55 #ifndef __riscv_32e
56     unsigned long a6;           /* a6: x16, function argument 6 */
57     unsigned long a7;           /* a7: x17, function argument 7 */
58     unsigned long t3;           /* t3: x28, temporary register 3 */
59     unsigned long t4;           /* t4: x29, temporary register 4 */
60     unsigned long t5;           /* t5: x30, temporary register 5 */
61     unsigned long t6;           /* t6: x31, temporary register 6 */
62 #endif
63 } EXC_Frame_Type;
64
65 /**
66  * \brief Setup the microcontroller system.
67  * \details
68  * Initialize the System and update the SystemCoreClock variable.
69  */
70 extern void SystemInit(void);
71
72 /**
73  * \brief Update SystemCoreClock variable.
74  * \details
75  * Updates the SystemCoreClock with current core Clock retrieved from cpu registers.
76  */
77 extern void SystemCoreClockUpdate(void);
78
79 /**
80  * \brief Dump Exception Frame
81  */
82 void Exception_DumpFrame(unsigned long sp, uint8_t mode);
83
84 /**
85  * \brief Register a m-mode exception handler for exception code EXCn
86  */
87 extern void Exception_Register_EXC(uint32_t EXCn, unsigned long exc_handler);
88
89 /**
90  * \brief Get current m-mode exception handler for exception code EXCn
91  */
92 extern unsigned long Exception_Get_EXC(uint32_t EXCn);
93
94 /**
95  * \brief Initialize Interrupt as Clint interrupt mode
96  */
97 extern void CLINT_Interrupt_Init(void);
98

```

(continues on next page)

(continued from previous page)

```

99  /**
100  * \brief Initialize Interrupt
101  */
102  extern void Interrupt_Init(void);
103
104  #if defined(__ECLIC_PRESENT) && (__ECLIC_PRESENT == 1)
105  /**
106  * \brief Do ECLIC Interrupt configuration
107  */
108  extern void ECLIC_Interrupt_Init(void);
109
110  /**
111  * \brief Initialize a specific IRQ and register the handler
112  * \details
113  * This function set vector mode, trigger mode and polarity, interrupt level and
114  * priority,
115  * assign handler for specific IRQn.
116  */
117  extern int32_t ECLIC_Register_IRQ(IRQn_Type IRQn, uint8_t shv, ECLIC_TRIGGER_Type trig_
118  mode, uint8_t lvl, uint8_t priority, void* handler);
119
120  #if defined(__TEE_PRESENT) && (__TEE_PRESENT == 1)
121  /**
122  * \brief Initialize a specific IRQ and register the handler of supervisor mode
123  * \details
124  * This function set vector mode, trigger mode and polarity, interrupt level and
125  * priority,
126  * assign handler for specific IRQn.
127  */
128  extern int32_t ECLIC_Register_IRQ_S(IRQn_Type IRQn, uint8_t shv, ECLIC_TRIGGER_Type trig_
129  mode, uint8_t lvl, uint8_t priority, void* handler);
130  #endif
131
132  #endif
133
134  /**
135  * \brief Register a m-mode core interrupt handler for clint/plic interrupt mode
136  */
137  extern void Interrupt_Register_CoreIRQ(uint32_t irqn, unsigned long int_handler);
138
139  /**
140  * \brief Register a m-mode plic external interrupt handler for clint/plic interrupt mode
141  */
142  extern void Interrupt_Register_ExtIRQ(uint32_t irqn, unsigned long int_handler);
143
144  /**
145  * \brief Get a m-mode core interrupt handler for core interrupt number
146  */
147  extern unsigned long Interrupt_Get_CoreIRQ(uint32_t irqn);
148
149  /**
150  * \brief Get a m-mode external interrupt handler for external interrupt number

```

(continues on next page)

(continued from previous page)

```

147  */
148  extern unsigned long Interrupt_Get_ExtIRQ(uint32_t irqn);
149
150  /**
151   * \brief Register a m-mode riscv core interrupt and register the handler for clint/plic_
152   * \interrupt mode
153   */
154  extern int32_t Core_Register_IRQ(uint32_t irqn, void *handler);
155
156  #if defined(__PLIC_PRESENT) && (__PLIC_PRESENT == 1)
157  /**
158   * \brief Do plic interrupt configuration for clint/plic interrupt mode
159   */
160  extern void PLIC_Interrupt_Init(void);
161
162  /**
163   * \brief Register a m-mode specific plic interrupt and register the handler
164   */
165  extern int32_t PLIC_Register_IRQ(uint32_t source, uint8_t priority, void *handler);
166  #if defined(__SMODE_PRESENT) && (__SMODE_PRESENT == 1)
167  /**
168   * \brief Register a s-mode specific plic interrupt and register the handler
169   */
170  extern int32_t PLIC_Register_IRQ_S(uint32_t source, uint8_t priority, void *handler);
171  #endif
172  #endif
173
174  #if defined(__SMODE_PRESENT) && (__SMODE_PRESENT == 1)
175  /**
176   * \brief Register a s-mode exception handler for exception code EXCn
177   */
178  extern void Exception_Register_EXC_S(uint32_t EXCn, unsigned long exc_handler);
179
180  /**
181   * \brief Get current s-mode exception handler for exception code EXCn
182   */
183  extern unsigned long Exception_Get_EXC_S(uint32_t EXCn);
184
185  /**
186   * \brief Register a s-mode core interrupt handler for clint/plic interrupt mode
187   */
188  extern void Interrupt_Register_CoreIRQ_S(uint32_t irqn, unsigned long int_handler);
189
190  /**
191   * \brief Register a s-mode plic external interrupt handler for clint/plic interrupt mode
192   */
193  extern void Interrupt_Register_ExtIRQ_S(uint32_t irqn, unsigned long int_handler);
194
195  /**
196   * \brief Get a s-mode core interrupt handler for core interrupt number
197   */
198  extern unsigned long Interrupt_Get_CoreIRQ_S(uint32_t irqn);

```

(continues on next page)

(continued from previous page)

```

198 /**
199  * \brief Get a s-mode external interrupt handler for external interrupt number
200  */
201 extern unsigned long Interrupt_Get_ExtIRQ_S(uint32_t irqn);
202
203 /**
204  * \brief Register a s-mode riscv core interrupt and register the handler for clint/plic_
205  * \interrupt mode
206  */
207 extern int32_t Core_Register_IRQ_S(uint32_t irqn, void *handler);
208 #endif
209
210 #ifdef __cplusplus
211 }
212 #endif
213
214 #endif /* __SYSTEM_<Device>_H__ */

```

## Device Header File <Device.h>

### Caution

**Please be informed** that the **NMSIS-Core Device Templates** may not be updated in a timely manner and thus could become outdated. We suggest referring to the specific implementation of **evalsoc** in the **Nuclei SDK**<sup>22</sup> for the latest reference template. This reference template may not be actively maintained in the future.

The *Device Header File <Device.h>* (page 48) contains the following sections that are device specific:

- *Interrupt Number Definition* (page 49) provides interrupt numbers (IRQn) for all exceptions and interrupts of the device.
- *Configuration of the Processor and Core Peripherals* (page 50) reflect the features of the device.
- *Device Peripheral Access Layer* (page 53) provides definitions for the *Peripheral Access* (page 575) to all device peripherals. It contains all data structures and the address mapping for device-specific peripherals.
- **Access Functions for Peripherals (optional)** provide additional helper functions for peripherals that are useful for programming of these peripherals. Access Functions may be provided as inline functions or can be extern references to a device-specific library provided by the silicon vendor.

*NMSIS Core API* (page 71) describes the standard features and functions of the *Device Header File <Device.h>* (page 48) in detail.

<sup>22</sup> <https://github.com/Nuclei-Software/nuclei-sdk/tree/master/SoC/evalsoc/Common>

## Interrupt Number Definition

*Device Header File <Device.h>* (page 48) contains the enumeration *IRQn\_Type* (page 600) that defines all exceptions and interrupts of the device.

- Negative IRQn values represent processor core exceptions (internal interrupts).
- Positive IRQn values represent device-specific exceptions (external interrupts). The first device-specific interrupt has the IRQn value 0. The IRQn values needs extension to reflect the device-specific interrupt vector table in the *Startup File startup\_<Device>.S* (page 15).

The following example shows the extension of the interrupt vector table for the GD32VF103 device family.

```

1 typedef enum IRQn {
2     /***** N200 Processor Exceptions Numbers *****/
3     Reserved0_IRQn = 0,      /*!< Internal reserved
4     */
5     Reserved1_IRQn = 1,      /*!< Internal reserved
6     */
7     Reserved2_IRQn = 2,      /*!< Internal reserved
8     */
9     SysTimerSW_IRQn = 3,     /*!< System Timer SW interrupt
10    */
11    Reserved3_IRQn = 4,      /*!< Internal reserved
12    */
13    Reserved4_IRQn = 5,      /*!< Internal reserved
14    */
15    Reserved5_IRQn = 6,      /*!< Internal reserved
16    */
17    SysTimer_IRQn = 7,       /*!< System Timer Interrupt
18    */
19    Reserved6_IRQn = 8,      /*!< Internal reserved
20    */
21    Reserved7_IRQn = 9,      /*!< Internal reserved
22    */
23    Reserved8_IRQn = 10,     /*!< Internal reserved
24    */
25    Reserved9_IRQn = 11,     /*!< Internal reserved
26    */
27    Reserved10_IRQn = 12,    /*!< Internal reserved
28    */
29    Reserved11_IRQn = 13,    /*!< Internal reserved
30    */
31    Reserved12_IRQn = 14,    /*!< Internal reserved
32    */
33    Reserved13_IRQn = 15,    /*!< Internal reserved
34    */
35    Reserved14_IRQn = 16,    /*!< Internal reserved
36    */
37    HardFault_IRQn = 17,     /*!< Hard Fault, storage access error
38    */
39    Reserved15_IRQn = 18,    /*!< Internal reserved
40    */
41 } IRQn_Type;

```

(continues on next page)

(continued from previous page)

```

23  /***** GD32VF103 Specific Interrupt Numbers *****/
24  WWDGT_IRQn      = 19,    /*!< window watchDog timer interrupt
25  */
26  LVD_IRQn        = 20,    /*!< LVD through EXTI line detect interrupt
27  */
28  TAMPER_IRQn     = 21,    /*!< tamper through EXTI line detect
29  */
30  CAN1_EWMC_IRQn  = 85,    /*!< CAN1 EWMC interrupt
31  */
32  USBFS_IRQn      = 86,    /*!< USBFS global interrupt
33  */
34  SOC_INT_MAX,    /*!< Number of total Interrupts
35  */
36  } IRQn_Type;

```

## Configuration of the Processor and Core Peripherals

The *Device Header File* <Device.h> (page 48) configures the Nuclei N/NX/UX Class Processors and the core peripherals with #define that are set prior to including the file *nmsis\_core.h*.

For recently released Nuclei 200/300/600/900 RISC-V CPU, the cpu private peripherals are also called internal regions(IREGION) and the address spaces are continuous with fixed size, cpu will be configured with only the base address of IREGION, such as ECLIC, TIMER, SMP, Cluster Cache, CIDU, PLIC unit, for more details, please check Nuclei ISA Spec and related CPU databook.

The following tables list the #define along with the possible values for N200, N300, N600, NX600, UX600, N900, NX900, UX900, UX1000. If these #define are missing default values are used.

### nmsis\_core.h

#### Note

- \_\_NUCLEI\_N\_REV and \_\_NUCLEI\_NX\_REV are deprecated since 1.2.0, please use \_\_NUCLEI\_CPU\_REV and \_\_NUCLEI\_CPU\_SERIES now.
- \_\_HARTID\_OFFSET and \_\_SYSTIMER\_HARTID is added since 1.2.0
- Please check Nuclei SDK evalsoc header file evalsoc.h for latest cpu macros.

Table 5: Macros used in nmsis\_core.h

#define	Value Range	Default	Description
---------	-------------	---------	-------------

continues on next page



Table 5 – continued from previous page

		0x0100	
__NUCLEI_N_REV OR __NUCLEI_NX_REV	0x0100   0x0104		<ul style="list-style-type: none"> <li>For Nuclei N class device, define __NUCLEI_N_REV, for NX class device, define __NUCLEI_NX_REV.</li> <li>Core revision number ([15:8] revision number, [7:0] patch number), 0x0100 -&gt; 1.0, 0x0104 -&gt; 1.4</li> </ul>
__NUCLEI_CPU_REV	•	•	Define Nuclei CPU Revision Number, such as 0x030A01 means v3.10.1.
__NUCLEI_CPU_SERIES	•	•	Define Nuclei CPU Series, such as 0x0200, 0x0300, 0x0600, 0x0900 for 200/300/600/900 series.
__IREGION_BASEADDR	•	•	Define Nuclei CPU Internal Region Base Address.
__HARTID_OFFSET	•	•	Define the offset of the first cpu hart's hartid vs hart index, eg, cpu first hartid is 3, set it to 3.
__SYSTIMER_PRESENT	0 .. 1	1	Define whether Private System Timer is present or not. This SysTimer is a Memory Mapped Unit.
__SYS- TIMER_BASEADDR	•	0x18030000	Base address of the System Timer Unit.
__CLINT_TIMER_BASEAD	•	0x18040000	Base address of the CLINT compatible timer in System Timer Unit.
__SYSTIMER_HARTID	•	•	Optional, if you cpu system only has one hart, and the timer hartid is known, you can set it to known value
__SSTC_PRESENT	0 .. 1	1	Define whether Sstc(Supervisor-mode Timer Interrupts) extension is present or not
__ECLIC_PRESENT	0 .. 1	1	Define whether Enhanced Core Local Interrupt Controller (ECLIC) Unit is present or not
__ECLIC_BASEADDR	•	0x18020000	Base address of the ECLIC unit.
__CIDU_PRESENT	0 .. 1	0	Define whether Cluster Interrupt Distribution Unit (CIDU) is present or not
__CIDU_BASEADDR	•	0x18050000	Base address of the CIDU unit.
__ECLIC_INTCTLBITS	1 .. 8	1	Define the number of hardware bits are actually implemented in the clicintctl registers.
__ECLIC_INTNUM	1 .. 1024	1	Define the total interrupt number(including the internal core interrupts) of ECLIC Unit
__PLIC_PRESENT	0 .. 1	0	Define whether Platform-Level Interrupt Controller (PLIC) Unit is present or not
__PLIC_BASEADDR	•	0x1C000000	Base address of the PLIC unit.

continues on next page

Table 5 – continued from previous page

__SMPCC_PRESENT	0 .. 1	0	Define whether SMP and Cluster Cache Unit is present or not
__SMPCC_BASEADDR	•	0x18040000	Base address of the SMPCC unit.
__PLIC_INTNUM	1 .. 1024	1	Define the total external interrupt number of PLIC Unit
__PMP_PRESENT	0 .. 1	0	Define whether Physical Memory Protection (PMP) Unit is present or not.
__PMP_ENTRY_NUM	8 or 16	8	Define the numbers of PMP entries.
__TEE_PRESENT	0 .. 1	0	Define whether TEE Unit is present or not.
__SPMP_PRESENT	0 .. 1	0	Define whether SMode Physical Memory Protection (sPMP) Unit is present or not.
__SPMP_ENTRY_NUM	8 or 16	8	Define the numbers of sPMP entries.
__SMPU_PRESENT	0 .. 1	0	Define whether SMode Memory Protection Unit (sMPU) Unit is present or not.
__SMPU_ENTRY_NUM	8 or 16	8	Define the numbers of sMPU entries.
__FPU_PRESENT	0 .. 2	0	Define whether Floating Point Unit (FPU) is present or not. <ul style="list-style-type: none"> <li>• 0: Not present</li> <li>• 1: Single precision FPU present</li> <li>• 2: Double precision FPU present</li> </ul>
__BITMANIP_PRESENT	0 .. 1	0	Define whether Bitmainp Unit is present or not.
__DSP_PRESENT	0 .. 1	0	Define whether Digital Signal Processing Unit (DSP) is present or not.
__VECTOR_PRESENT	0 .. 1	0	Define whether Vector Unit is present or not.
__ICACHE_PRESENT	0 .. 1	0	Define whether I-Cache Unit is present or not.
__DCACHE_PRESENT	0 .. 1	0	Define whether D-Cache Unit is present or not.
__CCM_PRESENT	0 .. 1	0	Define whether Nuclei Cache Control and Maintenance Unit is present or not.
__PMA_PRESENT	0 .. 1	0	Define whether Physical memory attribute Unit is present or not.
__PMA_CSR_NUM	•	0	Define the numbers of PMA CSR Number.
__PMA_SEC_CSR_NUM	•	0	Define the numbers of PMA Secure CSR Number.
__PMA_MACRO_PRESENT	0 .. 1	0	Define whether Physical memory attribute rtl configuration macro is present or not.
__HPM_PRESENT	0 .. 1	0	Define whether High Performance Monitor(PMU) is present or not.
__HPM_VER	•	1	Define High Performance Monitor(PMU) version.
__NICE_PRESENT	0 .. 1	0	Define whether NICE is present or not.
__VNICE_PRESENT	0 .. 1	0	Define whether Vector NICE is present or not.
__INC_INTRINSIC_API	0 .. 1	0	Define whether toolchain provided intrinsic api headers are included or not.

continues on next page

Table 5 – continued from previous page

<code>__Vendor_SysTickConfig</code>	0 .. 1	0	<p>If <code>__SYSTIMER_PRESENT</code> is 1, then the <code>__Vendor_SysTickConfig</code> can be set to 0, otherwise it can only set to 1.</p> <p>If this define is set to 1, then the default <code>SysTick_Config</code> and <code>SysTick_Reload</code> function is excluded.</p> <p>In this case, the file <code>Device.h</code> must contain a vendor specific implementation of this function.</p>
-------------------------------------	--------	---	---

## NMSIS Version and Processor Information

The following shows the defines in the `nmsis_core.h` file that may be used in the *NMSIS-Core Device Templates* (page 12) to verify a minimum version or ensure that the right Nuclei N/NX/U/UX class is used.

## Device Peripheral Access Layer

The *Device Header File* `<Device.h>` (page 48) contains for each peripheral:

- Register Layout Typedef
- Base Address
- Access Definitions

The section *Peripheral Access* (page 575) shows examples for peripheral definitions.

## Device.h Template File

Here we provided `Device.h` template file as below:

```

1  /*****
2  * @file      <Device>.h
3  * @brief     NMSIS Core Peripheral Access Layer Header File for
4  *            Nuclei Eval SoC which support Nuclei N/NX class cores
5  * @version   V1.00
6  * @date      22. Nov 2019
7  *****/
8  /*
9  * Copyright (c) 2019 Nuclei Limited. All rights reserved.
10 *
11 * SPDX-License-Identifier: Apache-2.0
12 *
13 * Licensed under the Apache License, Version 2.0 (the License); you may
14 * not use this file except in compliance with the License.
15 * You may obtain a copy of the License at
16 *
17 * www.apache.org/licenses/LICENSE-2.0
18 *
19 * Unless required by applicable law or agreed to in writing, software
20 * distributed under the License is distributed on an AS IS BASIS, WITHOUT
21 * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.

```

(continues on next page)

(continued from previous page)

```

22  * See the License for the specific language governing permissions and
23  * limitations under the License.
24  */
25
26  #ifndef __<Device>_H__
27  #define __<Device>_H__
28
29  #include <stddef.h>
30
31  #ifdef __cplusplus
32  extern "C" {
33  #endif
34
35  // NOTE: this cpufeature.h header file is introduced in Nuclei SDK 0.6.0
36  #include "cpufeature.h"
37
38  /** @addtogroup Nuclei
39   * @{
40   */
41
42
43  /** @addtogroup <Device>
44   * @{
45   */
46
47
48  /** @addtogroup Configuration_of_NMSIS
49   * @{
50   */
51
52  /** \brief SoC Download mode definition */
53  typedef enum {
54      DOWNLOAD_MODE_FLASHXIP = 0,          /*!< Flashxip download mode */
55      DOWNLOAD_MODE_FLASH = 1,            /*!< Flash download mode */
56      DOWNLOAD_MODE_ILM = 2,              /*!< ilm download mode */
57      DOWNLOAD_MODE_DDR = 3,              /*!< ddr download mode */
58      DOWNLOAD_MODE_SRAM = 4,             /*!< sram download mode */
59      DOWNLOAD_MODE_SRAMXIP = 5,          /*!< sramxip download mode */
60      DOWNLOAD_MODE_MAX,
61  } DownloadMode_Type;
62
63  // IRegion_Info_Type structure is removed in Nuclei SDK 0.6.0 release
64
65  /* Simulation mode macros */
66  #define SIMULATION_MODE_XLSPIKE 0        /*!< xlspike simulation mode */
67  #define SIMULATION_MODE_QEMU 1          /*!< qemu simulation mode */
68
69  /*
70  =====
71  ===== */
72  */

```

Interrupt Number Definition

(continues on next page)

(continued from previous page)

```

71  /*
72  ↪=====
73  ↪*/
74  /* <Device>'s External IRQn ID is from the hard-wired persperctive, which has an offset
75  ↪mapped to the ECLIC IRQn.
76  eg.: uart0's external interrupt id in <Device> is 32, while its ECLIC IRQn is 51 */
77  #define SOC_EXTERNAL_MAP_TO_ECLIC_IRQn_OFFSET      19
78  /* get <Device>'s External IRQn from ECLIC external IRQn which indexs from 19 */
79  #define IRQn_MAP_TO_EXT_ID(IRQn)                   (IRQn - SOC_EXTERNAL_MAP_TO_ECLIC_
80  ↪IRQn_OFFSET)
81
82  typedef enum IRQn {
83  ↪/* ===== Nuclei Core Specific Interrupt Numbers
84  ↪===== */
85
86      Reserved0_IRQn      = 0,          /*!< Internal reserved */
87      SysTimerSW_S_IRQn   = 1,          /*!< System Timer supervisor mode SW
88  ↪interrupt triggered by ssip */
89      Reserved2_IRQn      = 2,          /*!< Internal reserved */
90      SysTimerSW_IRQn     = 3,          /*!< System Timer machine mode SW
91  ↪interrupt triggered by msip */
92      Reserved3_IRQn      = 4,          /*!< Internal reserved */
93      SysTimer_S_IRQn     = 5,          /*!< System Timer supervisor mode
94  ↪interrupt triggered by stimecmp csr */
95      Reserved5_IRQn      = 6,          /*!< Internal reserved */
96      SysTimer_IRQn       = 7,          /*!< System Timer machine mode
97  ↪interrupt triggered by mtimecmp */
98      Reserved6_IRQn      = 8,          /*!< Internal reserved */
99      Reserved7_IRQn      = 9,          /*!< Internal reserved */
100     Reserved8_IRQn       = 10,         /*!< Internal reserved */
101     Reserved9_IRQn        = 11,        /*!< Internal reserved */
102     Reserved10_IRQn       = 12,        /*!< Internal reserved */
103     Reserved11_IRQn       = 13,        /*!< Internal reserved */
104     Reserved12_IRQn       = 14,        /*!< Internal reserved */
105     Reserved13_IRQn       = 15,        /*!< Internal reserved */
106     InterCore_IRQn        = 16,        /*!< CIDU Inter Core Interrupt */
107     Reserved15_IRQn       = 17,        /*!< Internal reserved */
108     Reserved16_IRQn       = 18,        /*!< Internal reserved */
109
110     /* ===== <Device> Specific Interrupt Numbers
111     ↪===== */
112     /* ToDo: add here your device specific external interrupt numbers. 19~1023 is
113     ↪reserved number for user. Maxmum interrupt supported
114     could get from clicinfo.NUM_INTERRUPT. According the interrupt handlers
115     ↪defined in startup_Device.s
116     eg.: Interrupt for Timer#1          eclic_tim1_handler -> TIM1_IRQn */
117     SOC_INT19_IRQn         = 19,        /*!< Device Interrupt */
118     SOC_INT20_IRQn         = 20,        /*!< Device Interrupt */
119     SOC_INT21_IRQn         = 21,        /*!< Device Interrupt */
120     SOC_INT22_IRQn         = 22,        /*!< Device Interrupt */
121     SOC_INT23_IRQn         = 23,        /*!< Device Interrupt */

```

(continues on next page)

(continued from previous page)

```

111     SOC_INT24_IRQn      = 24,          /*!< Device Interrupt */
112     SOC_INT25_IRQn      = 25,          /*!< Device Interrupt */
113     SOC_INT26_IRQn      = 26,          /*!< Device Interrupt */
114     SOC_INT27_IRQn      = 27,          /*!< Device Interrupt */
115     SOC_INT28_IRQn      = 28,          /*!< Device Interrupt */
116     SOC_INT29_IRQn      = 29,          /*!< Device Interrupt */
117     SOC_INT30_IRQn      = 30,          /*!< Device Interrupt */
118     SOC_INT31_IRQn      = 31,          /*!< Device Interrupt */
119     SOC_INT32_IRQn      = 32,          /*!< Device Interrupt */
120     SOC_INT33_IRQn      = 33,          /*!< Device Interrupt */
121     SOC_INT34_IRQn      = 34,          /*!< Device Interrupt */
122     SOC_INT35_IRQn      = 35,          /*!< Device Interrupt */
123     SOC_INT36_IRQn      = 36,          /*!< Device Interrupt */
124     SOC_INT37_IRQn      = 37,          /*!< Device Interrupt */
125     SOC_INT38_IRQn      = 38,          /*!< Device Interrupt */
126     SOC_INT39_IRQn      = 39,          /*!< Device Interrupt */
127     SOC_INT40_IRQn      = 40,          /*!< Device Interrupt */
128     SOC_INT41_IRQn      = 41,          /*!< Device Interrupt */
129     SOC_INT42_IRQn      = 42,          /*!< Device Interrupt */
130     SOC_INT43_IRQn      = 43,          /*!< Device Interrupt */
131     SOC_INT44_IRQn      = 44,          /*!< Device Interrupt */
132     SOC_INT45_IRQn      = 45,          /*!< Device Interrupt */
133     SOC_INT46_IRQn      = 46,          /*!< Device Interrupt */
134     SOC_INT47_IRQn      = 47,          /*!< Device Interrupt */
135     SOC_INT48_IRQn      = 48,          /*!< Device Interrupt */
136     SOC_INT49_IRQn      = 49,          /*!< Device Interrupt */
137     SOC_INT50_IRQn      = 50,          /*!< Device Interrupt */
138     SOC_INT51_IRQn      = 51,          /*!< Device Interrupt */
139     SOC_INT52_IRQn      = 52,          /*!< Device Interrupt */
140     SOC_INT53_IRQn      = 53,          /*!< Device Interrupt */
141     SOC_INT54_IRQn      = 54,          /*!< Device Interrupt */
142     SOC_INT55_IRQn      = 55,          /*!< Device Interrupt */
143     SOC_INT56_IRQn      = 56,          /*!< Device Interrupt */
144     SOC_INT57_IRQn      = 57,          /*!< Device Interrupt */
145     SOC_INT58_IRQn      = 58,          /*!< Device Interrupt */
146     SOC_INT59_IRQn      = 59,          /*!< Device Interrupt */
147     SOC_INT60_IRQn      = 60,          /*!< Device Interrupt */
148     SOC_INT61_IRQn      = 61,          /*!< Device Interrupt */
149     SOC_INT62_IRQn      = 62,          /*!< Device Interrupt */
150     SOC_INT63_IRQn      = 63,          /*!< Device Interrupt */
151     #if defined(CFG_IRQ_NUM)
152         SOC_INT_MAX      = CFG_IRQ_NUM + SOC_EXTERNAL_MAP_TO_ECLIC_IRQn_OFFSET,
153     #else
154         SOC_INT_MAX,
155     #endif
156
157     PLIC_INT0_IRQn      = 0,
158     PLIC_INT1_IRQn      = 1,
159     PLIC_INT2_IRQn      = 2,
160     PLIC_INT3_IRQn      = 3,
161     PLIC_INT4_IRQn      = 4,
162     PLIC_INT5_IRQn      = 5,

```

(continues on next page)

(continued from previous page)

```

163     PLIC_INT6_IRQn           = 6,
164     PLIC_INT7_IRQn           = 7,
165     PLIC_INT8_IRQn           = 8,
166     PLIC_INT9_IRQn           = 9,
167     PLIC_INT10_IRQn          = 10,
168     PLIC_INT11_IRQn          = 11,
169     PLIC_INT12_IRQn          = 12,
170     PLIC_INT13_IRQn          = 13,
171     PLIC_INT14_IRQn          = 14,
172     PLIC_INT15_IRQn          = 15,
173     PLIC_INT16_IRQn          = 16,
174     PLIC_INT17_IRQn          = 17,
175     PLIC_INT18_IRQn          = 18,
176     PLIC_INT19_IRQn          = 19,
177     PLIC_INT20_IRQn          = 20,
178     PLIC_INT21_IRQn          = 21,
179     PLIC_INT22_IRQn          = 22,
180     PLIC_INT23_IRQn          = 23,
181     PLIC_INT24_IRQn          = 24,
182     PLIC_INT25_IRQn          = 25,
183     PLIC_INT26_IRQn          = 26,
184     PLIC_INT27_IRQn          = 27,
185     PLIC_INT28_IRQn          = 28,
186     PLIC_INT29_IRQn          = 29,
187     PLIC_INT30_IRQn          = 30,
188     PLIC_INT31_IRQn          = 31,
189     PLIC_INT32_IRQn          = 32,
190     PLIC_INT33_IRQn          = 33,
191     PLIC_INT34_IRQn          = 34,
192     PLIC_INT35_IRQn          = 35,
193     PLIC_INT36_IRQn          = 36,
194     PLIC_INT37_IRQn          = 37,
195     PLIC_INT38_IRQn          = 38,
196     PLIC_INT39_IRQn          = 39,
197     PLIC_INT40_IRQn          = 40,
198     PLIC_INT41_IRQn          = 41,
199     PLIC_INT42_IRQn          = 42,
200     PLIC_INT43_IRQn          = 43,
201     #if defined(CFG_IRQ_NUM)
202         PLIC_INIT_MAX          = CFG_IRQ_NUM + 1,
203     #else
204         PLIC_INIT_MAX,
205     #endif
206 } IRQn_Type;
207
208 #if defined(CFG_IRQ_NUM) && (CFG_IRQ_NUM > 38)
209 #define IRQn_OFFSET            0
210 #else
211 #define IRQn_OFFSET            32
212 #endif
213
214 #ifndef CFG_HAS_CLIC

```

(continues on next page)

(continued from previous page)

```

215  /* UART0 Interrupt */
216  /* NOTE: Take care the external uart irq may not work, it require a correct <Device> cpu_
↳ configuration */
217  /* NOTE: For latest 200/300 cpu, this UART0_IRQn maybe SOC_INT19_IRQn */
218  /* Please check Interrupts of Eval_SoC section in Nuclei_Processor_Integration_Guide.pdf_
↳ */
219  #define UART0_IRQn (SOC_INT51_IRQn - IRQn_OFFSET)
220  /* QSPI Interrupt */
221  #define QSPI0_IRQn (SOC_INT53_IRQn - IRQn_OFFSET)
222  #define QSPI1_IRQn (SOC_INT54_IRQn - IRQn_OFFSET)
223  #define QSPI2_IRQn (SOC_INT55_IRQn - IRQn_OFFSET)
224  #else
225  /* UART0 Interrupt */
226  #define UART0_IRQn (PLIC_INT33_IRQn - IRQn_OFFSET)
227  /* QSPI Interrupt */
228  #define QSPI0_IRQn (PLIC_INT35_IRQn - IRQn_OFFSET)
229  #define QSPI1_IRQn (PLIC_INT36_IRQn - IRQn_OFFSET)
230  #define QSPI2_IRQn (PLIC_INT37_IRQn - IRQn_OFFSET)
231  #endif
232
233  #define PLIC_UART0_IRQn (PLIC_INT33_IRQn - IRQn_OFFSET)
234
235
236  /*
↳
↳ */
237  /* ===== Exception Code Definition
↳
↳ ===== */
238  /*
↳
↳ */
239
240  typedef enum EXCn {
241      /* ===== Nuclei N/NX Specific Exception Code
↳
↳ ===== */
242      InsUnalign_EXCn = 0, /*!< Instruction address misaligned */
243      InsAccFault_EXCn = 1, /*!< Instruction access fault */
244      IlleIns_EXCn = 2, /*!< Illegal instruction */
245      Break_EXCn = 3, /*!< Beakpoint */
246      LdAddrUnalign_EXCn = 4, /*!< Load address misaligned */
247      LdFault_EXCn = 5, /*!< Load access fault */
248      StAddrUnalign_EXCn = 6, /*!< Store or AMO address misaligned */
249      StAccessFault_EXCn = 7, /*!< Store or AMO access fault */
250      UmodeEcall_EXCn = 8, /*!< Environment call from User mode */
251      SmodeEcall_EXCn = 9, /*!< Environment call from S-mode */
252      MmodeEcall_EXCn = 11, /*!< Environment call from Machine_
↳
↳ mode */
253      InsPageFault_EXCn = 12, /*!< Instruction page fault */
254      LdPageFault_EXCn = 13, /*!< Load page fault */
255      StPageFault_EXCn = 15, /*!< Store or AMO page fault */
256      StackOverflow_EXCn = 24, /*!< Stack overflow fault */
257      StackUnderflow_EXCn = 25, /*!< Stack underflow fault */

```

(continues on next page)



(continued from previous page)

```

258     NMI_EXCn                = 0xffff,          /*!< NMI interrupt */
259 } EXCn_Type;
260
261 /*
262  *===== Processor and Core Peripheral Section *
263  */
264 // NOTE: macros __NUCLEI_CORE_REV/__NUCLEI_N_REV/__NUCLEI_NX_REV are removed now
265 // NOTE: __FPU_PRESENT/__BITMANIP_PRESENT/__DSP_PRESENT/__VECTOR_PRESENT can be probed
266 // by compiler's -march= option
267 // See https://gcc.gnu.org/onlinedocs/gcc/RISC-V-Options.html
268
269 /*!< Set to 0, 1, or 2, 0 not present, 1 single floating point unit present, 2 double
270 floating point unit present */
271 #if !defined(__riscv_flen)
272 #define __FPU_PRESENT          0
273 #elif __riscv_flen == 32
274 #define __FPU_PRESENT          1
275 #else
276 #define __FPU_PRESENT          2
277 #endif
278
279 #if defined(__riscv_bitmanip)
280 #define __BITMANIP_PRESENT      1          /*!< Set to 1 if Bitmainpulation
281 extension is present */
282 #else
283 #define __BITMANIP_PRESENT      0          /*!< Set to 1 if Bitmainpulation
284 extension is present */
285 #endif
286
287 #if defined(__riscv_dsp)
288 #define __DSP_PRESENT           1          /*!< Set to 1 if Partial
289 SIMD(DSP) extension is present */
290 #else
291 #define __DSP_PRESENT           0          /*!< Set to 1 if Partial
292 SIMD(DSP) extension is present */
293 #endif
294
295 #if defined(__riscv_vector)
296 #define __VECTOR_PRESENT        1          /*!< Set to 1 if Vector
297 extension is present */
298 #else
299 #define __VECTOR_PRESENT        0          /*!< Set to 1 if Vector
300 extension is present */
301 #endif
302
303 // CPU IREGION Private Peripherals Offset against IREGION base specified by mirgb_info
304 // CSR

```

(continues on next page)

(continued from previous page)

```

296 // These offset information can be found in selected cpu series databook's IREGION_
    ↳ section.
297 // mirgb_info CSR can be found in Nuclei RISC-V ISA Spec
298 // You can also probe the cpu information using the general application/baremetal/
    ↳ cpuinfo case
299 // You can find the offset macros(IREGION_*_OFS) in riscv_encoding.h via search IREGION_
    ↳ Offsets
300
301 // NORMAL CPU Configuration: From Nuclei SDK 0.6.0, we recommend you to update the CPU_
    ↳ configuration macros defined in cpufeature.h
302 // Please don't modify the macros below directly
303
304 // NOTE: We use macros defined in cpufeature.h
305 // WARNING: Please dont modify macros directly below, you can change in cpufeature.h
306
307 // CPU Series and Version Configuration
308 // To set CPU REV and SERIES, just define CFG_CPU_VER/CFG_CPU_SERIES macros in_
    ↳ cpufeature.h
309 #define __NUCLEI_CPU_REV          CFG_CPU_VER          /*!< Nuclei CPU Core Revision,
    ↳ version X.Y.Z, this is for the CPU Core Version, you get from Nuclei, eg. N300 v3.10.1,
    ↳ it should be 0x030A01 */
310 #define __NUCLEI_CPU_SERIES       CFG_CPU_SERIES       /*!< Nuclei CPU Series, such_
    ↳ as 200/300/600/900, eg. 900 will be 0x0900 */
311
312 // CPU IREGION Base Address
313 // To set IREGION base, just define macro CFG_IREGION_BASE_ADDR in cpufeature.h
314 #ifndef CFG_IREGION_BASE_ADDR
315 // it is defined in system_<Device>.c, you should not use this variable CpuIRegionBase
316 // SystemIRegionInfo variable in previous release is removed, you should avoid to use it
317 // you should use macro __IREGION_BASEADDR defined in <Device>.h
318 extern volatile unsigned long CpuIRegionBase;
319 #define CPU_IREGION_BASE          CpuIRegionBase
320 #else
321 #define CPU_IREGION_BASE          CFG_IREGION_BASE_ADDR
322 #endif
323 #define __IREGION_BASEADDR        (CPU_IREGION_BASE)
324 #define __IINFO_BASEADDR          (__IREGION_BASEADDR + IREGION_IINFO_OFS)
325 #define __IINFO_MPASIZE_OFS       0
326 #define __IINFO_MPASIZE_ADDR      (__IINFO_BASEADDR + __IINFO_MPASIZE_OFS)
327
328 // ECLIC Configuration
329 // To enable ECLIC, just define macro CFG_HAS_CLIC/CFG_CLICINTCTLBITS/CFG_IRQ_NUM in_
    ↳ cpufeature.h
330 #ifdef CFG_HAS_CLIC
331 #define __ECLIC_PRESENT            1
332 #ifdef CFG_CLICINTCTLBITS
333 #define __ECLIC_INTCTLBITS        CFG_CLICINTCTLBITS
334 #endif
335 #define __ECLIC_INTNUM            (CFG_IRQ_NUM + SOC_EXTERNAL_MAP_TO_ECLIC_IRQn_OFFSET)
336 #else
337 #define __ECLIC_PRESENT            0
338 #endif

```

(continues on next page)

(continued from previous page)

```

339 #define __ECLIC_BASEADDR          (__IREGION_BASEADDR + IREGION_ECLIC_OFS)
340
341 // PLIC Configuration
342 // To enable PLIC, just define macro CFG_HAS_PLIC/CFG_IRQ_NUM in cpufeature.h
343 #ifndef CFG_HAS_PLIC
344 #define __PLIC_PRESENT            1
345 #define __PLIC_INTNUM             (CFG_IRQ_NUM + 1)
346 #else
347 #define __PLIC_PRESENT            0
348 #endif
349 #define __PLIC_BASEADDR           (__IREGION_BASEADDR + IREGION_PLIC_OFS)
350
351 // CPU System Timer Configuration
352 // To enable CPU System Timer, just define macro CFG_TMR_PRIVATE in cpufeature.h
353 #if defined(CFG_TMR_PRIVATE) || defined(CFG_TMR_BASE_ADDR)
354 #define __SYSTIMER_PRESENT        1
355 #else
356 #define __SYSTIMER_PRESENT        0
357 #endif
358 #ifndef CFG_TMR_BASE_ADDR // Maybe using timer out of cpu for <Device>
359 #define __SYSTIMER_BASEADDR       (CFG_TMR_BASE_ADDR)
360 #else
361 #define __SYSTIMER_BASEADDR       (__IREGION_BASEADDR + IREGION_TIMER_OFS)
362 #endif
363 #define __CLINT_TIMER_BASEADDR    (__SYSTIMER_BASEADDR + 0x1000)
364
365 // CPU System Timer SSTC Configuration
366 #if defined(CFG_HAS_ISA_SSTC)
367 #define __SSTC_PRESENT            1
368 #else
369 #define __SSTC_PRESENT            0
370 #endif
371
372 // CIDU Configuration
373 // To enable CIDU, just define macro CFG_HAS_IDU in cpufeature.h
374 #ifndef CFG_HAS_IDU
375 #define __CIDU_PRESENT            1
376 #else
377 #define __CIDU_PRESENT            0
378 #endif
379
380 #define __CIDU_BASEADDR           (__IREGION_BASEADDR + IREGION_IDU_OFS)
381
382 // SMP & CC Configuration
383 // To enable SMP & CC, just define macro CFG_HAS_SMP in cpufeature.h
384 #ifndef CFG_HAS_SMP
385 #define __SMPCC_PRESENT           1
386 #else
387 #define __SMPCC_PRESENT           0
388 #endif
389
390 #define __SMPCC_BASEADDR          (__IREGION_BASEADDR + IREGION_SMP_OFS)

```

(continues on next page)

(continued from previous page)

```

391
392 // PMP Configuration
393 // To enable PMP, just define macro CFG_HAS_PMP/__PMP_ENTRY_NUM in cpufeature.h
394 #ifndef CFG_HAS_PMP
395 #define __PMP_PRESENT                1
396 #define __PMP_ENTRY_NUM             CFG_PMP_ENTRY_NUM
397 #else
398 #define __PMP_PRESENT                0
399 #define __PMP_ENTRY_NUM             0
400 #endif
401
402 // TEE/sPMP Configuration
403 // To enable TEE, just define macro CFG_HAS_TEE in cpufeature.h
404 // TEE required PMP, please also make sure CFG_HAS_PMP defined
405 #ifndef CFG_HAS_TEE
406 #define __TEE_PRESENT                1
407 #define __SPMP_PRESENT               1
408 #define __SPMP_ENTRY_NUM            CFG_PMP_ENTRY_NUM
409 #ifndef CFG_HAS_SMPU
410 #define __SMPU_PRESENT               1
411 #define __SMPU_ENTRY_NUM            __SPMP_ENTRY_NUM
412 #endif
413 #else
414 #define __TEE_PRESENT                0
415 #define __SPMP_PRESENT               0
416 #define __SMPU_PRESENT               0
417 #define __SPMP_ENTRY_NUM            0
418 #endif
419
420 // ICache Configuration
421 // To enable ICACHE, just define macro CFG_HAS_ICACHE in cpufeature.h
422 #ifndef CFG_HAS_ICACHE
423 #define __ICACHE_PRESENT             1
424 #else
425 #define __ICACHE_PRESENT             0
426 #endif
427
428 // DCache Configuration
429 // To enable DCACHE, just define macro CFG_HAS_DCACHE in cpufeature.h
430 #ifndef CFG_HAS_DCACHE
431 #define __DCACHE_PRESENT             1
432 #else
433 #define __DCACHE_PRESENT             0
434 #endif
435
436 // CCM Configuration
437 // To enable CCM, just define macro CFG_HAS_IOCC in cpufeature.h
438 #ifndef CFG_HAS_IOCC
439 #define __CCM_PRESENT                1
440 #else
441 #define __CCM_PRESENT                0
442 #endif

```

(continues on next page)

(continued from previous page)

```

443
444 // PMA Configuration
445 // To enable PMA, just define macro CFG_HAS_PMA in cpufeature.h
446 #ifndef CFG_HAS_PMA
447 #define __PMA_PRESENT          1
448 #define __PMA_CSR_NUM         CFG_PMA_CSR_NUM
449 #define __PMA_SEC_CSR_NUM     CFG_PMA_SEC_CSR_NUM
450
451 #ifndef CFG_HAS_PMA_MACRO
452 #define __PMA_MACRO_PRESENT    1
453 #else
454 #define __PMA_MACRO_PRESENT    0
455 #endif
456 #else
457 #define __PMA_PRESENT          0
458 #define __PMA_MACRO_PRESENT    0
459 #endif
460
461 // HPM Configuration
462 // To enable HPM, just define macro CFG_HAS_HPM in cpufeature.h
463 #ifndef CFG_HAS_HPM
464 #define __HPM_PRESENT          1
465 #define __HPM_VER              CFG_HPM_VER
466 #endif
467
468 // SMODE Configuration
469 // To enable S-Mode, just define macro CFG_HAS_SMODE in cpufeature.h
470 #ifndef CFG_HAS_SMODE
471 #define __SMODE_PRESENT        1
472 #endif
473
474 // NICE Configuration
475 // To enable NICE, just define macro CFG_HAS_NICE in cpufeature.h
476 #ifndef CFG_HAS_NICE
477 #define __NICE_PRESENT          1
478 #else
479 #define __NICE_PRESENT          0
480 #endif
481
482 // VNICE Configuration
483 // To enable Vector NICE, just define macro CFG_HAS_VNICE in cpufeature.h
484 #ifndef CFG_HAS_VNICE
485 #define __VNICE_PRESENT         1
486 #else
487 #define __VNICE_PRESENT         0
488 #endif
489
490 #ifndef __INC_INTRINSIC_API
491 #define __INC_INTRINSIC_API      0          /*!< Set to 1 if intrinsic api_
↳ header files need to be included */
492 #endif
493

```

(continues on next page)

(continued from previous page)

```

494 #define __Vendor_SysTickConfig      0          /*!< Set to 1 if different_
↳ SysTick Config is used */
495 #define __Vendor_EXCEPTION          0          /*!< Set to 1 if vendor_
↳ exception handler is present */
496
497
498 /*!< Set this timer hartid if you have only 1 hart in your cpu, and you know the timer_
↳ hartid, just set it */
499 // #define __SYSTIMER_HARTID          0
500
501
502 #ifndef __HARTID_OFFSET
503 /**
504  * If your hart index is different to your hartid, you must define this __HARTID_OFFSET_
↳ macro.
505  * For example, if your cpu has 4 harts, and hartid start from 3, so the __HARTID_OFFSET_
↳ should set to 3.
506  * Which means hartid 3-6 means hart index 0-3, this is useful for the timer software_
↳ interrupt and timer interrupt trigger register location
507  */
508 #define __HARTID_OFFSET              0
509 #endif
510
511 /* Define boot hart id */
512 #ifndef BOOT_HARTID
513 /**
514  * Chosen boot hart id in current cluster when in soc system, need to align with the_
↳ value defined in startup_<Device>.S,
515  * should start from 0, taken the mhartid bit 0-7 value
516  */
517 #define BOOT_HARTID                  0
518 #endif
519
520 /** @} */ /* End of group Configuration_of_NMSIS */
521
522 // NOTE: Run Mode Control internally used Nuclei
523 // RUNMODE_* macros are defined in SoC/<Device>/runmode.mk, for internal usage not_
↳ intend for widely usage
524 #ifdef RUNMODE_IC_EN
525 #undef __ICACHE_PRESENT
526 #define __ICACHE_PRESENT              RUNMODE_IC_EN          /*!< Controlled by macro_
↳ RUNMODE_IC_EN */
527 #endif
528
529 #ifdef RUNMODE_DC_EN
530 #undef __DCACHE_PRESENT
531 #define __DCACHE_PRESENT              RUNMODE_DC_EN          /*!< Controlled by macro_
↳ RUNMODE_DC_EN */
532 #endif
533
534 #ifdef RUNMODE_CCM_EN
535 #undef __CCM_PRESENT

```

(continues on next page)

(continued from previous page)

```

536 #define __CCM_PRESENT          RUNMODE_CCM_EN          /*!< Controlled by macro
    ↳ RUNMODE_CCM_EN */
537 #endif
538
539 #include <nmsis_core.h>          /*!< Nuclei N/NX class processor and
    ↳ core peripherals */
540 #include "system_<Device>.h"    /*!< <Device> System */
541
542 /* ===== Start of section using anonymous unions
    ↳ ===== */
543
544 #ifdef <Device>_RTC_FREQ
545 #define RTC_FREQ                <Device>_RTC_FREQ
546 #else
547 #define RTC_FREQ                32768
548 #endif
549 // The TIMER frequency is just the RTC frequency
550 #define SOC_TIMER_FREQ          RTC_FREQ
551
552
553 /*
    ↳
    ↳
    ↳
554 /* ===== Device Specific Peripheral Section
    ↳
    ↳
    ↳
555 /*
    ↳
    ↳
    ↳
556
557
558 /** @addtogroup Device_Peripheral_peripherals
559     * @{
560     */
561
562 /**
563     * Platform definitions
564     */
565 // Interrupt Numbers, will be removed in future, please use SOC_INT_MAX - SOC_EXTERNAL_
    ↳ MAP_TO_ECLIC_IRQn_OFFSET
566 #define SOC_ECLIC_NUM_INTERRUPTS (SOC_INT_MAX - SOC_EXTERNAL_MAP_TO_ECLIC_IRQn_OFFSET)
567
568 // Interrupt Handler Definitions
569 #define SOC_MTIMER_HANDLER      eclic_mtip_handler
570 #define SOC_SOFTINT_HANDLER    eclic_msip_handler
571
572 /**
573     * @brief UART
574     */
575 typedef struct {
576     __IOM uint32_t TXFIFO;
577     __IOM uint32_t RXFIFO;
578     __IOM uint32_t TXCTRL;

```

(continues on next page)

(continued from previous page)

```

579     __IOM uint32_t RXCTRL;
580     __IOM uint32_t IE;
581     __IOM uint32_t IP;
582     __IOM uint32_t DIV;
583 } UART_TypeDef;
584
585 /**
586  * @brief QSPI
587  */
588 typedef struct {
589     __IOM uint32_t SCKDIV;
590     __IOM uint32_t SCKMODE;
591     __IOM uint32_t RESERVED0[1];
592     __IOM uint32_t FORCE;
593     __IOM uint32_t CSID;
594     __IOM uint32_t CSDEF;
595     __IOM uint32_t CSMODE;
596     __IOM uint32_t VERSION;
597     __IOM uint32_t RESERVED1[2];
598     __IOM uint32_t DELAY0;
599     __IOM uint32_t DELAY1;
600     __IOM uint32_t RESERVED2[4];
601     __IOM uint32_t FMT;
602     __IOM uint32_t RESERVED3;
603     __IOM uint32_t TXDATA;
604     __IOM uint32_t RXDATA;
605     __IOM uint32_t TXMARK;
606     __IOM uint32_t RXMARK;
607     __IOM uint32_t RESERVED4[2];
608     __IOM uint32_t FCTRL;
609     __IOM uint32_t FFMT;
610     __IOM uint32_t RESERVED5[2];
611     __IOM uint32_t IE;
612     __IOM uint32_t IP;
613     __IOM uint32_t FFMT1;
614     __IOM uint32_t STATUS;
615 } QSPI_TypeDef;
616
617 /* @} */ /* end of group <Device>_Peripherals */
618
619
620 /* ===== End of section using anonymous unions =====
621 ↪ ===== */
622
623 /* Macros for memory access operations */
624 #define _REG8P(p, i) ((volatile uint8_t *) ((uintptr_t)(p) + ↪
625 ↪ (i)))
626 #define _REG16P(p, i) ((volatile uint16_t *) ((uintptr_t)(p) + ↪
627 ↪ (i)))
628 #define _REG32P(p, i) ((volatile uint32_t *) ((uintptr_t)(p) + ↪
629 ↪ (i)))
630 #define _REG64P(p, i) ((volatile uint64_t *) ((uintptr_t)(p) + ↪

```

(continues on next page)



(continued from previous page)

```

    ↪(i))))
627 #define _REG8(p, i)                ((*_REG8P(p, i)))
628 #define _REG16(p, i)               ((*_REG16P(p, i)))
629 #define _REG32(p, i)               ((*_REG32P(p, i)))
630 #define _REG64(p, i)               ((*_REG64P(p, i)))
631 #define REG8(addr)                 _REG8((addr), 0)
632 #define REG16(addr)                _REG16((addr), 0)
633 #define REG32(addr)                _REG32((addr), 0)
634 #define REG64(addr)                _REG64((addr), 0)
635
636 /* Macros for address type convert and access operations */
637 #define ADDR16(addr)                ((uint16_t)(uintptr_t)(addr))
638 #define ADDR32(addr)                ((uint32_t)(uintptr_t)(addr))
639 #define ADDR64(addr)                ((uint64_t)(uintptr_t)(addr))
640 #define ADDR8P(addr)                ((uint8_t *) (uintptr_t)(addr))
641 #define ADDR16P(addr)               ((uint16_t *) (uintptr_t)(addr))
642 #define ADDR32P(addr)               ((uint32_t *) (uintptr_t)(addr))
643 #define ADDR64P(addr)               ((uint64_t *) (uintptr_t)(addr))
644
645 /* Macros for Bit Operations */
646 #if __riscv_xlen == 32
647 #define BITMASK_MAX                  0xFFFFFFFFUL
648 #define BITOFS_MAX                   31
649 #else
650 #define BITMASK_MAX                  0xFFFFFFFFFFFFFFFFULL
651 #define BITOFS_MAX                   63
652 #endif
653
654 // BIT/BITS only support bit mask for __riscv_xlen
655 // For RISC-V 32 bit, it support mask 32 bit wide
656 // For RISC-V 64 bit, it support mask 64 bit wide
657 #define BIT(ofs)                     (0x1UL << (ofs))
658 #define BITS(start, end)              ((BITMASK_MAX) << (start) & (BITMASK_MAX) >>
    ↪(BITOFS_MAX - (end)))
659 #define GET_BIT(regval, bitofs)        (((regval) >> (bitofs)) & 0x1)
660 #define SET_BIT(regval, bitofs)        ((regval) |= BIT(bitofs))
661 #define CLR_BIT(regval, bitofs)        ((regval) &= (~BIT(bitofs)))
662 #define FLIP_BIT(regval, bitofs)       ((regval) ^= BIT(bitofs))
663 #define WRITE_BIT(regval, bitofs, val) CLR_BIT(regval, bitofs); ((regval) |= ((val)
    ↪<< bitofs) & BIT(bitofs))
664 #define CHECK_BIT(regval, bitofs)      (!((regval) & (0x1UL<<(bitofs))))
665 #define GET_BITS(regval, start, end)   (((regval) & BITS((start), (end))) >>
    ↪(start))
666 #define SET_BITS(regval, start, end)    ((regval) |= BITS((start), (end)))
667 #define CLR_BITS(regval, start, end)    ((regval) &= (~BITS((start), (end))))
668 #define FLIP_BITS(regval, start, end)   ((regval) ^= BITS((start), (end)))
669 #define WRITE_BITS(regval, start, end, val) CLR_BITS(regval, start, end); ((regval) |=
    ↪((val) << start) & BITS((start), (end)))
670 #define CHECK_BITS_ALL(regval, start, end) (!((~(regval)) & BITS((start), (end))))
671 #define CHECK_BITS_ANY(regval, start, end) ((regval) & BITS((start), (end)))
672
673 #define BITMASK_SET(regval, mask)      ((regval) |= (mask))

```

(continues on next page)

(continued from previous page)

```

674 #define BITMASK_CLR(regval, mask)      ((regval) &= (~(mask)))
675 #define BITMASK_FLIP(regval, mask)     ((regval) ^= (mask))
676 #define BITMASK_CHECK_ALL(regval, mask) (!((~(regval)) & (mask)))
677 #define BITMASK_CHECK_ANY(regval, mask) ((regval) & (mask))
678
679 /*
680  * ===== Device Specific Peripheral Address Map =====
681  */
682
683 /* ToDo: add here your device peripherals base addresses
684    following is an example for timer */
685 /** @addtogroup Device_Peripheral_peripheralAddr
686     * @{
687     */
688 /* ILM/DLM/FLASHXIP and Peripheral base address */
689 #ifndef <Device>_FLASH_XIP_BASE
690 #define QSPI_FLASH_BASE      (0x20000000UL)      /*!< (FLASH      ) Base
691    ↳Address */
692 #else
693 #define QSPI_FLASH_BASE      (<Device>_FLASH_XIP_BASE) /*!< (FLASH      ) Base
694    ↳Address */
695 #endif
696
697 #ifndef CFG_ILM_BASE_ADDR
698 #define ONCHIP_ILM_BASE      (0x80000000UL)      /*!< (ILM        ) Base
699    ↳Address */
700 #else
701 #define ONCHIP_ILM_BASE      (CFG_ILM_BASE_ADDR) /*!< (ILM        ) Base
702    ↳Address */
703 #endif
704
705 #ifndef CFG_DLM_BASE_ADDR
706 #define ONCHIP_DLM_BASE      (0x90000000UL)      /*!< (DLM        ) Base
707    ↳Address */
708 #else
709 #define ONCHIP_DLM_BASE      (CFG_DLM_BASE_ADDR) /*!< (DLM        ) Base
710    ↳Address */
711 #endif
712
713 #ifndef <Device>_SYSMEM_BASE
714 #define ONCHIP_SRAM_BASE      (0xA0000000UL)      /*!< (SRAM       ) Base
715    ↳Address */
716 #else
717 #define ONCHIP_SRAM_BASE      (<Device>_SYSMEM_BASE) /*!< (SRAM       ) Base
718    ↳Address */
719 #endif

```

(continues on next page)

(continued from previous page)

```

713 #ifndef <Device>_PERIPS_BASE
714 #define <Device>_PERIPH_BASE      (0x10000000UL)          /*!< (Peripheral) Base
↳Address */
715 #else
716 #define <Device>_PERIPH_BASE      (<Device>_PERIPS_BASE)  /*!< (Peripheral) Base
↳Address */
717 #endif
718
719 /* Peripheral memory map */
720 #define UART0_BASE                (<Device>_PERIPH_BASE + 0x13000)    /*!< (UART0)
↳Base Address */
721 #define QSPI0_BASE                (<Device>_PERIPH_BASE + 0x14000)    /*!< (QSPI0)
↳Base Address */
722 #define UART1_BASE                (<Device>_PERIPH_BASE + 0x23000)    /*!< (UART1)
↳Base Address */
723 #define QSPI1_BASE                (<Device>_PERIPH_BASE + 0x24000)    /*!< (QSPI1)
↳Base Address */
724 #define QSPI2_BASE                (<Device>_PERIPH_BASE + 0x34000)    /*!< (QSPI2)
↳Base Address */
725
726 /** @} */ /* End of group Device_Peripheral_peripheralAddr */
727
728
729 /*
↳=====
↳*/
730 /* =====                               Peripheral declaration
↳===== */
731 /*
↳=====
↳*/
732
733
734 /* ToDo: add here your device peripherals pointer definitions
following is an example for timer */
735 /** @addtogroup Device_Peripheral_declaration
* @{
736 */
737
738 #define UART0                    ((UART_TypeDef *) UART0_BASE)
739 #define QSPI0                    ((QSPI_TypeDef *) QSPI0_BASE)
740 #define UART1                    ((UART_TypeDef *) UART1_BASE)
741 #define QSPI1                    ((QSPI_TypeDef *) QSPI1_BASE)
742 #define QSPI2                    ((QSPI_TypeDef *) QSPI2_BASE)
743
744 #define SPI0_REG(offset)         _REG32(QSPI0_BASE, offset)
745 #define SPI1_REG(offset)         _REG32(QSPI1_BASE, offset)
746 #define SPI2_REG(offset)         _REG32(QSPI2_BASE, offset)
747 #define UART0_REG(offset)        _REG32(UART0_BASE, offset)
748 #define UART1_REG(offset)        _REG32(UART1_BASE, offset)
749
750 // Misc
751
752

```

(continues on next page)

(continued from previous page)

```

753 // Only used by Nuclei Internally, please dont use it
754 #define SIMULATION_EXIT(ret)    { __WMB(); UART0->RXFIFO = (ret);      \
755                                while (UART0->TXFIFO & (1<<31));        \
756                                UART0->TXFIFO = 4; }
757
758 extern uint32_t get_cpu_freq(void);
759 extern void delay_lms(uint32_t count);
760
761 /** @} */ /* End of group <Device> */
762
763 /** @} */ /* End of group Nuclei */
764
765 #ifdef __cplusplus
766 }
767 #endif
768
769 #endif /* __<Device>_H_ */

```

## 2.4 Register Mapping

The table below associates some common register names used in NMSIS to the register names used in Nuclei ISA Spec.

### Note

The below register mapping maybe out of date, please refer to Nuclei ISA Spec for an updated version.

Table 6: Register names used in NMSIS related with the register names in ISA

NMSIS Register Name	200, 300, 600, 900	Register Description
<b>Enhanced Core Local Interrupt Controller(ECLIC)</b>		
ECLIC->CFG	cliccfg	ECLIC Global Configuration Register
ECLIC->INFO	clicinfo	ECLIC Global Information Register
ECLIC->MTH	mtm	ECLIC Global Machine Mode Threshold Register
ECLIC->CTRL[i].INTIP	clicintip[i]	ECLIC Interrupt Pending Register
ECLIC->CTRL[i].INTIE	clicintie[i]	ECLIC Interrupt Enable Register
ECLIC->CTRL[i].INTATTR	clicintattr[i]	ECLIC Interrupt Attribute Register
ECLIC->CTRL[i].INTCTRL	clicintctl[i]	ECLIC Interrupt Input Control Register
<b>System Timer Unit(SysTimer)</b>		
SysTimer->MTIMER	mtime_hi<<32 + mtime_lo	System Timer current value 64bits Register
SysTimer->MTIMERCMP	mtimecmp_hi<<32 + mtimecmp_lo	System Timer compare value 64bits Register
SysTimer->MSTOP	mstop	System Timer Stop Register
SysTimer->MSIP	msip	System Timer SW interrupt Register

## 2.5 NMSIS Core API

If you want to access doxygen generated NMSIS Core API, please click [NMSIS Core Doxygen API Documentation](#).

### 2.5.1 Version Control

#### *group* Version Control

Version #define symbols for NMSIS release specific C/C++ source code.

We followed the [semantic versioning 2.0.0<sup>23</sup>](#) to control NMSIS version. The version format is **MAJOR.MINOR.PATCH**, increment the:

1. MAJOR version when you make incompatible API changes,
2. MINOR version when you add functionality in a backwards compatible manner, and
3. PATCH version when you make backwards compatible bug fixes.

The header file `nmsis_version.h` is included by each core header so that these definitions are available.

#### Example Usage for NMSIS Version Check:

```
#if defined(__NMSIS_VERSION) && (__NMSIS_VERSION >= 0x00010105)
    #warning "Yes, we have NMSIS 1.1.5 or later"
#else
    #error "We need NMSIS 1.1.5 or later!"
#endif
```

#### Unnamed Group

##### **\_\_NUCLEI\_N\_REV** (0x0309)

Nuclei N class core revision number.

Reversion number format: [15:8] revision number, [7:0] patch number

#### **Attention**

Deprecated, this define is exclusive with [\\_\\_NUCLEI\\_NX\\_REV](#) (page 71)

##### **\_\_NUCLEI\_NX\_REV** (0x0207)

Nuclei NX class core revision number.

Reversion number format: [15:8] revision number, [7:0] patch number

#### **Attention**

Deprecated, this define is exclusive with [\\_\\_NUCLEI\\_N\\_REV](#) (page 71)

##### **\_\_NUCLEI\_CPU\_REV** (0x030A01)

Nuclei CPU core revision number.

Nuclei RISC-V CPU Revision Number vX.Y.Z, eg. v3.10.1

#### **Attention**

This define is exclusive with [\\_\\_NUCLEI\\_CPU\\_SERIES](#) (page 72)

**\_\_NUCLEI\_CPU\_SERIES** (0x0200)

Nuclei CPU core series.

Nuclei RISC-V CPU Series Number, eg, 0x200, 0x300, 0x600, 0x900 for 200, 300, 600, 900 series.

**Attention**

This define is used together with [\\_\\_NUCLEI\\_CPU\\_REV](#) (page 71)

**Defines****\_\_NMSIS\_VERSION\_MAJOR** (1U)

Represent the NMSIS major version.

The NMSIS major version can be used to differentiate between NMSIS major releases.

**\_\_NMSIS\_VERSION\_MINOR** (4U)

Represent the NMSIS minor version.

The NMSIS minor version can be used to query a NMSIS release update including new features.

**\_\_NMSIS\_VERSION\_PATCH** (0U)

Represent the NMSIS patch version.

The NMSIS patch version can be used to show bug fixes in this package.

**\_\_NMSIS\_VERSION** (([\\_\\_NMSIS\\_VERSION\\_MAJOR](#) (page 72) << 16U) | ([\\_\\_NMSIS\\_VERSION\\_MINOR](#) (page 72) << 8) | [\\_\\_NMSIS\\_VERSION\\_PATCH](#) (page 72))

Represent the NMSIS Version.

NMSIS Version format: **MAJOR.MINOR.PATCH**

- MAJOR: [\\_\\_NMSIS\\_VERSION\\_MAJOR](#) (page 72), stored in bits [31:16] of [\\_\\_NMSIS\\_VERSION](#) (page 72)
- MINOR: [\\_\\_NMSIS\\_VERSION\\_MINOR](#) (page 72), stored in bits [15:8] of [\\_\\_NMSIS\\_VERSION](#) (page 72)
- PATCH: [\\_\\_NMSIS\\_VERSION\\_PATCH](#) (page 72), stored in bits [7:0] of [\\_\\_NMSIS\\_VERSION](#) (page 72)

## 2.5.2 Compiler Control

*group* **Compiler Control**

Compiler agnostic #define symbols for generic c/c++ source code.

The NMSIS-Core provides the header file **nmsis\_compiler.h** with consistent #define symbols for generate C or C++ source files that should be compiler agnostic. Each NMSIS compliant compiler should support the functionality described in this section.

The header file **nmsis\_compiler.h** is also included by each Device Header File <device.h> so that these definitions are available.

---

<sup>23</sup> <https://semver.org/>

## Defines

**\_\_has\_builtin**(x) (0)

**\_\_ASM** \_\_asm

Pass information from the compiler to the assembler.

**\_\_INLINE** inline

Recommend that function should be inlined by the compiler.

**\_\_STATIC\_INLINE** static inline

Define a static function that may be inlined by the compiler.

**\_\_STATIC\_FORCEINLINE** \_\_attribute\_\_((always\_inline)) static inline

Define a static function that should be always inlined by the compiler.

**\_\_NO\_RETURN** \_\_attribute\_\_((\_\_noreturn\_\_))

Inform the compiler that a function does not return.

**\_\_USED** \_\_attribute\_\_((used))

Inform that a variable shall be retained in executable image.

**\_\_WEAK** \_\_attribute\_\_((weak))

restrict pointer qualifier to enable additional optimizations.

**\_\_VECTOR\_SIZE**(x) \_\_attribute\_\_((vector\_size(x)))

specified the vector size of the variable, measured in bytes

**\_\_PACKED** \_\_attribute\_\_((packed, aligned(1)))

Request smallest possible alignment.

**\_\_PACKED\_STRUCT** struct \_\_attribute\_\_((packed, aligned(1)))

Request smallest possible alignment for a structure.

**\_\_PACKED\_UNION** union \_\_attribute\_\_((packed, aligned(1)))

Request smallest possible alignment for a union.

**\_\_UNALIGNED\_UINT16\_WRITE**(addr, val) (void)((((struct [T\\_UINT16\\_WRITE](#) (page 74) \*) (void \*) (addr))->v) = (val))

Pointer for unaligned write of a uint16\_t variable.

**\_\_UNALIGNED\_UINT16\_READ**(addr) (((const struct [T\\_UINT16\\_READ](#) (page 74) \*) (const void \*) (addr))->v)

Pointer for unaligned read of a uint16\_t variable.

**\_\_UNALIGNED\_UINT32\_WRITE**(addr, val) (void)((((struct [T\\_UINT32\\_WRITE](#) (page 74) \*) (void \*) (addr))->v) = (val))

Pointer for unaligned write of a uint32\_t variable.

**\_\_UNALIGNED\_UINT32\_READ**(addr) (((const struct *T\_UINT32\_READ* (page 74) \*) (const void \*) (addr)) -> v)

Pointer for unaligned read of a uint32\_t variable.

**\_\_ALIGNED**(x) \_\_attribute\_\_((aligned(x)))

Minimum x bytes alignment for a variable.

**\_\_RESTRICT** \_\_restrict

restrict pointer qualifier to enable additional optimizations.

**\_\_COMPILER\_BARRIER**() *\_\_ASM* (page 73) volatile("": "memory")

Barrier to prevent compiler from reordering instructions.

**\_\_USUALLY**(exp) \_\_builtin\_expect((exp), 1)

provide the compiler with branch prediction information, the branch is usually true

**\_\_RARELY**(exp) \_\_builtin\_expect((exp), 0)

provide the compiler with branch prediction information, the branch is rarely true

**\_\_INTERRUPT** \_\_attribute\_\_((interrupt))

Use this attribute to indicate that the specified function is an interrupt handler run in Machine Mode.

**\_\_MACHINE\_INTERRUPT** \_\_attribute\_\_((interrupt ("machine")))

Use this attribute to indicate that the specified function is an interrupt handler run in Machine Mode.

**\_\_SUPERVISOR\_INTERRUPT** \_\_attribute\_\_((interrupt ("supervisor")))

Use this attribute to indicate that the specified function is an interrupt handler run in Supervisor Mode.

**\_\_USER\_INTERRUPT** \_\_attribute\_\_((interrupt ("user")))

Use this attribute to indicate that the specified function is an interrupt handler run in User Mode.

## Variables

**\_\_PACKED\_STRUCT T\_UINT16\_WRITE**

Packed struct for unaligned uint16\_t write access.

**\_\_PACKED\_STRUCT T\_UINT16\_READ**

Packed struct for unaligned uint16\_t read access.

**\_\_PACKED\_STRUCT T\_UINT32\_WRITE**

Packed struct for unaligned uint32\_t write access.

**\_\_PACKED\_STRUCT T\_UINT32\_READ**

Packed struct for unaligned uint32\_t read access.



## 2.5.3 Core CSR Register Access

Click [Nuclei Core CSR](#)<sup>24</sup> to learn about Core CSR in Nuclei ISA Spec.

### group Core CSR Register Access

Functions to access the Core CSR Registers.

The following functions or macros provide access to Core CSR registers.

- [Core CSR Encodings](#) (page 111)
- [Core CSR Registers](#) (page 85)

### Defines

**\_\_RV\_CSR\_SWAP**(csr, val)

CSR operation Macro for csrrw instruction.

Read the content of csr register to \_\_v, then write content of val into csr register, then return \_\_v

#### Parameters

- **csr** – CSR macro definition defined in [Core CSR Registers](#) (page 85), eg. [CSR\\_MSTATUS](#) (page 91)
- **val** – value to store into the CSR register

#### Returns

the CSR register value before written

**\_\_RV\_CSR\_READ**(csr)

CSR operation Macro for csrr instruction.

Read the content of csr register to \_\_v and return it

#### Parameters

- **csr** – CSR macro definition defined in [Core CSR Registers](#) (page 85), eg. [CSR\\_MSTATUS](#) (page 91)

#### Returns

the CSR register value

**\_\_RV\_CSR\_WRITE**(csr, val)

CSR operation Macro for csrw instruction.

Write the content of val to csr register

#### Parameters

- **csr** – CSR macro definition defined in [Core CSR Registers](#) (page 85), eg. [CSR\\_MSTATUS](#) (page 91)
- **val** – value to store into the CSR register

**\_\_RV\_CSR\_READ\_SET**(csr, val)

CSR operation Macro for csrrs instruction.

Read the content of csr register to \_\_v, then set csr register to be \_\_v | val, then return \_\_v

#### Parameters

<sup>24</sup> [https://doc.nucleisys.com/nuclei\\_spec/isa/core\\_csr.html](https://doc.nucleisys.com/nuclei_spec/isa/core_csr.html)

- **csr** – CSR macro definition defined in *Core CSR Registers* (page 85), eg. *CSR\_MSTATUS* (page 91)
- **val** – Mask value to be used with csrrs instruction

**Returns**

the CSR register value before written

**\_\_RV\_CSR\_SET**(csr, val)

CSR operation Macro for csrrs instruction.

Set csr register to be csr\_content | val

**Parameters**

- **csr** – CSR macro definition defined in *Core CSR Registers* (page 85), eg. *CSR\_MSTATUS* (page 91)
- **val** – Mask value to be used with csrrs instruction

**\_\_RV\_CSR\_READ\_CLEAR**(csr, val)

CSR operation Macro for csrrc instruction.

Read the content of csr register to \_\_v, then set csr register to be \_\_v & ~val, then return \_\_v

**Parameters**

- **csr** – CSR macro definition defined in *Core CSR Registers* (page 85), eg. *CSR\_MSTATUS* (page 91)
- **val** – Mask value to be used with csrrc instruction

**Returns**

the CSR register value before written

**\_\_RV\_CSR\_CLEAR**(csr, val)

CSR operation Macro for csrrc instruction.

Set csr register to be csr\_content & ~val

**Parameters**

- **csr** – CSR macro definition defined in *Core CSR Registers* (page 85), eg. *CSR\_MSTATUS* (page 91)
- **val** – Mask value to be used with csrrc instruction

## Functions

**\_\_STATIC\_FORCEINLINE void \_\_switch\_mode (uint8\_t mode, uintptr\_t stack, void(\*entry\_point)(void))**

switch privilege from machine mode to others.

Execute into entry\_point in mode(supervisor or user) with given stack

**Parameters**

- **mode** – privilege mode
- **stack** – predefined stack, size should set enough
- **entry\_point** – a function pointer to execute

**\_\_STATIC\_FORCEINLINE void \_\_enable\_irq (void)**

Enable IRQ Interrupts.

Enables IRQ interrupts by setting the MIE-bit in the MSTATUS Register.

**Remark**

Can only be executed in Privileged modes.

**\_\_STATIC\_FORCEINLINE void \_\_disable\_irq (void)**

Disable IRQ Interrupts.

Disables IRQ interrupts by clearing the MIE-bit in the MSTATUS Register.

**Remark**

Can only be executed in Privileged modes.

**\_\_STATIC\_FORCEINLINE void \_\_enable\_ext\_irq (void)**

Enable External IRQ Interrupts.

Enables External IRQ interrupts by setting the MEIE-bit in the MIE Register.

**Remark**

Can only be executed in Privileged modes, available for plic interrupt mode.

**\_\_STATIC\_FORCEINLINE void \_\_disable\_ext\_irq (void)**

Disable External IRQ Interrupts.

Disables External IRQ interrupts by clearing the MEIE-bit in the MIE Register.

**Remark**

Can only be executed in Privileged modes, available for plic interrupt mode.

**\_\_STATIC\_FORCEINLINE void \_\_enable\_timer\_irq (void)**

Enable Timer IRQ Interrupts.

Enables Timer IRQ interrupts by setting the MTIE-bit in the MIE Register.

**Remark**

Can only be executed in Privileged modes, available for plic interrupt mode.

**\_\_STATIC\_FORCEINLINE void \_\_disable\_timer\_irq (void)**

Disable Timer IRQ Interrupts.

Disables Timer IRQ interrupts by clearing the MTIE-bit in the MIE Register.

**Remark**

Can only be executed in Privileged modes, available for plic interrupt mode.

**\_\_STATIC\_FORCEINLINE void \_\_enable\_sw\_irq (void)**

Enable software IRQ Interrupts.

Enables software IRQ interrupts by setting the MSIE-bit in the MIE Register.

**Remark**

Can only be executed in Privileged modes, available for plic interrupt mode.

**\_\_STATIC\_FORCEINLINE void \_\_disable\_sw\_irq (void)**

Disable software IRQ Interrupts.

Disables software IRQ interrupts by clearing the MSIE-bit in the MIE Register.

**Remark**

Can only be executed in Privileged modes, available for plic interrupt mode.

**\_\_STATIC\_FORCEINLINE void \_\_disable\_core\_irq (uint32\_t irq)**

Disable Core IRQ Interrupt.

Disable Core IRQ interrupt by clearing the irq bit in the MIE Register.

**Remark**

Can only be executed in Privileged modes, available for plic interrupt mode.

**\_\_STATIC\_FORCEINLINE void \_\_enable\_core\_irq (uint32\_t irq)**

Enable Core IRQ Interrupt.

Enable Core IRQ interrupt by setting the irq bit in the MIE Register.

**Remark**

Can only be executed in Privileged modes, available for plic interrupt mode.

**\_\_STATIC\_FORCEINLINE uint32\_t \_\_get\_core\_irq\_pending (uint32\_t irq)**

Get Core IRQ Interrupt Pending status.

Get Core IRQ interrupt pending status of irq bit.

**Remark**

Can only be executed in Privileged modes, available for plic interrupt mode.

**\_\_STATIC\_FORCEINLINE void \_\_clear\_core\_irq\_pending (uint32\_t irq)**

Clear Core IRQ Interrupt Pending status.

Clear Core IRQ interrupt pending status of irq bit.

**Remark**

Can only be executed in Privileged modes, available for plic interrupt mode.

**\_\_STATIC\_FORCEINLINE void \_\_enable\_irq\_s (void)**

Enable IRQ Interrupts in supervisor mode.

Enables IRQ interrupts by setting the SIE-bit in the SSTATUS Register.

**Remark**

Can only be executed in Privileged modes.

**\_\_STATIC\_FORCEINLINE void \_\_disable\_irq\_s (void)**

Disable IRQ Interrupts in supervisor mode.

Disables IRQ interrupts by clearing the SIE-bit in the SSTATUS Register.

**Remark**

Can only be executed in Privileged modes.

**\_\_STATIC\_FORCEINLINE void \_\_enable\_ext\_irq\_s (void)**

Enable External IRQ Interrupts in supervisor mode.

Enables External IRQ interrupts by setting the SEIE-bit in the SIE Register.

**Remark**

Can only be executed in Privileged modes, available for plic interrupt mode.

**\_\_STATIC\_FORCEINLINE void \_\_disable\_ext\_irq\_s (void)**

Disable External IRQ Interrupts in supervisor mode.

Disables External IRQ interrupts by clearing the SEIE-bit in the SIE Register.

**Remark**

Can only be executed in Privileged modes, available for plic interrupt mode.

**\_\_STATIC\_FORCEINLINE void \_\_enable\_timer\_irq\_s (void)**

Enable Timer IRQ Interrupts in supervisor mode.

Enables Timer IRQ interrupts by setting the STIE-bit in the SIE Register.

**Remark**

Can only be executed in Privileged modes, available for plic interrupt mode.

**\_\_STATIC\_FORCEINLINE void \_\_disable\_timer\_irq\_s (void)**

Disable Timer IRQ Interrupts in supervisor mode.

Disables Timer IRQ interrupts by clearing the STIE-bit in the SIE Register.

**Remark**

Can only be executed in Privileged modes, available for plic interrupt mode.

**\_\_STATIC\_FORCEINLINE void \_\_enable\_sw\_irq\_s (void)**

Enable software IRQ Interrupts in supervisor mode.

Enables software IRQ interrupts by setting the SSIE-bit in the SIE Register.

**Remark**

Can only be executed in Privileged modes, available for plic interrupt mode.

**\_\_STATIC\_FORCEINLINE void \_\_disable\_sw\_irq\_s (void)**

Disable software IRQ Interrupts in supervisor mode.

Disables software IRQ interrupts by clearing the SSIE-bit in the SIE Register.

**Remark**

Can only be executed in Privileged modes, available for plic interrupt mode.

**\_\_STATIC\_FORCEINLINE void \_\_disable\_core\_irq\_s (uint32\_t irq)**

Disable Core IRQ Interrupt in supervisor mode.

Disable Core IRQ interrupt by clearing the irq bit in the SIE Register.

**Remark**

Can only be executed in Privileged modes, available for plic interrupt mode.

**\_\_STATIC\_FORCEINLINE void \_\_enable\_core\_irq\_s (uint32\_t irq)**

Enable Core IRQ Interrupt in supervisor mode.

Enable Core IRQ interrupt by setting the irq bit in the MIE Register.

#### Remark

Can only be executed in Privileged modes, available for plic interrupt mode.

**\_\_STATIC\_FORCEINLINE uint32\_t \_\_get\_core\_irq\_pending\_s (uint32\_t irq)**

Get Core IRQ Interrupt Pending status in supervisor mode.

Get Core IRQ interrupt pending status of irq bit.

#### Remark

Can only be executed in Privileged modes, available for plic interrupt mode.

**\_\_STATIC\_FORCEINLINE void \_\_clear\_core\_irq\_pending\_s (uint32\_t irq)**

Clear Core IRQ Interrupt Pending status in supervisor mode.

Clear Core IRQ interrupt pending status of irq bit.

#### Remark

Can only be executed in Privileged modes, available for plic interrupt mode.

**\_\_STATIC\_FORCEINLINE uint64\_t \_\_get\_rv\_cycle (void)**

Read whole 64 bits value of mcycle counter.

This function will read the whole 64 bits of MCYCLE register

#### Remark

It will work for both RV32 and RV64 to get full 64bits value of MCYCLE

#### Returns

The whole 64 bits value of MCYCLE

**\_\_STATIC\_FORCEINLINE void \_\_set\_rv\_cycle (uint64\_t cycle)**

Set whole 64 bits value of mcycle counter.

This function will set the whole 64 bits of MCYCLE register

#### Remark

It will work for both RV32 and RV64 to set full 64bits value of MCYCLE

**\_\_STATIC\_FORCEINLINE uint64\_t \_\_get\_rv\_instret (void)**

Read whole 64 bits value of machine instruction-retired counter.

This function will read the whole 64 bits of MINSTRET register

**Remark**

It will work for both RV32 and RV64 to get full 64bits value of MINSTRET

**Returns**

The whole 64 bits value of MINSTRET

**\_\_STATIC\_FORCEINLINE void \_\_set\_rv\_instret (uint64\_t instret)**

Set whole 64 bits value of machine instruction-retired counter.

This function will set the whole 64 bits of MINSTRET register

**Remark**

It will work for both RV32 and RV64 to set full 64bits value of MINSTRET

**\_\_STATIC\_FORCEINLINE uint64\_t \_\_get\_rv\_time (void)**

Read whole 64 bits value of real-time clock.

This function will read the whole 64 bits of TIME register

**Remark**

It will work for both RV32 and RV64 to get full 64bits value of TIME

**Attention**

only available when user mode available

**Returns**

The whole 64 bits value of TIME CSR

**\_\_STATIC\_FORCEINLINE unsigned long \_\_read\_cycle\_csr ()**

Read the CYCLE register.

This function will read the CYCLE register without taking the CYCLEH register into account

**Returns**

32 bits value when XLEN=32 64 bits value when XLEN=64 TODO: XLEN=128 need to be supported

**\_\_STATIC\_FORCEINLINE unsigned long \_\_read\_instret\_csr ()**

Read the INSTRET register.

This function will read the INSTRET register without taking the INSTRETH register into account

**Returns**

32 bits value when XLEN=32 64 bits value when XLEN=64 TODO: XLEN=128 need to be supported

**\_\_STATIC\_FORCEINLINE unsigned long \_\_read\_time\_csr ()**



Read the TIME register.

This function will read the TIME register without taking the TIMEH register into account

**Returns**

32 bits value when XLEN=32 64 bits value when XLEN=64 TODO: XLEN=128 need to be supported

**\_\_STATIC\_FORCEINLINE unsigned long \_\_get\_cluster\_id (void)**

Get cluster id of current cluster.

This function will get cluster id of current cluster in a multiple cluster system

**Remark**

mhartid bit 15-8 is designed for cluster id in nuclei subsystem reference design

**Attention**

function is allowed in machine mode only

**Returns**

The cluster id of current cluster

**\_\_STATIC\_FORCEINLINE unsigned long \_\_get\_hart\_index (void)**

Get hart index of current cluster.

This function will get hart index of current cluster in a multiple cluster system, hart index is hartid - hartid offset, for example if your hartid is 1, and offset is 1, then hart index is 0

**Attention**

function is allowed in machine mode only

**Returns**

The hart index of current cluster

**\_\_STATIC\_FORCEINLINE unsigned long \_\_get\_hart\_id (void)**

Get hart id of current cluster.

This function will get hart id of current cluster in a multiple cluster system

**Remark**

it will return full hartid not part of it for reference subsystem design, if your reference subsystem design has hartid offset, please define \_\_HARTID\_OFFSET in <Device>.h

**Attention**

function is allowed in machine mode only

**Returns**

The hart id of current cluster

**\_\_STATIC\_FORCEINLINE unsigned long \_\_get\_cluster\_id\_s (void)**

Get cluster id of current cluster in supervisor mode.

This function will get cluster id of current cluster in a multiple cluster system

**Remark**

hartid bit 15-8 is designed for cluster id in nuclei subsystem reference design

**Attention**

function is allowed in machine/supervisor mode, currently only present in 600/900 series from 2024 released version

**Returns**

The cluster id of current cluster

**\_\_STATIC\_FORCEINLINE unsigned long \_\_get\_hart\_index\_s (void)**

Get hart index of current cluster in supervisor mode.

This function will get hart index of current cluster in a multiple cluster system, hart index is hartid - hartid offset, for example if your hartid is 1, and offset is 1, then hart index is 0

**Attention**

function is allowed in machine/supervisor mode, currently only present in 600/900 series from 2024 released version

**Returns**

The hart index of current cluster

**\_\_STATIC\_FORCEINLINE unsigned long \_\_get\_hart\_id\_s (void)**

Get hart id of current cluster in supervisor mode.

This function will get hart id of current cluster in a multiple cluster system

**Remark**

it will return full hartid not part of it for reference subsystem design, if your reference subsystem design has hartid offset, please define \_\_HARTID\_OFFSET in <Device>.h

**Attention**

function is allowed in machine/supervisor mode, currently only present in 600/900 series from 2024 released version

**Returns**

The hart id of current cluster

## 2.5.4 Core CSR Encoding

Click [Nuclei Core CSR<sup>25</sup>](https://doc.nucleisys.com/nuclei_spec/isa/core_csr.html) to learn about Core CSR in Nuclei ISA Spec.

### Core CSR Register Definitions

#### *group* Core CSR Registers

NMSIS Core CSR Register Definitions.

The following macros are used for CSR Register Defintions.

#### Defines

**CSR\_USTATUS** 0x0

**CSR\_FFLAGS** 0x1

**CSR\_FRM** 0x2

**CSR\_FCSR** 0x3

**CSR\_VSTART** 0x8

**CSR\_VXSAT** 0x9

**CSR\_VXRM** 0xa

**CSR\_VCSR** 0xf

**CSR\_SEED** 0x15

**CSR\_JVT** 0x17

**CSR\_CYCLE** 0xc00

**CSR\_TIME** 0xc01

**CSR\_INSTRET** 0xc02

**CSR\_HPMCOUNTER3** 0xc03

<sup>25</sup> [https://doc.nucleisys.com/nuclei\\_spec/isa/core\\_csr.html](https://doc.nucleisys.com/nuclei_spec/isa/core_csr.html)

CSR\_HPMCOUNTER4 0xc04

CSR\_HPMCOUNTER5 0xc05

CSR\_HPMCOUNTER6 0xc06

CSR\_HPMCOUNTER7 0xc07

CSR\_HPMCOUNTER8 0xc08

CSR\_HPMCOUNTER9 0xc09

CSR\_HPMCOUNTER10 0xc0a

CSR\_HPMCOUNTER11 0xc0b

CSR\_HPMCOUNTER12 0xc0c

CSR\_HPMCOUNTER13 0xc0d

CSR\_HPMCOUNTER14 0xc0e

CSR\_HPMCOUNTER15 0xc0f

CSR\_HPMCOUNTER16 0xc10

CSR\_HPMCOUNTER17 0xc11

CSR\_HPMCOUNTER18 0xc12

CSR\_HPMCOUNTER19 0xc13

CSR\_HPMCOUNTER20 0xc14

CSR\_HPMCOUNTER21 0xc15

CSR\_HPMCOUNTER22 0xc16

CSR\_HPMCOUNTER23 0xc17

CSR\_HPMCOUNTER24 0xc18

CSR\_HPMCOUNTER25 0xc19

CSR\_HPMCOUNTER26 0xc1a

CSR\_HPMCOUNTER27 0xc1b

CSR\_HPMCOUNTER28 0xc1c

CSR\_HPMCOUNTER29 0xc1d

CSR\_HPMCOUNTER30 0xc1e

CSR\_HPMCOUNTER31 0xc1f

CSR\_VL 0xc20

CSR\_VTYPE 0xc21

CSR\_VLENB 0xc22

CSR\_TIMEH 0xc81

CSR\_TIMEH 0xc81

CSR\_SSTATUS 0x100

CSR\_SEDELEG 0x102

CSR\_SIDELEG 0x103

CSR\_SIE 0x104

CSR\_STVEC 0x105

CSR\_STVT 0x107

CSR\_STVT 0x107

CSR\_SCOUNTEREN 0x106

CSR\_SENVCFG 0x10a

**CSR\_SSTATEEN0** 0x10c

**CSR\_SSTATEEN1** 0x10d

**CSR\_SSTATEEN2** 0x10e

**CSR\_SSTATEEN3** 0x10f

**CSR\_SSCRATCH** 0x140

**CSR\_SEPC** 0x141

**CSR\_SCAUSE** 0x142

**CSR\_STVAL** 0x143

**CSR\_SIP** 0x144

**CSR\_STIMECMP** 0x14d

**CSR\_STIMECMPH** 0x15d

**CSR\_STIMECMPH** 0x15d

**CSR\_SATP** 0x180

**CSR\_SCONTEXT** 0x5a8

**CSR\_VSSTATUS** 0x200

**CSR\_VSIE** 0x204

**CSR\_VSTVEC** 0x205

**CSR\_VSSCRATCH** 0x240

**CSR\_VSEPC** 0x241

**CSR\_VSCAUSE** 0x242

**CSR\_VSTVAL** 0x243

CSR\_VSIP 0x244

CSR\_VSTIMECMP 0x24d

CSR\_VSATP 0x280

CSR\_HSTATUS 0x600

CSR\_HEDELEG 0x602

CSR\_HIDELEG 0x603

CSR\_HIE 0x604

CSR\_HTIMEDELTA 0x605

CSR\_HCOUNTEREN 0x606

CSR\_HGEIE 0x607

CSR\_HENVCFG 0x60a

CSR\_HSTATEEN0 0x60c

CSR\_HSTATEEN1 0x60d

CSR\_HSTATEEN2 0x60e

CSR\_HSTATEEN3 0x60f

CSR\_HTVAL 0x643

CSR\_HIP 0x644

CSR\_HVIP 0x645

CSR\_HTINST 0x64a

CSR\_HGATP 0x680

CSR\_HCONTEXT 0x6a8

CSR\_HGEIP 0xe12

CSR\_SCOUNTOVF 0xda0

CSR\_UTVT 0x7

CSR\_UNXTI 0x45

CSR\_UINTSTATUS 0x46

CSR\_USCRATCHCSW 0x48

CSR\_USCRATCHCSWL 0x49

CSR\_SNXTI 0x145

CSR\_SINTSTATUS 0x146

CSR\_SSCRATCHCSW 0x148

CSR\_SSCRATCHCSWL 0x149

CSR\_MTVT 0x307

CSR\_MTVT 0x307

CSR\_MNXTI 0x345

CSR\_MNXTI 0x345

CSR\_MINTSTATUS 0x346

CSR\_MINTSTATUS 0x346

CSR\_MSCRATCHCSW 0x348

CSR\_MSCRATCHCSW 0x348

CSR\_MSCRATCHCSWL 0x349

CSR\_MSCRATCHCSWL 0x349



CSR\_MSTATUS 0x300

CSR\_MISA 0x301

CSR\_MEDELEG 0x302

CSR\_MIDELEG 0x303

CSR\_MIE 0x304

CSR\_MTVEC 0x305

CSR\_MCOUNTEREN 0x306

CSR\_MENVCFG 0x30a

CSR\_MENVCFGH 0x31a

CSR\_MENVCFGH 0x31a

CSR\_MSTATEEN0 0x30c

CSR\_MSTATEEN1 0x30d

CSR\_MSTATEEN2 0x30e

CSR\_MSTATEEN3 0x30f

CSR\_MCOUNTINHIBIT 0x320

CSR\_MSCRATCH 0x340

CSR\_MEPC 0x341

CSR\_MCAUSE 0x342

CSR\_MTVAL 0x343

CSR\_MBADADDR 0x343

CSR\_MIP 0x344

CSR\_MTINST 0x34a

CSR\_MTVAL2 0x34b

CSR\_PMPCFG0 0x3a0

CSR\_PMPCFG1 0x3a1

CSR\_PMPCFG2 0x3a2

CSR\_PMPCFG3 0x3a3

CSR\_PMPCFG4 0x3a4

CSR\_PMPCFG5 0x3a5

CSR\_PMPCFG6 0x3a6

CSR\_PMPCFG7 0x3a7

CSR\_PMPCFG8 0x3a8

CSR\_PMPCFG9 0x3a9

CSR\_PMPCFG10 0x3aa

CSR\_PMPCFG11 0x3ab

CSR\_PMPCFG12 0x3ac

CSR\_PMPCFG13 0x3ad

CSR\_PMPCFG14 0x3ae

CSR\_PMPCFG15 0x3af

CSR\_PMPADDR0 0x3b0

CSR\_PMPADDR1 0x3b1

CSR\_PMPADDR2 0x3b2

CSR\_PMPADDR3 0x3b3

CSR\_PMPADDR4 0x3b4

CSR\_PMPADDR5 0x3b5

CSR\_PMPADDR6 0x3b6

CSR\_PMPADDR7 0x3b7

CSR\_PMPADDR8 0x3b8

CSR\_PMPADDR9 0x3b9

CSR\_PMPADDR10 0x3ba

CSR\_PMPADDR11 0x3bb

CSR\_PMPADDR12 0x3bc

CSR\_PMPADDR13 0x3bd

CSR\_PMPADDR14 0x3be

CSR\_PMPADDR15 0x3bf

CSR\_PMPADDR16 0x3c0

CSR\_PMPADDR17 0x3c1

CSR\_PMPADDR18 0x3c2

CSR\_PMPADDR19 0x3c3

CSR\_PMPADDR20 0x3c4

CSR\_PMPADDR21 0x3c5

CSR\_PMPADDR22 0x3c6

CSR\_PMPADDR23 0x3c7

CSR\_PMPADDR24 0x3c8

CSR\_PMPADDR25 0x3c9

CSR\_PMPADDR26 0x3ca

CSR\_PMPADDR27 0x3cb

CSR\_PMPADDR28 0x3cc

CSR\_PMPADDR29 0x3cd

CSR\_PMPADDR30 0x3ce

CSR\_PMPADDR31 0x3cf

CSR\_PMPADDR32 0x3d0

CSR\_PMPADDR33 0x3d1

CSR\_PMPADDR34 0x3d2

CSR\_PMPADDR35 0x3d3

CSR\_PMPADDR36 0x3d4

CSR\_PMPADDR37 0x3d5

CSR\_PMPADDR38 0x3d6

CSR\_PMPADDR39 0x3d7

CSR\_PMPADDR40 0x3d8

CSR\_PMPADDR41 0x3d9

CSR\_PMPADDR42 0x3da

CSR\_PMPADDR43 0x3db

CSR\_PMPADDR44 0x3dc

CSR\_PMPADDR45 0x3dd

CSR\_PMPADDR46 0x3de

CSR\_PMPADDR47 0x3df

CSR\_PMPADDR48 0x3e0

CSR\_PMPADDR49 0x3e1

CSR\_PMPADDR50 0x3e2

CSR\_PMPADDR51 0x3e3

CSR\_PMPADDR52 0x3e4

CSR\_PMPADDR53 0x3e5

CSR\_PMPADDR54 0x3e6

CSR\_PMPADDR55 0x3e7

CSR\_PMPADDR56 0x3e8

CSR\_PMPADDR57 0x3e9

CSR\_PMPADDR58 0x3ea

CSR\_PMPADDR59 0x3eb

CSR\_PMPADDR60 0x3ec

CSR\_PMPADDR61 0x3ed

CSR\_PMPADDR62 0x3ee

CSR\_PMPADDR63 0x3ef

CSR\_MSECCFG 0x747

CSR\_TSELECT 0x7a0

**CSR\_TDATA1** 0x7a1

**CSR\_TDATA2** 0x7a2

**CSR\_TDATA3** 0x7a3

**CSR\_TINFO** 0x7a4

**CSR\_TCONTROL** 0x7a5

**CSR\_MCONTEXT** 0x7a8

**CSR\_MSCONTEXT** 0x7aa

**CSR\_DCSR** 0x7b0

**CSR\_DPC** 0x7b1

**CSR\_DSCRATCH0** 0x7b2

**CSR\_DSCRATCH1** 0x7b3

**CSR\_MCYCLE** 0xb00

**CSR\_MINSTRET** 0xb02

**CSR\_MHPMCOUNTER3** 0xb03

**CSR\_MHPMCOUNTER4** 0xb04

**CSR\_MHPMCOUNTER5** 0xb05

**CSR\_MHPMCOUNTER6** 0xb06

**CSR\_MHPMCOUNTER7** 0xb07

**CSR\_MHPMCOUNTER8** 0xb08

**CSR\_MHPMCOUNTER9** 0xb09

**CSR\_MHPMCOUNTER10** 0xb0a

CSR\_MHPMCOUNTER11 0xb0b

CSR\_MHPMCOUNTER12 0xb0c

CSR\_MHPMCOUNTER13 0xb0d

CSR\_MHPMCOUNTER14 0xb0e

CSR\_MHPMCOUNTER15 0xb0f

CSR\_MHPMCOUNTER16 0xb10

CSR\_MHPMCOUNTER17 0xb11

CSR\_MHPMCOUNTER18 0xb12

CSR\_MHPMCOUNTER19 0xb13

CSR\_MHPMCOUNTER20 0xb14

CSR\_MHPMCOUNTER21 0xb15

CSR\_MHPMCOUNTER22 0xb16

CSR\_MHPMCOUNTER23 0xb17

CSR\_MHPMCOUNTER24 0xb18

CSR\_MHPMCOUNTER25 0xb19

CSR\_MHPMCOUNTER26 0xb1a

CSR\_MHPMCOUNTER27 0xb1b

CSR\_MHPMCOUNTER28 0xb1c

CSR\_MHPMCOUNTER29 0xb1d

CSR\_MHPMCOUNTER30 0xb1e

CSR\_MHPMCOUNTER31 0xb1f

CSR\_MHPMEVENT3 0x323

CSR\_MHPMEVENT4 0x324

CSR\_MHPMEVENT5 0x325

CSR\_MHPMEVENT6 0x326

CSR\_MHPMEVENT7 0x327

CSR\_MHPMEVENT8 0x328

CSR\_MHPMEVENT9 0x329

CSR\_MHPMEVENT10 0x32a

CSR\_MHPMEVENT11 0x32b

CSR\_MHPMEVENT12 0x32c

CSR\_MHPMEVENT13 0x32d

CSR\_MHPMEVENT14 0x32e

CSR\_MHPMEVENT15 0x32f

CSR\_MHPMEVENT16 0x330

CSR\_MHPMEVENT17 0x331

CSR\_MHPMEVENT18 0x332

CSR\_MHPMEVENT19 0x333

CSR\_MHPMEVENT20 0x334

CSR\_MHPMEVENT21 0x335

CSR\_MHPMEVENT22 0x336

CSR\_MHPMEVENT23 0x337



CSR\_MHPMEVENT24 0x338

CSR\_MHPMEVENT25 0x339

CSR\_MHPMEVENT26 0x33a

CSR\_MHPMEVENT27 0x33b

CSR\_MHPMEVENT28 0x33c

CSR\_MHPMEVENT29 0x33d

CSR\_MHPMEVENT30 0x33e

CSR\_MHPMEVENT31 0x33f

CSR\_MVENDORID 0xf11

CSR\_MARCHID 0xf12

CSR\_MIMPID 0xf13

CSR\_MHARTID 0xf14

CSR\_MCONFIGPTR 0xf15

CSR\_VSTIMECMPH 0x25d

CSR\_HTIMEDELTAH 0x615

CSR\_HENVCFGH 0x61a

CSR\_HSTATEEN0H 0x61c

CSR\_HSTATEEN1H 0x61d

CSR\_HSTATEEN2H 0x61e

CSR\_HSTATEEN3H 0x61f

CSR\_CYCLEH 0xc80

CSR\_INSTRETH 0xc82

CSR\_HPMCounter3H 0xc83

CSR\_HPMCounter4H 0xc84

CSR\_HPMCounter5H 0xc85

CSR\_HPMCounter6H 0xc86

CSR\_HPMCounter7H 0xc87

CSR\_HPMCounter8H 0xc88

CSR\_HPMCounter9H 0xc89

CSR\_HPMCounter10H 0xc8a

CSR\_HPMCounter11H 0xc8b

CSR\_HPMCounter12H 0xc8c

CSR\_HPMCounter13H 0xc8d

CSR\_HPMCounter14H 0xc8e

CSR\_HPMCounter15H 0xc8f

CSR\_HPMCounter16H 0xc90

CSR\_HPMCounter17H 0xc91

CSR\_HPMCounter18H 0xc92

CSR\_HPMCounter19H 0xc93

CSR\_HPMCounter20H 0xc94

CSR\_HPMCounter21H 0xc95

CSR\_HPMCounter22H 0xc96

CSR\_HPMCounter23H 0xc97

CSR\_HPMCounter24H 0xc98

CSR\_HPMCounter25H 0xc99

CSR\_HPMCounter26H 0xc9a

CSR\_HPMCounter27H 0xc9b

CSR\_HPMCounter28H 0xc9c

CSR\_HPMCounter29H 0xc9d

CSR\_HPMCounter30H 0xc9e

CSR\_HPMCounter31H 0xc9f

CSR\_MSTATUSH 0x310

CSR\_MSTATEEN0H 0x31c

CSR\_MSTATEEN1H 0x31d

CSR\_MSTATEEN2H 0x31e

CSR\_MSTATEEN3H 0x31f

CSR\_MHPMEVENT3H 0x723

CSR\_MHPMEVENT4H 0x724

CSR\_MHPMEVENT5H 0x725

CSR\_MHPMEVENT6H 0x726

CSR\_MHPMEVENT7H 0x727

CSR\_MHPMEVENT8H 0x728

CSR\_MHPMEVENT9H 0x729

CSR\_MHPMEVENT10H 0x72a

CSR\_MHPMEVENT11H 0x72b

CSR\_MHPMEVENT12H 0x72c

CSR\_MHPMEVENT13H 0x72d

CSR\_MHPMEVENT14H 0x72e

CSR\_MHPMEVENT15H 0x72f

CSR\_MHPMEVENT16H 0x730

CSR\_MHPMEVENT17H 0x731

CSR\_MHPMEVENT18H 0x732

CSR\_MHPMEVENT19H 0x733

CSR\_MHPMEVENT20H 0x734

CSR\_MHPMEVENT21H 0x735

CSR\_MHPMEVENT22H 0x736

CSR\_MHPMEVENT23H 0x737

CSR\_MHPMEVENT24H 0x738

CSR\_MHPMEVENT25H 0x739

CSR\_MHPMEVENT26H 0x73a

CSR\_MHPMEVENT27H 0x73b

CSR\_MHPMEVENT28H 0x73c

CSR\_MHPMEVENT29H 0x73d

CSR\_MHPMEVENT30H 0x73e

CSR\_MHPMEVENT31H 0x73f

CSR\_MSECCFGH 0x757

CSR\_MCYCLEH 0xb80

CSR\_MINSTRETH 0xb82

CSR\_MHPMCOUNTER3H 0xb83

CSR\_MHPMCOUNTER4H 0xb84

CSR\_MHPMCOUNTER5H 0xb85

CSR\_MHPMCOUNTER6H 0xb86

CSR\_MHPMCOUNTER7H 0xb87

CSR\_MHPMCOUNTER8H 0xb88

CSR\_MHPMCOUNTER9H 0xb89

CSR\_MHPMCOUNTER10H 0xb8a

CSR\_MHPMCOUNTER11H 0xb8b

CSR\_MHPMCOUNTER12H 0xb8c

CSR\_MHPMCOUNTER13H 0xb8d

CSR\_MHPMCOUNTER14H 0xb8e

CSR\_MHPMCOUNTER15H 0xb8f

CSR\_MHPMCOUNTER16H 0xb90

CSR\_MHPMCOUNTER17H 0xb91

CSR\_MHPMCOUNTER18H 0xb92

CSR\_MHPMCOUNTER19H 0xb93

CSR\_MHPMCOUNTER20H 0xb94

CSR\_MHPMCOUNTER21H 0xb95

CSR\_MHPMCOUNTER22H 0xb96

CSR\_MHPMCOUNTER23H 0xb97

CSR\_MHPMCOUNTER24H 0xb98

CSR\_MHPMCOUNTER25H 0xb99

CSR\_MHPMCOUNTER26H 0xb9a

CSR\_MHPMCOUNTER27H 0xb9b

CSR\_MHPMCOUNTER28H 0xb9c

CSR\_MHPMCOUNTER29H 0xb9d

CSR\_MHPMCOUNTER30H 0xb9e

CSR\_MHPMCOUNTER31H 0xb9f

CSR\_SPMPCFG0 0x1A0

CSR\_SPMPCFG1 0x1A1

CSR\_SPMPCFG2 0x1A2

CSR\_SPMPCFG3 0x1A3

CSR\_SPMADDR0 0x1B0

CSR\_SPMADDR1 0x1B1

CSR\_SPMADDR2 0x1B2

CSR\_SPMADDR3 0x1B3

CSR\_SPMADDR4 0x1B4

CSR\_SPMPADDR5 0x1B5

CSR\_SPMPADDR6 0x1B6

CSR\_SPMPADDR7 0x1B7

CSR\_SPMPADDR8 0x1B8

CSR\_SPMPADDR9 0x1B9

CSR\_SPMPADDR10 0x1BA

CSR\_SPMPADDR11 0x1BB

CSR\_SPMPADDR12 0x1BC

CSR\_SPMPADDR13 0x1BD

CSR\_SPMPADDR14 0x1BE

CSR\_SPMPADDR15 0x1BF

CSR\_SMPUCFG0 0x1A0

CSR\_SMPUCFG1 0x1A1

CSR\_SMPUCFG2 0x1A2

CSR\_SMPUCFG3 0x1A3

CSR\_SMPUADDR0 0x1B0

CSR\_SMPUADDR1 0x1B1

CSR\_SMPUADDR2 0x1B2

CSR\_SMPUADDR3 0x1B3

CSR\_SMPUADDR4 0x1B4

CSR\_SMPUADDR5 0x1B5

CSR\_SMPUADDR6 0x1B6

CSR\_SMPUADDR7 0x1B7

CSR\_SMPUADDR8 0x1B8

CSR\_SMPUADDR9 0x1B9

CSR\_SMPUADDR10 0x1BA

CSR\_SMPUADDR11 0x1BB

CSR\_SMPUADDR12 0x1BC

CSR\_SMPUADDR13 0x1BD

CSR\_SMPUADDR14 0x1BE

CSR\_SMPUADDR15 0x1BF

CSR\_SMPUSWITCH0 0x170

CSR\_SMPUSWITCH1 0x171

CSR\_MCLICBASE 0x350

CSR\_UCODE 0x801

CSR\_MILM\_CTL 0x7C0

CSR\_MDLM\_CTL 0x7C1

CSR\_MECC\_CODE 0x7C2

CSR\_MNVEC 0x7C3

CSR\_MSUBM 0x7C4

CSR\_MDCAUSE 0x7C9

CSR\_MCACHE\_CTL 0x7CA



CSR\_MMISC\_CTL 0x7D0

CSR\_MSAVESTATUS 0x7D6

CSR\_MSAVEEPC1 0x7D7

CSR\_MSAVECAUSE1 0x7D8

CSR\_MSAVEEPC2 0x7D9

CSR\_MSAVECAUSE2 0x7DA

CSR\_MSAVEDCAUSE1 0x7DB

CSR\_MSAVEDCAUSE2 0x7DC

CSR\_MTLB\_CTL 0x7DD

CSR\_MECC\_LOCK 0x7DE

CSR\_MFP16MODE 0x7E2

CSR\_MMISC\_CTL1 0x7E2

CSR\_LSTEPFORC 0x7E9

CSR\_PUSHMSUBM 0x7EB

CSR\_MTVT2 0x7EC

CSR\_JALMNXTI 0x7ED

CSR\_PUSHMCAUSE 0x7EE

CSR\_PUSHMEPC 0x7EF

CSR\_MPPICFG\_INFO 0x7F0

CSR\_MFIOCFG\_INFO 0x7F1

CSR\_MDEVB 0x7F3

CSR\_MDEV0 0x7F4

CSR\_MNOCB 0x7F5

CSR\_MNOCM 0x7F6

CSR\_MMACRO\_DEV\_EN 0xBC8

CSR\_MMACRO\_NOC\_EN 0xBC9

CSR\_MMACRO\_CA\_EN 0xBCA

CSR\_MATTRI0\_BASE 0x7F3

CSR\_MATTRI0\_MASK 0x7F4

CSR\_MATTRI1\_BASE 0x7F5

CSR\_MATTRI1\_MASK 0x7F6

CSR\_MATTRI2\_BASE 0x7F9

CSR\_MATTRI2\_MASK 0x7FA

CSR\_MATTRI3\_BASE 0x7FB

CSR\_MATTRI3\_MASK 0x7FC

CSR\_MATTRI4\_BASE 0x7FD

CSR\_MATTRI4\_MASK 0x7FE

CSR\_MATTRI5\_BASE 0xBE0

CSR\_MATTRI5\_MASK 0xBE1

CSR\_MATTRI6\_BASE 0xBE2

CSR\_MATTRI6\_MASK 0xBE3

CSR\_MATTRI7\_BASE 0xBE4

CSR\_MATTRI7\_MASK 0xBE5

CSR\_SATTRI0\_BASE 0x5F0

CSR\_SATTRI0\_MASK 0x5F1

CSR\_SATTRI1\_BASE 0x5F2

CSR\_SATTRI1\_MASK 0x5F3

CSR\_SATTRI2\_BASE 0x5F4

CSR\_SATTRI2\_MASK 0x5F5

CSR\_SATTRI3\_BASE 0x5F6

CSR\_SATTRI3\_MASK 0x5F7

CSR\_SATTRI4\_BASE 0x5F8

CSR\_SATTRI4\_MASK 0x5F9

CSR\_SATTRI5\_BASE 0x5FA

CSR\_SATTRI5\_MASK 0x5FB

CSR\_SATTRI6\_BASE 0x5FC

CSR\_SATTRI6\_MASK 0x5FD

CSR\_SATTRI7\_BASE 0x5FE

CSR\_SATTRI7\_MASK 0x5FF

CSR\_MSMPCFG\_INFO 0x7F7

CSR\_MIRGB\_INFO 0x7F7

CSR\_SLEEPVALUE 0x811

CSR\_TXEVT 0x812

CSR\_WFE 0x810

CSR\_JALSNXTI 0x947

CSR\_STVT2 0x948

CSR\_PUSHSCAUSE 0x949

CSR\_PUSHSEPC 0x94A

CSR\_SDCAUSE 0x9C0

CSR\_MICFG\_INFO 0xFC0

CSR\_MDCFG\_INFO 0xFC1

CSR\_MCFG\_INFO 0xFC2

CSR\_MTLBCFG\_INFO 0xFC3

CSR\_MECC\_CTL 0xBC0

CSR\_MECC\_STATUS 0xBC4

CSR\_SAFETY\_CRC\_CTL 0x813

CSR\_SAFETY\_STL\_STATUS 0x814

CSR\_MSTACK\_CTRL 0x7C6

CSR\_MSTACK\_CTL 0x7C6

CSR\_MSTACK\_BOUND 0x7C7

CSR\_MSTACK\_BASE 0x7C8

CSR\_CCM\_MBEGINADDR 0x7CB

CSR\_CCM\_MCOMMAND 0x7CC

CSR\_CCM\_MDATA 0x7CD

**CSR\_CCM\_SUEN** 0x7CE

**CSR\_CCM\_SBEGINADDR** 0x5CB

**CSR\_CCM\_SCOMMAND** 0x5CC

**CSR\_CCM\_SDATA** 0x5CD

**CSR\_CCM\_UBEGINADDR** 0x4CB

**CSR\_CCM\_UCOMMAND** 0x4CC

**CSR\_CCM\_UDATA** 0x4CD

**CSR\_CCM\_FPIPE** 0x4CF

**CSR\_SHARTID** 0xDC0

**CSR\_MLWID** 0x390

**CSR\_MWIDDELEG** 0x738

**CSR\_SLWID** 0x190

## Other Core Related Macros

### *group* Core CSR Encodings

NMSIS Core CSR Encodings.

The following macros are used for CSR encodings

#### Defines

**MSTATUS\_UIE** 0x00000001

**MSTATUS\_SIE** 0x00000002

**MSTATUS\_HIE** 0x00000004

**MSTATUS\_MIE** 0x00000008

**MSTATUS\_UPIE** 0x00000010

**MSTATUS\_SPIE** 0x00000020

**MSTATUS\_UBE** 0x00000040

**MSTATUS\_MPIE** 0x00000080

**MSTATUS\_SPP** 0x00000100

**MSTATUS\_VS** 0x00000600

**MSTATUS\_MPP** 0x00001800

**MSTATUS\_FS** 0x00006000

**MSTATUS\_XS** 0x00018000

**MSTATUS\_MPRV** 0x00020000

**MSTATUS\_SUM** 0x00040000

**MSTATUS\_MXR** 0x00080000

**MSTATUS\_TVM** 0x00100000

**MSTATUS\_TW** 0x00200000

**MSTATUS\_TSR** 0x00400000

**MSTATUS32\_SD** 0x80000000

**MSTATUS\_UXL** 0x0000000300000000

**MSTATUS\_SXL** 0x0000000C00000000

**MSTATUS\_SBE** 0x0000001000000000

**MSTATUS\_MBE** 0x0000002000000000

**MSTATUS\_GVA** 0x0000004000000000

**MSTATUS\_MPV** 0x0000008000000000

**MSTATUS64\_SD** 0x8000000000000000

**MSTATUS\_FS\_INITIAL** 0x00002000

**MSTATUS\_FS\_CLEAN** 0x00004000

**MSTATUS\_FS\_DIRTY** 0x00006000

**MSTATUS\_VS\_INITIAL** 0x00000200

**MSTATUS\_VS\_CLEAN** 0x00000400

**MSTATUS\_VS\_DIRTY** 0x00000600

**MSTATUSH\_SBE** 0x00000010

**MSTATUSH\_MBE** 0x00000020

**MSTATUSH\_GVA** 0x00000040

**MSTATUSH\_MPV** 0x00000080

**SSTATUS\_UIE** 0x00000001

**SSTATUS\_SIE** 0x00000002

**SSTATUS\_UPIE** 0x00000010

**SSTATUS\_SPIE** 0x00000020

**SSTATUS\_UBE** 0x00000040

**SSTATUS\_SPP** 0x00000100

**SSTATUS\_VS** 0x00000600

**SSTATUS\_FS** 0x00006000

**SSTATUS\_XS** 0x00018000

**SSTATUS\_SUM** 0x00040000

**SSTATUS\_MXR** 0x00080000

**SSTATUS32\_SD** 0x80000000

**SSTATUS\_UXL** 0x0000000300000000

**SSTATUS64\_SD** 0x8000000000000000

**USTATUS\_UIE** 0x00000001

**USTATUS\_UPIE** 0x00000010

**DCSR\_XDEBUGVER** (3U<<30)

**DCSR\_NDRESET** (1<<29)

**DCSR\_FULLRESET** (1<<28)

**DCSR\_EBREAKM** (1<<15)

**DCSR\_EBREAKH** (1<<14)

**DCSR\_EBREAKS** (1<<13)

**DCSR\_EBREAKU** (1<<12)

**DCSR\_STOPCYCLE** (1<<10)

**DCSR\_STOPTIME** (1<<9)

**DCSR\_CAUSE** (7<<6)

**DCSR\_DEBUGINT** (1<<5)

**DCSR\_HALT** (1<<3)

**DCSR\_STEP** (1<<2)

**DCSR\_PRV** (3<<0)

**DCSR\_CAUSE\_NONE** 0



DCSR\_CAUSE\_SWBP 1

DCSR\_CAUSE\_HWBP 2

DCSR\_CAUSE\_DEBUGINT 3

DCSR\_CAUSE\_STEP 4

DCSR\_CAUSE\_HALT 5

MCONTROL\_TYPE(xlen) (0xfULL<<((xlen)-4))

MCONTROL\_DMODE(xlen) (1ULL<<((xlen)-5))

MCONTROL\_MASKMAX(xlen) (0x3fULL<<((xlen)-11))

MCONTROL\_SELECT (1<<19)

MCONTROL\_TIMING (1<<18)

MCONTROL\_ACTION (0x3f<<12)

MCONTROL\_CHAIN (1<<11)

MCONTROL\_MATCH (0xf<<7)

MCONTROL\_M (1<<6)

MCONTROL\_H (1<<5)

MCONTROL\_S (1<<4)

MCONTROL\_U (1<<3)

MCONTROL\_EXECUTE (1<<2)

MCONTROL\_STORE (1<<1)

MCONTROL\_LOAD (1<<0)

MCONTROL\_TYPE\_NONE 0

MCONTROL\_TYPE\_MATCH 2

MCONTROL\_ACTION\_DEBUG\_EXCEPTION 0

MCONTROL\_ACTION\_DEBUG\_MODE 1

MCONTROL\_ACTION\_TRACE\_START 2

MCONTROL\_ACTION\_TRACE\_STOP 3

MCONTROL\_ACTION\_TRACE\_EMIT 4

MCONTROL\_MATCH\_EQUAL 0

MCONTROL\_MATCH\_NAPOT 1

MCONTROL\_MATCH\_GE 2

MCONTROL\_MATCH\_LT 3

MCONTROL\_MATCH\_MASK\_LOW 4

MCONTROL\_MATCH\_MASK\_HIGH 5

MIP\_SSIP (1 << *IRQ\_S\_SOFT* (page 125))

MIP\_HSIP (1 << *IRQ\_H\_SOFT* (page 125))

MIP\_MSIP (1 << *IRQ\_M\_SOFT* (page 125))

MIP\_STIP (1 << *IRQ\_S\_TIMER* (page 125))

MIP\_HTIP (1 << *IRQ\_H\_TIMER* (page 126))

MIP\_MTIP (1 << *IRQ\_M\_TIMER* (page 126))

MIP\_SEIP (1 << *IRQ\_S\_EXT* (page 126))

MIP\_HEIP (1 << *IRQ\_H\_EXT* (page 126))

MIP\_MEIP (1 << *IRQ\_M\_EXT* (page 126))

MIE\_SSIE *MIP\_SSIP* (page 116)

**MIE\_HSIE** *MIP\_HSIP* (page 116)

**MIE\_MSIE** *MIP\_MSIP* (page 116)

**MIE\_STIE** *MIP\_STIP* (page 116)

**MIE\_HTIE** *MIP\_HTIP* (page 116)

**MIE\_MTIE** *MIP\_MTIP* (page 116)

**MIE\_SEIE** *MIP\_SEIP* (page 116)

**MIE\_HEIE** *MIP\_HEIP* (page 116)

**MIE\_MEIE** *MIP\_MEIP* (page 116)

**SIP\_SSIP** *MIP\_SSIP* (page 116)

**SIP\_SSIP** *MIP\_SSIP* (page 116)

**SIP\_STIP** *MIP\_STIP* (page 116)

**SIP\_STIP** *MIP\_STIP* (page 116)

**SIP\_SEIP** *MIP\_SEIP* (page 116)

**SIE\_SSIE** *MIP\_SSIP* (page 116)

**SIE\_STIE** *MIP\_STIP* (page 116)

**SIE\_SEIE** *MIP\_SEIP* (page 116)

**MCAUSE\_INTR** (1ULL << (\_\_riscv\_xlen - 1))

**MCAUSE\_CAUSE** 0x00000FFFUL

**SCAUSE\_INTR** *MCAUSE\_INTR* (page 117)

**SCAUSE\_CAUSE** 0x000003FFUL

**MENVCFG\_CBIE\_EN** (0x11 << 4)

**MENVCFG\_CBIE\_FLUSH** (0x01 << 4)  
**MENVCFG\_CBIE\_INVALID** (0x11 << 4)  
**SENVCFG\_CBIE\_EN** (0x11 << 4)  
**SENVCFG\_CBIE\_FLUSH** (0x01 << 4)  
**SENVCFG\_CBIE\_INVALID** (0x11 << 4)  
**MENVCFG\_FIOM** 0x00000001  
**MENVCFG\_LPE** 0x00000004  
**MENVCFG\_SSE** 0x00000008  
**MENVCFG\_CBIE** 0x00000030  
**MENVCFG\_CBCFE** 0x00000040  
**MENVCFG\_CBZE** 0x00000080  
**MENVCFG\_PMM** 0x0000000300000000  
**MENVCFG\_DTE** 0x0800000000000000  
**MENVCFG\_ADUE** 0x2000000000000000  
**MENVCFG\_PBMTE** 0x4000000000000000  
**MENVCFG\_STCE** 0x8000000000000000  
**MENVCFGH\_DTE** 0x08000000  
**MENVCFGH\_ADUE** 0x20000000  
**MENVCFGH\_PBMTE** 0x40000000  
**MENVCFGH\_STCE** 0x80000000  
**SENVCFG\_FIOM** 0x00000001

SENVCFG\_LPE 0x00000004

SENVCFG\_SSE 0x00000008

SENVCFG\_CBIE 0x00000030

SENVCFG\_CBCFE 0x00000040

SENVCFG\_CBZE 0x00000080

SENVCFG\_PMM 0x0000000300000000

UCODE\_OV (0x1)

CSR\_MCACHE\_CTL\_IE 0x00000001

CSR\_MCACHE\_CTL\_DE 0x00010000

WFE\_WFE (0x1)

TXEVT\_TXEVT (0x1)

SLEEPVALUE\_SLEEPVALUE (0x1)

MCOUNTEREN\_CY\_SHIFT 0

MCOUNTEREN\_TIME\_SHIFT 1

MCOUNTEREN\_IR\_SHIFT 2

MCOUNTEREN\_CY (1U << *MCOUNTEREN\_CY\_SHIFT* (page 119))

MCOUNTEREN\_TIME (1U << *MCOUNTEREN\_TIME\_SHIFT* (page 119))

MCOUNTEREN\_IR (1U << *MCOUNTEREN\_IR\_SHIFT* (page 119))

MCOUNTINHIBIT\_CY *MCOUNTEREN\_CY* (page 119)

MCOUNTINHIBIT\_IR *MCOUNTEREN\_IR* (page 119)

MILM\_CTL\_ILM\_BPA (((1ULL<<((\_\_riscv\_xlen)-10))-1)<<10)

**MILM\_CTL\_ILM\_ECC\_CHK\_EN** (1<<4)

**MILM\_CTL\_ILM\_RWECC** (1<<3)

**MILM\_CTL\_ILM\_ECC\_INJ\_EN** (1<<3)

**MILM\_CTL\_ILM\_ECC\_EXCP\_EN** (1<<2)

**MILM\_CTL\_ILM\_ECC\_EN** (1<<1)

**MILM\_CTL\_ILM\_EN** (1<<0)

**MDLM\_CTL\_DLM\_BPA** (((1ULL<<((\_\_riscv\_xlen)-10))-1)<<10)

**MDLM\_CTL\_DLM\_ECC\_CHK\_EN** (1<<4)

**MDLM\_CTL\_DLM\_RWECC** (1<<3)

**MDLM\_CTL\_DLM\_ECC\_INJ\_EN** (1<<3)

**MDLM\_CTL\_DLM\_ECC\_EXCP\_EN** (1<<2)

**MDLM\_CTL\_DLM\_ECC\_EN** (1<<1)

**MDLM\_CTL\_DLM\_EN** (1<<0)

**MSUBM\_PTYPE** (0x3<<8)

**MSUBM\_TYP** (0x3<<6)

**MDCAUSE\_MDCAUSE** (0x7)

**MMISC\_CTL\_LDSPEC\_ENABLE** (1<<12)

**MMISC\_CTL\_SI\_JUMP\_ENABLE** (1<<11)

**MMISC\_CTL\_IMRETURN\_ENABLE** (1<<10)

**MMISC\_CTL\_NMI\_CAUSE\_FFF** (1<<9)

**MMISC\_CTL\_CODE\_BUS\_ERR** (1<<8)

MMISC\_CTL\_MISALIGN (1<<6)

MMISC\_CTL\_ZC (1<<7)

MMISC\_CTL\_BPU (1<<3)

MCACHE\_CTL\_IC\_EN (1<<0)

MCACHE\_CTL\_IC\_SCPD\_MOD (1<<1)

MCACHE\_CTL\_IC\_ECC\_EN (1<<2)

MCACHE\_CTL\_IC\_ECC\_EXCP\_EN (1<<3)

MCACHE\_CTL\_IC\_TRAM\_ECC\_INJ\_EN (1<<4)

MCACHE\_CTL\_IC\_RWTECC (1<<4)

MCACHE\_CTL\_IC\_RWDECC (1<<5)

MCACHE\_CTL\_IC\_DRAM\_ECC\_INJ\_EN (1<<5)

MCACHE\_CTL\_IC\_PF\_EN (1<<6)

MCACHE\_CTL\_IC\_CANCEL\_EN (1<<7)

MCACHE\_CTL\_IC\_ECC\_CHK\_EN (1<<8)

MCACHE\_CTL\_DC\_EN (1<<16)

MCACHE\_CTL\_DC\_ECC\_EN (1<<17)

MCACHE\_CTL\_DC\_ECC\_EXCP\_EN (1<<18)

MCACHE\_CTL\_DC\_TRAM\_ECC\_INJ\_EN (1<<19)

MCACHE\_CTL\_DC\_RWTECC (1<<19)

MCACHE\_CTL\_DC\_RWDECC (1<<20)

MCACHE\_CTL\_DC\_DRAM\_ECC\_INJ\_EN (1<<20)

**MCACHE\_CTL\_DC\_ECC\_CHK\_EN** (1<<21)

**MTVT2\_MTVT2EN** (1<<0)

**MTVT2\_COMMON\_CODE\_ENTRY** (((1ULL<<((\_\_riscv\_xlen)-2))-1)<<2)

**MCFG\_INFO\_TEE** (1<<0)

**MCFG\_INFO\_ECC** (1<<1)

**MCFG\_INFO\_CLIC** (1<<2)

**MCFG\_INFO\_PLIC** (1<<3)

**MCFG\_INFO\_FIO** (1<<4)

**MCFG\_INFO\_PPI** (1<<5)

**MCFG\_INFO\_NICE** (1<<6)

**MCFG\_INFO\_ILM** (1<<7)

**MCFG\_INFO\_DLM** (1<<8)

**MCFG\_INFO\_ICACHE** (1<<9)

**MCFG\_INFO\_DCACHE** (1<<10)

**MCFG\_INFO\_SMP** (1<<11)

**MCFG\_INFO\_DSP\_N1** (1<<12)

**MCFG\_INFO\_DSP\_N2** (1<<13)

**MCFG\_INFO\_DSP\_N3** (1<<14)

**MCFG\_INFO\_IREGION\_EXIST** (1<<16)

**MCFG\_INFO\_VP** (0x3<<17)

**MCFG\_IC\_SET** (0xF<<0)



**MICFG\_IC\_WAY** (0x7<<4)

**MICFG\_IC\_LSIZE** (0x7<<7)

**MICFG\_IC\_ECC** (0x1<<10)

**MICFG\_ILM\_SIZE** (0x1F<<16)

**MICFG\_ILM\_XONLY** (0x1<<21)

**MICFG\_ILM\_ECC** (0x1<<22)

**MDCFG\_DC\_SET** (0xF<<0)

**MDCFG\_DC\_WAY** (0x7<<4)

**MDCFG\_DC\_LSIZE** (0x7<<7)

**MDCFG\_DC\_ECC** (0x1<<10)

**MDCFG\_DLM\_SIZE** (0x1F<<16)

**MDCFG\_DLM\_ECC** (0x1<<21)

**MIRGB\_INFO\_IRG\_BASE\_ADDR\_BOFS** (10)

**MIRGB\_INFO\_IREGION\_SIZE\_BOFS** (1)

**MPPICFG\_INFO\_PPI\_SIZE** (0x1F<<1)

**MPPICFG\_INFO\_PPI\_BPA** (((1ULL<<((\_\_riscv\_xlen)-10))-1)<<10)

**MFIOCFG\_INFO\_FIO\_SIZE** (0x1F<<1)

**MFIOCFG\_INFO\_FIO\_BPA** (((1ULL<<((\_\_riscv\_xlen)-10))-1)<<10)

**MECC\_LOCK\_ECC\_LOCK** (0x1)

**MECC\_CODE\_CODE** (0x1FF)

**MECC\_CODE\_RAMID** (0x1F<<16)

**MECC\_CODE\_SRAMID** (0x1F<<24)

**CCM\_SUEN\_SUEN** (0x1<<0)

**CCM\_DATA\_DATA** (0x7<<0)

**CCM\_COMMAND\_COMMAND** (0x1F<<0)

**IREGION\_IINFO\_OFS** (0x0)

**IREGION\_DEBUG\_OFS** (0x10000)

**IREGION\_ECLIC\_OFS** (0x20000)

**IREGION\_TIMER\_OFS** (0x30000)

**IREGION\_SMP\_OFS** (0x40000)

**IREGION\_IDU\_OFS** (0x50000)

**IREGION\_PL2\_OFS** (0x60000)

**IREGION\_DPREFETCH\_OFS** (0x70000)

**IREGION\_PLIC\_OFS** (0x4000000)

**MSTACK\_CTRL\_MODE** (0x1<<2)

**MSTACK\_CTRL\_UDF\_EN** (0x1<<1)

**MSTACK\_CTRL\_OVF\_TRACK\_EN** (0x1)

**PRV\_U** 0

**PRV\_S** 1

**PRV\_H** 2

**PRV\_M** 3

**VM\_MBARE** 0

VM\_MBB 1

VM\_MBBID 2

VM\_SV32 8

VM\_SV39 9

VM\_SV48 10

SATP32\_MODE 0x80000000

SATP32\_ASID 0x7FC00000

SATP32\_PPN 0x003FFFFF

SATP64\_MODE 0xF000000000000000

SATP64\_ASID 0x0FFFF00000000000

SATP64\_PPN 0x00000FFFFFFFFFFFFF

SATP\_MODE\_OFF 0

SATP\_MODE\_SV32 1

SATP\_MODE\_SV39 8

SATP\_MODE\_SV48 9

SATP\_MODE\_SV57 10

SATP\_MODE\_SV64 11

IRQ\_S\_SOFT 1

IRQ\_H\_SOFT 2

IRQ\_M\_SOFT 3

IRQ\_S\_TIMER 5

**IRQ\_H\_TIMER** 6

**IRQ\_M\_TIMER** 7

**IRQ\_S\_EXT** 9

**IRQ\_H\_EXT** 10

**IRQ\_M\_EXT** 11

**IRQ\_COP** 12

**IRQ\_HOST** 13

**FRM\_RNDMODE\_RNE** 0x0

FPU Round to Nearest, ties to Even.

**FRM\_RNDMODE\_RTZ** 0x1

FPU Round Towards Zero.

**FRM\_RNDMODE\_RDN** 0x2

FPU Round Down (towards -inf)

**FRM\_RNDMODE\_RUP** 0x3

FPU Round Up (towards +inf)

**FRM\_RNDMODE\_RMM** 0x4

FPU Round to nearest, ties to Max Magnitude.

**FRM\_RNDMODE\_DYN** 0x7

In instruction's rm, selects dynamic rounding mode.

In Rounding Mode register, Invalid

**FFLAGS\_AE\_NX** (1<<0)

FPU Inexact.

**FFLAGS\_AE\_UF** (1<<1)

FPU Underflow.

**FFLAGS\_AE\_OF** (1<<2)

FPU Overflow.

**FFLAGS\_AE\_DZ** (1<<3)

FPU Divide by Zero.

**FFLAGS\_AE\_NV** (1<<4)

FPU Invalid Operation.

**FREG**(idx) f##idx

Floating Point Register f0-f31, eg.

f0 -> *FREG(0)* (page 127)

**PMP\_R** 0x01

**PMP\_W** 0x02

**PMP\_X** 0x04

**PMP\_A** 0x18

**PMP\_A\_TOR** 0x08

**PMP\_A\_NA4** 0x10

**PMP\_A\_NAPOT** 0x18

**PMP\_L** 0x80

**PMP\_SHIFT** 2

**PMP\_COUNT** 16

**SPMP\_R** *PMP\_R* (page 127)

**SPMP\_W** *PMP\_W* (page 127)

**SPMP\_X** *PMP\_X* (page 127)

**SPMP\_A** *PMP\_A* (page 127)

**SPMP\_A\_TOR** *PMP\_A\_TOR* (page 127)

**SPMP\_A\_NA4** *PMP\_A\_NA4* (page 127)

**SPMP\_A\_NAPOT** *PMP\_A\_NAPOT* (page 127)

**SPMP\_U** 0x40

SPMP\_L *SPMP\_L* (page 127)

SPMP\_SHIFT *SPMP\_SHIFT* (page 127)

SPMP\_COUNT 16

SMPU\_R *SPMP\_R* (page 127)

SMPU\_W *SPMP\_W* (page 127)

SMPU\_X *SPMP\_X* (page 127)

SMPU\_A *SPMP\_A* (page 127)

SMPU\_A\_TOR *SPMP\_A\_TOR* (page 127)

SMPU\_A\_NA4 *SPMP\_A\_NA4* (page 127)

SMPU\_A\_NAPOT *SPMP\_A\_NAPOT* (page 127)

SMPU\_S 0x80

SMPU\_SHIFT *SPMP\_SHIFT* (page 127)

PTE\_V 0x001

PTE\_R 0x002

PTE\_W 0x004

PTE\_X 0x008

PTE\_U 0x010

PTE\_G 0x020

PTE\_A 0x040

PTE\_D 0x080

PTE\_SOFT 0x300

**PTE\_PPN\_SHIFT** 10

**PTE\_TABLE**(PTE) (((PTE) & (*PTE\_V* (page 128) | *PTE\_R* (page 128) | *PTE\_W* (page 128) | *PTE\_X* (page 128))) == *PTE\_V* (page 128))

**CAUSE\_MISALIGNED\_FETCH** 0x0

End of Doxygen Group NMSIS\_Core\_CSR\_Registers.

**CAUSE\_FAULT\_FETCH** 0x1

**CAUSE\_ILLEGAL\_INSTRUCTION** 0x2

**CAUSE\_BREAKPOINT** 0x3

**CAUSE\_MISALIGNED\_LOAD** 0x4

**CAUSE\_FAULT\_LOAD** 0x5

**CAUSE\_MISALIGNED\_STORE** 0x6

**CAUSE\_FAULT\_STORE** 0x7

**CAUSE\_USER\_ECALL** 0x8

**CAUSE\_SUPERVISOR\_ECALL** 0x9

**CAUSE\_HYPERVISOR\_ECALL** 0xa

**CAUSE\_MACHINE\_ECALL** 0xb

**CAUSE\_FETCH\_PAGE\_FAULT** 0xc

**CAUSE\_LOAD\_PAGE\_FAULT** 0xd

**CAUSE\_STORE\_PAGE\_FAULT** 0xf

**MISALIGNED\_FETCH** (1 << *CAUSE\_MISALIGNED\_FETCH* (page 129))

**FAULT\_FETCH** (1 << *CAUSE\_FAULT\_FETCH* (page 129))

**ILLEGAL\_INSTRUCTION** (1 << *CAUSE\_ILLEGAL\_INSTRUCTION* (page 129))

**BREAKPOINT** (1 << *CAUSE\_BREAKPOINT* (page 129))

MISALIGNED\_LOAD (1 << *CAUSE\_MISALIGNED\_LOAD* (page 129))

FAULT\_LOAD (1 << *CAUSE\_FAULT\_LOAD* (page 129))

MISALIGNED\_STORE (1 << *CAUSE\_MISALIGNED\_STORE* (page 129))

FAULT\_STORE (1 << *CAUSE\_FAULT\_STORE* (page 129))

USER\_ECALL (1 << *CAUSE\_USER\_ECALL* (page 129))

FETCH\_PAGE\_FAULT (1 << *CAUSE\_FETCH\_PAGE\_FAULT* (page 129))

LOAD\_PAGE\_FAULT (1 << *CAUSE\_LOAD\_PAGE\_FAULT* (page 129))

STORE\_PAGE\_FAULT (1 << *CAUSE\_STORE\_PAGE\_FAULT* (page 129))

DCAUSE\_FAULT\_FETCH\_PMP 0x1

DCAUSE\_FAULT\_FETCH\_INST 0x2

DCAUSE\_FAULT\_LOAD\_PMP 0x1

DCAUSE\_FAULT\_LOAD\_INST 0x2

DCAUSE\_FAULT\_LOAD\_NICE 0x3

DCAUSE\_FAULT\_STORE\_PMP 0x1

DCAUSE\_FAULT\_STORE\_INST 0x2

CSR\_XSTATUS *CSR\_MSTATUS* (page 91)

CSR\_XTVEC *CSR\_MTVEC* (page 91)

CSR\_XCOUNTEREN *CSR\_MCOUNTEREN* (page 91)

CSR\_XIE *CSR\_MIE* (page 91)

CSR\_XIP *CSR\_MIP* (page 91)

CSR\_XSCRATCH *CSR\_MSCRATCH* (page 91)



**CSR\_XEPC** *CSR\_MEPC* (page 91)  
**CSR\_XCAUSE** *CSR\_MCAUSE* (page 91)  
**CSR\_XSUBM** *CSR\_MSUBM* (page 106)  
**CSR\_XTVAL** *CSR\_MTVAL* (page 91)  
**CSR\_XENVCFG** *CSR\_MENVCFG* (page 91)  
**CSR\_XTVT** *CSR\_MTVT*  
**CSR\_XTVT2** *CSR\_MTVT2* (page 107)  
**CSR\_XSCRATCHCSWL** *CSR\_MSCRATCHCSWL*  
**CSR\_XSCRATCHCSW** *CSR\_MSCRATCHCSW*  
**CSR\_XDCAUSE** *CSR\_MDCAUSE* (page 106)  
**CSR\_JALNXNTI** *CSR\_JALMNXTI* (page 107)  
**CSR\_XINTSTATUS** *CSR\_MINTSTATUS*  
**CSR\_XNXTI** *CSR\_MNXTI*  
**CSR\_PUSHXEPC** *CSR\_PUSHMEPC* (page 107)  
**CSR\_PUSHXCAUSE** *CSR\_PUSHMCAUSE* (page 107)  
**XRET** mret  
**eclic\_xsip\_handler** *eclic\_msip\_handler*  
**eclic\_xtip\_handler** *eclic\_mtip\_handler*  
**XSTATUS\_XIE** *MSTATUS\_MIE* (page 111)  
**x\_exc\_entry** *exc\_entry* (page 703)  
**x\_irq\_entry** *irq\_entry* (page 703)

## 2.5.5 Register Define and Type Definitions

### *group* Register Define and Type Definitions

Type definitions and defines for core registers.

#### Defines

**\_\_RISCV\_XLEN** 32

Refer to the width of an integer register in bits(either 32 or 64)

#### Typedefs

typedef unsigned long **rv\_csr\_t**

Type of Control and Status Register(CSR), depends on the XLEN defined in RISC-V.

### Core

### *group* Base Register Define and Type Definitions

Type definitions and defines for base core registers.

#### Typedefs

typedef *CSR\_MMISCCTRL\_Type* (page 140) **CSR\_MMISCCTL\_Type**

typedef *CSR\_MMISCCTRL\_Type* (page 140) **CSR\_MMISC\_CTL\_Type**

typedef *CSR\_MCACHECTL\_Type* (page 141) **CSR\_MCACHE\_CTL\_Type**

typedef *CSR\_MILMCTL\_Type* (page 144) **CSR\_MILM\_CTL\_Type**

typedef *CSR\_MDLMCTL\_Type* (page 145) **CSR\_DILM\_CTL\_Type**

typedef *CSR\_MCFGINFO\_Type* (page 146) **CSR\_MCFG\_INFO\_Type**

typedef *CSR\_MICFGINFO\_Type* (page 148) **CSR\_MICFG\_INFO\_Type**

typedef *CSR\_MDCFGINFO\_Type* (page 148) **CSR\_MDCFG\_INFO\_Type**

typedef *CSR\_MTLBCFGINFO\_Type* (page 149) **CSR\_MTLBCFG\_INFO\_Type**

typedef *CSR\_MPPICFGINFO\_Type* (page 150) **CSR\_MPPICFG\_INFO\_Type**

typedef *CSR\_MFIOCFGINFO\_Type* (page 151) **CSR\_MFIOCFG\_INFO\_Type**

typedef *CSR\_MECCLOCK\_Type* (page 151) **CSR\_MECC\_LOCK\_Type**

typedef *CSR\_MECCCODE\_Type* (page 152) **CSR\_MECC\_CODE\_Type**

union **CSR\_MISA\_Type**

*#include <core\_feature\_base.h>* Union type to access MISA CSR register.

### Public Members

*rv\_csr\_t* (page 132) **a**

bit: 0 Atomic extension

*rv\_csr\_t* (page 132) **b**

bit: 1 B extension

*rv\_csr\_t* (page 132) **c**

bit: 2 Compressed extension

*rv\_csr\_t* (page 132) **d**

bit: 3 Double-precision floating-point extension

Type used for csr data access.

*rv\_csr\_t* (page 132) **e**

bit: 4 RV32E/64E base ISA

*rv\_csr\_t* (page 132) **f**

bit: 5 Single-precision floating-point extension

*rv\_csr\_t* (page 132) **g**

bit: 6 Reserved

*rv\_csr\_t* (page 132) **h**

bit: 7 Hypervisor extension

*rv\_csr\_t* (page 132) **i**

bit: 8 RV32I/64I/128I base ISA

*rv\_csr\_t* (page 132) **j**

bit: 9 Reserved

*rv\_csr\_t* (page 132) **k**

bit: 10 Reserved

*rv\_csr\_t* (page 132) **l**

bit: 11 Reserved

*rv\_csr\_t* (page 132) **m**

bit: 12 Integer Multiply/Divide extension

*rv\_csr\_t* (page 132) **n**

bit: 13 Tentatively reserved for User-Level Interrupts extension

*rv\_csr\_t* (page 132) **o**

bit: 14 Reserved

*rv\_csr\_t* (page 132) **p**

bit: 15 Tentatively reserved for Packed-SIMD extension

*rv\_csr\_t* (page 132) **q**

bit: 16 Quad-precision floating-point extension

*rv\_csr\_t* (page 132) **r**

bit: 17 Reserved

*rv\_csr\_t* (page 132) **s**

bit: 18 Supervisor mode implemented

*rv\_csr\_t* (page 132) **t**

bit: 19 Reserved

*rv\_csr\_t* (page 132) **u**

bit: 20 User mode implemented

*rv\_csr\_t* (page 132) **v**

bit: 21 Vector extension

*rv\_csr\_t* (page 132) **w**

bit: 22 Reserved

*rv\_csr\_t* (page 132) **x**

bit: 23 Non-standard extensions present

*rv\_csr\_t* (page 132) **y**

bit: 24 Reserved

*rv\_csr\_t* (page 132) **z**

bit: 25 Reserved

*rv\_csr\_t* (page 132) **\_reserved0**

bit: 26..XLEN-3 Reserved

*rv\_csr\_t* (page 132) **mx1**

bit: XLEN-2..XLEN-1 Machine XLEN

struct *CSR\_MISA\_Type* (page 133)::[anonymous] **b**

Structure used for bit access.

union **CSR\_MSTATUS\_Type**

*#include <core\_feature\_base.h>* Union type to access MSTATUS CSR register.

## Public Members

*rv\_csr\_t* (page 132) **\_reserved0**

bit: 0 Reserved

*rv\_csr\_t* (page 132) **sie**

bit: 1 supervisor interrupt enable flag

*rv\_csr\_t* (page 132) **\_reserved1**

bit: 2 Reserved

*rv\_csr\_t* (page 132) **mie**

bit: 3 machine mode interrupt enable flag

*rv\_csr\_t* (page 132) **\_reserved2**

bit: 4 Reserved

*rv\_csr\_t* (page 132) **spie**

bit: 5 supervisor mode interrupt enable flag

*rv\_csr\_t* (page 132) **ube**

bit: 6 U-mode non-instruction-fetch memory accesses big-endian enable flag

*rv\_csr\_t* (page 132) **mpie**

bit: 7 machine mode previous interrupt enable flag

*rv\_csr\_t* (page 132) **spp**

bit: 8 supervisor previous privilege mode

*rv\_csr\_t* (page 132) **vs**

bit: 9..10 vector status flag

*rv\_csr\_t* (page 132) **mpp**

bit: 11..12 machine previous priviledede mode

*rv\_csr\_t* (page 132) **fs**

bit: 13..14 FS status flag

*rv\_csr\_t* (page 132) **xs**

bit: 15..16 XS status flag

*rv\_csr\_t* (page 132) **mprv**

bit: 17 Modify PRiVilege

*rv\_csr\_t* (page 132) **sum**

bit: 18 Supervisor Mode load and store protection

*rv\_csr\_t* (page 132) **mxr**

bit: 19 Make eXecutable Readable

*rv\_csr\_t* (page 132) **tvm**

bit: 20 Trap Virtual Memory

*rv\_csr\_t* (page 132) **tw**

bit: 21 Timeout Wait

*rv\_csr\_t* (page 132) **tsr**

bit: 22 Trap SRET

*rv\_csr\_t* (page 132) **spelp**

bit: 23 Supervisor mode Previous Expected Landing Pad (ELP) State

*rv\_csr\_t* (page 132) **sdt**

bit: 24 S-mode-disable-trap

*rv\_csr\_t* (page 132) **\_reserved3**

bit: 25..30 Reserved

*rv\_csr\_t* (page 132) **sd**

bit: 31 Dirty status for XS or FS

struct *CSR\_MSTATUS\_Type* (page 135)::[anonymous] **b**

Structure used for bit access.

*rv\_csr\_t* (page 132) **d**

Type used for csr data access.

union **CSR\_MSTATUSH\_Type**

*#include <core\_feature\_base.h>* Union type to access MSTATUSH CSR register.

### Public Members

*rv\_csr\_t* (page 132) **\_reserved0**

bit: 0..3 Reserved

*rv\_csr\_t* (page 132) **sbe**

bit: 4 S-mode non-instruction-fetch memory accesses big-endian enable flag

*rv\_csr\_t* (page 132) **mbe**

bit: 5 M-mode non-instruction-fetch memory accesses big-endian enable flag

*rv\_csr\_t* (page 132) **gva**

bit: 6 Guest Virtual Address

*rv\_csr\_t* (page 132) **mpv**

bit: 7 Machine Previous Virtualization Mode

*rv\_csr\_t* (page 132) **\_reserved1**

bit: 8 Reserved

*rv\_csr\_t* (page 132) **mpelp**

bit: 9 Machine mode Previous Expected Landing Pad (ELP) State

*rv\_csr\_t* (page 132) **mdt**

bit: 10 M-mode-disable-trap

*rv\_csr\_t* (page 132) **\_reserved5**

bit: 11..31 Reserved

struct *CSR\_MSTATUSH\_Type* (page 136)::[anonymous] **b**

Structure used for bit access.

*rv\_csr\_t* (page 132) **d**

Type used for csr data access.

union **CSR\_MTVEC\_Type**

*#include <core\_feature\_base.h>* Union type to access MTVEC CSR register.

## Public Members

*rv\_csr\_t* (page 132) **mode**

bit: 0..5 interrupt mode control

*rv\_csr\_t* (page 132) **addr**

bit: 6..XLEN-1 mtvec address

struct *CSR\_MTVEC\_Type* (page 137)::[anonymous] **b**

Structure used for bit access.

*rv\_csr\_t* (page 132) **d**

Type used for csr data access.

union **CSR\_MCAUSE\_Type**

*#include <core\_feature\_base.h>* Union type to access MCAUSE CSR register.

## Public Members

*rv\_csr\_t* (page 132) **exccode**

bit: 0..11 exception or interrupt code

*rv\_csr\_t* (page 132) **\_reserved0**

bit: 12..15 Reserved

*rv\_csr\_t* (page 132) **mpil**

bit: 16..23 Previous interrupt level

*rv\_csr\_t* (page 132) **\_reserved1**

bit: 24..26 Reserved

*rv\_csr\_t* (page 132) **mpie**

bit: 27 Interrupt enable flag before enter interrupt

*rv\_csr\_t* (page 132) **mpp**

bit: 28..29 Priviledge mode flag before enter interrupt

*rv\_csr\_t* (page 132) **minhv**

bit: 30 Machine interrupt vector table

*rv\_csr\_t* (page 132) **interrupt**

bit: XLEN-1 trap type.

0 means exception and 1 means interrupt



struct *CSR\_MCAUSE\_Type* (page 138)::[anonymous] **b**

Structure used for bit access.

*rv\_csr\_t* (page 132) **d**

Type used for csr data access.

union **CSR\_MCOUNTINHIBIT\_Type**

*#include <core\_feature\_base.h>* Union type to access MCOUNTINHIBIT CSR register.

### Public Members

*rv\_csr\_t* (page 132) **cy**

bit: 0 1 means disable mcycle counter

*rv\_csr\_t* (page 132) **\_reserved0**

bit: 1 Reserved

*rv\_csr\_t* (page 132) **ir**

bit: 2 1 means disable minstret counter

*rv\_csr\_t* (page 132) **\_reserved1**

bit: 3..XLEN-1 Reserved

struct *CSR\_MCOUNTINHIBIT\_Type* (page 139)::[anonymous] **b**

Structure used for bit access.

*rv\_csr\_t* (page 132) **d**

Type used for csr data access.

union **CSR\_MSUBM\_Type**

*#include <core\_feature\_base.h>* Union type to access MSUBM CSR register.

### Public Members

*rv\_csr\_t* (page 132) **\_reserved0**

bit: 0..5 Reserved

*rv\_csr\_t* (page 132) **typ**

bit: 6..7 current trap type

*rv\_csr\_t* (page 132) **ptyp**

bit: 8..9 previous trap type

*rv\_csr\_t* (page 132) **\_reserved1**

bit: 10..XLEN-1 Reserved

struct *CSR\_MSUBM\_Type* (page 139)::[anonymous] **b**

Structure used for bit access.

*rv\_csr\_t* (page 132) **d**

Type used for csr data access.

union **CSR\_MDCAUSE\_Type**

*#include <core\_feature\_base.h>* Union type to access MDCAUSE CSR register.

### Public Members

*rv\_csr\_t* (page 132) **mdcause**

bit: 0..2 More detailed exception information as MCAUSE supplement

*rv\_csr\_t* (page 132) **\_reserved0**

bit: 3..XLEN-1 Reserved

struct *CSR\_MDCAUSE\_Type* (page 140)::[anonymous] **b**

Structure used for bit access.

*rv\_csr\_t* (page 132) **d**

Type used for csr data access.

union **CSR\_MMISCCTRL\_Type**

*#include <core\_feature\_base.h>* Union type to access MMISC\_CTRL CSR register.

### Public Members

*rv\_csr\_t* (page 132) **\_reserved0**

bit: 0 Reserved

*rv\_csr\_t* (page 132) **zclsd\_en**

bit: 1 Control the Zclsd will uses the Zcf extension encoding or not

*rv\_csr\_t* (page 132) **\_reserved1**

bit: 2 Reserved

*rv\_csr\_t* (page 132) **bpu**

bit: 3 dynamic prediction enable flag

*rv\_csr\_t* (page 132) **\_reserved2**

bit: 4..5 Reserved

*rv\_csr\_t* (page 132) **misalign**

bit: 6 misaligned access support flag

*rv\_csr\_t* (page 132) **zcmt\_zcmp**

bit: 7 Zc Ext uses the cfdsp of D Ext's encoding or not

*rv\_csr\_t* (page 132) **core\_buserr**

bit: 8 core bus error exception or interrupt

*rv\_csr\_t* (page 132) **nmi\_cause**

bit: 9 mnvec control and nmi mcase exccode

*rv\_csr\_t* (page 132) **imreturn\_en**

bit: 10 IMRETURN mode of trace

*rv\_csr\_t* (page 132) **sijump\_en**

bit: 11 SIJUMP mode of trace

*rv\_csr\_t* (page 132) **ldspeg\_en**

bit: 12 enable load speculative goes to mem interface

*rv\_csr\_t* (page 132) **\_reserved3**

bit: 13 Reserved

*rv\_csr\_t* (page 132) **dbg\_sec**

bit: 14 debug access mode, removed in latest releases

*rv\_csr\_t* (page 132) **\_reserved4**

bit: 15..16 Reserved

*rv\_csr\_t* (page 132) **csr\_excl\_enable**

bit: 17 Exclusive instruction(lr,sc) on Non-cacheable/Device memory can send exclusive flag in memory bus

*rv\_csr\_t* (page 132) **\_reserved5**

bit: 18..XLEN-1 Reserved

struct *CSR\_MMISCCTRL\_Type* (page 140)::[anonymous] **b**

Structure used for bit access.

*rv\_csr\_t* (page 132) **d**

Type used for csr data access.

union **CSR\_MCACHECTL\_Type**

*#include <core\_feature\_base.h>* Union type to access MCACHE\_CTL CSR register.

### Public Members

*rv\_csr\_t* (page 132) **ic\_en**

bit: 0 I-Cache enable

*rv\_csr\_t* (page 132) **ic\_scpd\_mod**

bit: 1 Scratchpad mode, 0: Scratchpad as ICache Data RAM, 1: Scratchpad as ILM SRAM

*rv\_csr\_t* (page 132) **ic\_ecc\_en**

bit: 2 I-Cache ECC enable

*rv\_csr\_t* (page 132) **ic\_ecc\_excp\_en**

bit: 3 I-Cache 2bit ECC error exception enable

*rv\_csr\_t* (page 132) **ic\_rwtecc**

bit: 4 Control I-Cache Tag Ram ECC code injection

*rv\_csr\_t* (page 132) **ic\_rwdecc**

bit: 5 Control I-Cache Data Ram ECC code injection

*rv\_csr\_t* (page 132) **ic\_pf\_en**

bit: 6 I-Cache prefetch enable

*rv\_csr\_t* (page 132) **ic\_cancel\_en**

bit: 7 I-Cache change flow canceling enable control

*rv\_csr\_t* (page 132) **ic\_ecc\_chk\_en**

bit: 8 I-Cache check ECC codes enable

*rv\_csr\_t* (page 132) **ic\_prefetch\_en**

bit: 9 I-Cache CMO prefetch enable control

*rv\_csr\_t* (page 132) **ic\_burst\_type**

bit: 10 I-Cache Burst type control

*rv\_csr\_t* (page 132) **\_reserved0**

bit: 11..15 Reserved

*rv\_csr\_t* (page 132) **dc\_en**

bit: 16 DCache enable

*rv\_csr\_t* (page 132) **dc\_ecc\_en**

bit: 17 D-Cache ECC enable

*rv\_csr\_t* (page 132) **dc\_ecc\_excp\_en**

bit: 18 D-Cache 2bit ECC error exception enable

*rv\_csr\_t* (page 132) **dc\_rwtecc**

bit: 19 Control D-Cache Tag Ram ECC code injection

*rv\_csr\_t* (page 132) **dc\_rwdecc**

bit: 20 Control D-Cache Data Ram ECC code injection

*rv\_csr\_t* (page 132) **dc\_ecc\_chk\_en**

bit: 21 D-Cache check ECC codes enable

*rv\_csr\_t* (page 132) **dc\_prefetch\_en**

bit: 22 D-Cache CMO prefetch enable control

*rv\_csr\_t* (page 132) **dc\_burst\_type**

bit: 23 D-Cache Burst type control

*rv\_csr\_t* (page 132) **\_reserved1**

bit: 24..XLEN-1 Reserved

struct *CSR\_MCACHECTL\_Type* (page 141)::[anonymous] **b**

Structure used for bit access.

*rv\_csr\_t* (page 132) **d**

Type used for csr data access.

union **CSR\_MSAVESTATUS\_Type**

*#include <core\_feature\_base.h>* Union type to access MSAVESTATUS CSR register.

## Public Members

*rv\_csr\_t* (page 132) **mpie1**

bit: 0 interrupt enable flag of first level NMI/exception nesting

*rv\_csr\_t* (page 132) **mpp1**

bit: 1..2 privileged mode of first level NMI/exception nesting

*rv\_csr\_t* (page 132) **\_reserved0**

bit: 3..5 Reserved

*rv\_csr\_t* (page 132) **ptyp1**

bit: 6..7 NMI/exception type of before first nestting

*rv\_csr\_t* (page 132) **mpie2**

bit: 8 interrupt enable flag of second level NMI/exception nestting

*rv\_csr\_t* (page 132) **mpp2**

bit: 9..10 priviled mode of second level NMI/exception nestting

*rv\_csr\_t* (page 132) **\_reserved1**

bit: 11..13 Reserved

*rv\_csr\_t* (page 132) **ptyp2**

bit: 14..15 NMI/exception type of before second nestting

*rv\_csr\_t* (page 132) **\_reserved2**

bit: 16..XLEN-1 Reserved

struct *CSR\_MSAVESTATUS\_Type* (page 143)::[anonymous] **b**

Structure used for bit access.

*rv\_csr\_t* (page 132) **w**

Type used for csr data access.

union **CSR\_MILMCTL\_Type**

*#include <core\_feature\_base.h>* Union type to access MILM\_CTL CSR register.

## Public Members

*rv\_csr\_t* (page 132) **ilm\_en**

bit: 0 ILM enable

*rv\_csr\_t* (page 132) **ilm\_ecc\_en**

bit: 1 ILM ECC eanble

*rv\_csr\_t* (page 132) **ilm\_ecc\_excp\_en**

bit: 2 ILM ECC exception enable

*rv\_csr\_t* (page 132) **ilm\_rwecc**

bit: 3 Control mecc\_code write to ilm, simulate error injection

*rv\_csr\_t* (page 132) **ilm\_ecc\_chk\_en**

bit: 4 ILM check ECC codes enable

*rv\_csr\_t* (page 132) **ilm\_va\_en**  
 bit: 5 Using virtual address to judge ILM access

*rv\_csr\_t* (page 132) **\_reserved0**  
 bit: 6..9 Reserved

*rv\_csr\_t* (page 132) **ilm\_bpa**  
 bit: 10..XLEN-1 ILM base address

struct *CSR\_MILMCTL\_Type* (page 144)::[anonymous] **b**  
 Structure used for bit access.

*rv\_csr\_t* (page 132) **d**  
 Type used for csr data access.

union **CSR\_MDLCTL\_Type**  
*#include <core\_feature\_base.h>* Union type to access MDLM\_CTL CSR register.

## Public Members

*rv\_csr\_t* (page 132) **d1m\_en**  
 bit: 0 DLM enable

*rv\_csr\_t* (page 132) **d1m\_ecc\_en**  
 bit: 1 DLM ECC enable

*rv\_csr\_t* (page 132) **d1m\_ecc\_excp\_en**  
 bit: 2 DLM ECC exception enable

*rv\_csr\_t* (page 132) **d1m\_rwecc**  
 bit: 3 Control mecc\_code write to d1m, simulate error injection

*rv\_csr\_t* (page 132) **d1m\_ecc\_chk\_en**  
 bit: 4 DLM check ECC codes enable

*rv\_csr\_t* (page 132) **\_reserved0**  
 bit: 5..9 Reserved

*rv\_csr\_t* (page 132) **d1m\_bpa**  
 bit: 10..XLEN-1 DLM base address

struct *CSR\_MDLCTL\_Type* (page 145)::[anonymous] **b**  
 Structure used for bit access.

*rv\_csr\_t* (page 132) **d**

Type used for csr data access.

union **CSR\_MCFGINFO\_Type**

*#include <core\_feature\_base.h>* Union type to access MCFG\_INFO CSR register.

### Public Members

*rv\_csr\_t* (page 132) **tee**

bit: 0 TEE present

*rv\_csr\_t* (page 132) **ecc**

bit: 1 ECC present

*rv\_csr\_t* (page 132) **clic**

bit: 2 CLIC present

*rv\_csr\_t* (page 132) **plic**

bit: 3 PLIC present

*rv\_csr\_t* (page 132) **fio**

bit: 4 FIO present

*rv\_csr\_t* (page 132) **ppi**

bit: 5 PPI present

*rv\_csr\_t* (page 132) **nice**

bit: 6 NICE present

*rv\_csr\_t* (page 132) **ilm**

bit: 7 ILM present

*rv\_csr\_t* (page 132) **dlim**

bit: 8 DLM present

*rv\_csr\_t* (page 132) **icache**

bit: 9 ICache present

*rv\_csr\_t* (page 132) **dcache**

bit: 10 DCache present

*rv\_csr\_t* (page 132) **smp**

bit: 11 SMP present



*rv\_csr\_t* (page 132) **dsp\_n1**  
bit: 12 DSP N1 present

*rv\_csr\_t* (page 132) **dsp\_n2**  
bit: 13 DSP N2 present

*rv\_csr\_t* (page 132) **dsp\_n3**  
bit: 14 DSP N3 present

*rv\_csr\_t* (page 132) **zc\_xlcz**  
bit: 15 Zc and xlcz extension present

*rv\_csr\_t* (page 132) **iregion**  
bit: 16 IREGION present

*rv\_csr\_t* (page 132) **vpu\_degree**  
bit: 17..18 Indicate the VPU degree of parallel

*rv\_csr\_t* (page 132) **sec\_mode**  
bit: 19 Smwg extension present

*rv\_csr\_t* (page 132) **etrace**  
bit: 20 Etrace present

*rv\_csr\_t* (page 132) **safety\_mecha**  
bit: 21..22 Indicate Core's safety mechanism

*rv\_csr\_t* (page 132) **vnice**  
bit: 23 VNICE present

*rv\_csr\_t* (page 132) **xlcz**  
bit: 24 XLCZ extension present

*rv\_csr\_t* (page 132) **zilsd**  
bit: 25 Zilsd/Zclsd extension present

*rv\_csr\_t* (page 132) **sstc**  
bit: 26 SSTC extension present

*rv\_csr\_t* (page 132) **\_reserved1**  
bit: 27..XLEN-1 Reserved

struct *CSR\_MCFGINFO\_Type* (page 146)::[anonymous] **b**  
Structure used for bit access.

*rv\_csr\_t* (page 132) **d**

Type used for csr data access.

union **CSR\_MICFGINFO\_Type**

*#include <core\_feature\_base.h>* Union type to access MICFG\_INFO CSR register.

### Public Members

*rv\_csr\_t* (page 132) **set**

bit: 0..3 I-Cache sets per way

*rv\_csr\_t* (page 132) **way**

bit: 4..6 I-Cache way

*rv\_csr\_t* (page 132) **lsize**

bit: 7..9 I-Cache line size

*rv\_csr\_t* (page 132) **ecc**

bit: 10 I-Cache ECC support

*rv\_csr\_t* (page 132) **\_reserved0**

bit: 11..15 Reserved

*rv\_csr\_t* (page 132) **lm\_size**

bit: 16..20 ILM size, need to be 2^n size

*rv\_csr\_t* (page 132) **lm\_xonly**

bit: 21 ILM Execute only permission or Reserved

*rv\_csr\_t* (page 132) **lm\_ecc**

bit: 22 ILM ECC support

*rv\_csr\_t* (page 132) **\_reserved1**

bit: 23..XLEN-1 Reserved

struct *CSR\_MICFGINFO\_Type* (page 148)::[anonymous] **b**

Structure used for bit access.

*rv\_csr\_t* (page 132) **d**

Type used for csr data access.

union **CSR\_MDCFGINFO\_Type**

*#include <core\_feature\_base.h>* Union type to access MDCFG\_INFO CSR register.

## Public Members

*rv\_csr\_t* (page 132) **set**

bit: 0..3 D-Cache sets per way

*rv\_csr\_t* (page 132) **way**

bit: 4..6 D-Cache way

*rv\_csr\_t* (page 132) **lsize**

bit: 7..9 D-Cache line size

*rv\_csr\_t* (page 132) **ecc**

bit: 10 D-Cache ECC support

*rv\_csr\_t* (page 132) **\_reserved0**

bit: 11..15 Reserved

*rv\_csr\_t* (page 132) **lm\_size**

bit: 16..20 DLM size, need to be  $2^n$  size

*rv\_csr\_t* (page 132) **lm\_ecc**

bit: 21 DLM ECC present

*rv\_csr\_t* (page 132) **\_reserved1**

bit: 22..XLEN-1 Reserved

struct *CSR\_MDCFGINFO\_Type* (page 148)::[anonymous] **b**

Structure used for bit access.

*rv\_csr\_t* (page 132) **d**

Type used for csr data access.

union **CSR\_MTLBCFGINFO\_Type**

*#include <core\_feature\_base.h>* Union type to access MTLBCFG\_INFO CSR register.

## Public Members

*rv\_csr\_t* (page 132) **set**

bit: 0..3 Main TLB entry per way

*rv\_csr\_t* (page 132) **way**

bit: 4..6 Main TLB ways

*rv\_csr\_t* (page 132) **lsize**

bit: 7..9 Main TLB line size or Reserved

*rv\_csr\_t* (page 132) **ecc**

bit: 10 Main TLB supports ECC or not

*rv\_csr\_t* (page 132) **napot**

bit: 11 TLB supports Svnapot or not

*rv\_csr\_t* (page 132) **\_reserved1**

bit: 12..15 Reserved 0

*rv\_csr\_t* (page 132) **i\_size**

bit: 16..18 ITLB size

*rv\_csr\_t* (page 132) **d\_size**

bit: 19..21 DTLB size

*rv\_csr\_t* (page 132) **\_reserved2**

bit: 22..XLEN-1 Reserved 0

struct *CSR\_MTLBCFGINFO\_Type* (page 149)::[anonymous] **b**

Structure used for bit access.

*rv\_csr\_t* (page 132) **d**

Type used for csr data access.

union **CSR\_MPPICFGINFO\_Type**

*#include <core\_feature\_base.h>* Union type to access MPPICFG\_INFO CSR register.

## Public Members

*rv\_csr\_t* (page 132) **\_reserved0**

bit: 0 Reserved 1

*rv\_csr\_t* (page 132) **ppi\_size**

bit: 1..5 PPI size, need to be  $2^n$  size

*rv\_csr\_t* (page 132) **\_reserved1**

bit: 6..8 Reserved 0

*rv\_csr\_t* (page 132) **ppi\_en**

bit: 9 PPI Enable.

Software can write this bit to control PPI

*rv\_csr\_t* (page 132) **ppi\_bpa**

bit: 10..XLEN-1 PPI base address

struct *CSR\_MPPICFGINFO\_Type* (page 150)::[anonymous] **b**

Structure used for bit access.

*rv\_csr\_t* (page 132) **d**

Type used for csr data access.

union **CSR\_MFIOCFGINFO\_Type**

*#include <core\_feature\_base.h>* Union type to access MFIOCFG\_INFO CSR register.

### Public Members

*rv\_csr\_t* (page 132) **\_reserved0**

bit: 0 Reserved

*rv\_csr\_t* (page 132) **fio\_size**

bit: 1..5 FIO size, need to be 2^n size

*rv\_csr\_t* (page 132) **\_reserved1**

bit: 6..9 Reserved

*rv\_csr\_t* (page 132) **fio\_bpa**

bit: 10..XLEN-1 FIO base address

struct *CSR\_MFIOCFGINFO\_Type* (page 151)::[anonymous] **b**

Structure used for bit access.

*rv\_csr\_t* (page 132) **d**

Type used for csr data access.

union **CSR\_MECCLOCK\_Type**

*#include <core\_feature\_base.h>* Union type to access MECC\_LOCK CSR register.

### Public Members

*rv\_csr\_t* (page 132) **ecc\_lock**

bit: 0 RW permission, ECC Lock configure

*rv\_csr\_t* (page 132) **\_reserved0**

bit: 1..XLEN-1 Reserved

struct *CSR\_MECCLOCK\_Type* (page 151)::[anonymous] **b**

Structure used for bit access.

*rv\_csr\_t* (page 132) **d**

Type used for csr data access.

union **CSR\_MECCCODE\_Type**

*#include <core\_feature\_base.h>* Union type to access MECC\_CODE CSR register.

### Public Members

*rv\_csr\_t* (page 132) **code**

bit: 0..8 Used to inject ECC check code

*rv\_csr\_t* (page 132) **\_reserved0**

bit: 9..15 Reserved 0

*rv\_csr\_t* (page 132) **ramid**

bit: 16..20 The ID of RAM that has 2bit ECC error, software can clear these bits

*rv\_csr\_t* (page 132) **\_reserved1**

bit: 21..23 Reserved 0

*rv\_csr\_t* (page 132) **sramid**

bit: 24..28 The ID of RAM that has 1bit ECC error, software can clear these bits

*rv\_csr\_t* (page 132) **\_reserved2**

bit: 29..XLEN-1 Reserved 0

struct *CSR\_MECCCODE\_Type* (page 152)::[anonymous] **b**

Structure used for bit access.

*rv\_csr\_t* (page 132) **d**

Type used for csr data access.

union **CSR\_MECC\_CTL\_Type**

*#include <core\_feature\_base.h>* Union type to access MECC\_CTL CSR register.

### Public Members

*rv\_csr\_t* (page 132) **ilm\_fch\_msk**

bit: 0 Write 1 to disable aggregate ILM fetch ECC fatal error to safety\_error output

*rv\_csr\_t* (page 132) **ilm\_acc\_msk**

bit: 1 Write 1 to disable aggregate ILM load/store access ECC fatal error to safety\_error output

*rv\_csr\_t* (page 132) **d1m\_acc\_msk**

bit: 2 Write 1 to disable aggregate DLM access ECC fatal error to safety\_error output

*rv\_csr\_t* (page 132) **ic\_fch\_msk**

bit: 3 Write 1 to disable aggregate ICache fetch ECC fatal error to safety\_error output

*rv\_csr\_t* (page 132) **dc\_acc\_msk**

bit: 4 Write 1 to disable aggregate DCache access ECC fatal error to safety\_error output

*rv\_csr\_t* (page 132) **ilm\_ext\_msk**

bit: 5 Write 1 to disable aggregate ILM external access ECC fatal error to safety\_error output

*rv\_csr\_t* (page 132) **d1m\_ext\_msk**

bit: 6 Write 1 to disable aggregate DLM external access ECC fatal error to safety\_error output

*rv\_csr\_t* (page 132) **ic\_ccm\_msk**

bit: 7 Write 1 to disable aggregate ICache CCM ECC fatal error to safety\_error output

*rv\_csr\_t* (page 132) **dc\_ccm\_msk**

bit: 8 Write 1 to disable aggregate DCache CCM ECC fatal error to safety\_error output

*rv\_csr\_t* (page 132) **dc\_cpbk\_msk**

bit: 9 Write 1 to disable aggregate DCache CPBK ECC fatal error to safety\_error output

*rv\_csr\_t* (page 132) **\_reserved0**

bit: 10..XLEN-1 Reserved 0

struct *CSR\_MECC\_CTL\_Type* (page 152)::[anonymous] **b**

Structure used for bit access.

*rv\_csr\_t* (page 132) **d**

Type used for csr data access.

union **CSR\_MECC\_STATUS\_Type**

*#include <core\_feature\_base.h>* Union type to access MECC\_STATUS CSR register.

## Public Members

*rv\_csr\_t* (page 132) **ilm\_fch\_err**

bit: 0 ILM fetch ECC fatal error has occurred

*rv\_csr\_t* (page 132) **ilm\_acc\_err**

bit: 1 ILM load/store access ECC fatal error has occurred

*rv\_csr\_t* (page 132) **d1m\_acc\_err**

bit: 2 DLM access ECC fatal error has occurred

*rv\_csr\_t* (page 132) **ic\_fch\_err**

bit: 3 ICache fetch ECC fatal error has occurred

*rv\_csr\_t* (page 132) **dc\_acc\_err**

bit: 4 DCache access ECC fatal error has occurred

*rv\_csr\_t* (page 132) **ilm\_ext\_err**

bit: 5 ILM external access ECC fatal error has occurred

*rv\_csr\_t* (page 132) **d1m\_ext\_err**

bit: 6 DLM external access ECC fatal error has occurred

*rv\_csr\_t* (page 132) **ic\_ccm\_err**

bit: 7 ICache CCM ECC fatal error has occurred

*rv\_csr\_t* (page 132) **dc\_ccm\_err**

bit: 8 DCache CCM ECC fatal error has occurred

*rv\_csr\_t* (page 132) **dc\_cpbk\_err**

bit: 9 DCache CPBK ECC fatal error has occurred

*rv\_csr\_t* (page 132) **\_reserved0**

bit: 10..XLEN-1 Reserved 0

struct *CSR\_MECC\_STATUS\_Type* (page 153)::[anonymous] **b**

Structure used for bit access.

*rv\_csr\_t* (page 132) **d**

Type used for csr data access.

union **CSR\_MIRGB\_INFO\_Type**

*#include <core\_feature\_base.h>* Union type to access MIRGB\_INFO CSR register.

## Public Members

*rv\_csr\_t* (page 132) **\_reserved0**

bit: 0 Reserved

*rv\_csr\_t* (page 132) **iregion\_size**

bit: 1..5 Indicates the size of IREGION and it should be power of 2



*rv\_csr\_t* (page 132) **\_reserved1**

bit: 6..9 Reserved

*rv\_csr\_t* (page 132) **iregion\_base**

bit: 10..PA\_SIZE IREGION Base Address

struct *CSR\_MIRGB\_INFO\_Type* (page 154)::[anonymous] **b**

Structure used for bit access.

*rv\_csr\_t* (page 132) **d**

Type used for csr data access.

union **CSR\_MSTACK\_CTL\_Type**

*#include <core\_feature\_base.h>* Union type to access MSTACK\_CTL CSR register.

## Public Members

*rv\_csr\_t* (page 132) **ovf\_track\_en**

bit: 0 Stack overflow check or track enable

*rv\_csr\_t* (page 132) **udf\_en**

bit: 1 Stack underflow check enable

*rv\_csr\_t* (page 132) **mode**

bit: 2 Mode of stack checking

*rv\_csr\_t* (page 132) **\_reserved0**

bit: 3..XLEN-1 Reserved

struct *CSR\_MSTACK\_CTL\_Type* (page 155)::[anonymous] **b**

Structure used for bit access.

*rv\_csr\_t* (page 132) **d**

Type used for csr data access.

union **CSR\_MTLB\_CTL\_Type**

*#include <core\_feature\_base.h>* Union type to access MTLB\_CTL CSR register.

## Public Members

*rv\_csr\_t* (page 132) **tlb\_ecc\_en**

bit: 0 MTLB ECC enable

*rv\_csr\_t* (page 132) **tlb\_ecc\_excp\_en**

bit: 1 MTLB double bit ECC exception enable control

*rv\_csr\_t* (page 132) **tlb\_tram\_ecc\_inj\_en**

bit: 2 Controls to inject the ECC Code in CSR mecc\_code to MTLB tag rams

*rv\_csr\_t* (page 132) **tlb\_dram\_ecc\_inj\_en**

bit: 3 Controls to inject the ECC Code in CSR mecc\_code to MTLB data rams

*rv\_csr\_t* (page 132) **\_reserved0**

bit: 4..5 Reserved

*rv\_csr\_t* (page 132) **tlb\_ecc\_chk\_en**

bit: 6 Controls to check the ECC when core access to MTLB

*rv\_csr\_t* (page 132) **napot\_en**

bit: 7 NAPOT page enable

*rv\_csr\_t* (page 132) **\_reserved1**

bit: 8..XLEN-1 Reserved

struct *CSR\_MTLB\_CTL\_Type* (page 155)::[anonymous] **b**

Structure used for bit access.

*rv\_csr\_t* (page 132) **d**

Type used for csr data access.

## ECLIC

### *group* Register Define and Type Definitions Of ECLIC

Type definitions and defines for eclic registers.

## Defines

**CLIC\_CLICCFG\_NLBIT\_Pos** 1U

CLIC CLICCFG: NLBIT Position.

**CLIC\_CLICCFG\_NLBIT\_Msk** (0xFUL << [CLIC\\_CLICCFG\\_NLBIT\\_Pos](#) (page 157))

CLIC CLICCFG: NLBIT Mask.

**CLIC\_CLICINFO\_CTLBIT\_Pos** 21U

CLIC INTINFO: CLICINTCTLBITS Position.

**CLIC\_CLICINFO\_CTLBIT\_Msk** (0xFUL << [CLIC\\_CLICINFO\\_CTLBIT\\_Pos](#) (page 157))

CLIC INTINFO: CLICINTCTLBITS Mask.

**CLIC\_CLICINFO\_VER\_Pos** 13U

CLIC CLICINFO: VERSION Position.

**CLIC\_CLICINFO\_VER\_Msk** (0xFFUL << [CLIC\\_CLICINFO\\_VER\\_Pos](#) (page 157))

CLIC CLICINFO: VERSION Mask.

**CLIC\_CLICINFO\_NUM\_Pos** 0U

CLIC CLICINFO: NUM Position.

**CLIC\_CLICINFO\_NUM\_Msk** (0x1FFFUL << [CLIC\\_CLICINFO\\_NUM\\_Pos](#) (page 157))

CLIC CLICINFO: NUM Mask.

**CLIC\_INTIP\_IP\_Pos** 0U

CLIC INTIP: IP Position.

**CLIC\_INTIP\_IP\_Msk** (0x1UL << [CLIC\\_INTIP\\_IP\\_Pos](#) (page 157))

CLIC INTIP: IP Mask.

**CLIC\_INTIE\_IE\_Pos** 0U

CLIC INTIE: IE Position.

**CLIC\_INTIE\_IE\_Msk** (0x1UL << [CLIC\\_INTIE\\_IE\\_Pos](#) (page 157))

CLIC INTIE: IE Mask.

**CLIC\_INTATTR\_MODE\_Pos** 6U

CLIC INTATTA: Mode Position.

**CLIC\_INTATTR\_MODE\_Msk** (0x3U << [CLIC\\_INTATTR\\_MODE\\_Pos](#) (page 157))

CLIC INTATTA: Mode Mask.

**CLIC\_INTATTR\_TRIG\_Pos** 1U

CLIC INTATTR: TRIG Position.

**CLIC\_INTATTR\_TRIG\_Msk** (0x3UL << *CLIC\_INTATTR\_TRIG\_Pos* (page 157))

CLIC INTATTR: TRIG Mask.

**CLIC\_INTATTR\_SHV\_Pos** 0U

CLIC INTATTR: SHV Position.

**CLIC\_INTATTR\_SHV\_Msk** (0x1UL << *CLIC\_INTATTR\_SHV\_Pos* (page 158))

CLIC INTATTR: SHV Mask.

**ECLIC\_MAX\_NLBITS** 8U

Max nlbit of the CLICINTCTLBITS.

**ECLIC\_MODE\_MTVEC\_Msk** 3U

ECLIC Mode mask for MTVT CSR Register.

**ECLIC\_NON\_VECTOR\_INTERRUPT** 0x0

Non-Vector Interrupt Mode of ECLIC.

**ECLIC\_VECTOR\_INTERRUPT** 0x1

Vector Interrupt Mode of ECLIC.

**ECLIC\_BASE** \_\_ECLIC\_BASEADDR

ECLIC Base Address.

**ECLIC** ((*CLIC\_Type* (page 160) \*) *ECLIC\_BASE* (page 158))

CLIC configuration struct.

## Enums

enum **ECLIC\_TRIGGER\_Type**

ECLIC Trigger Enum for different Trigger Type.

*Values:*

enumerator **ECLIC\_LEVEL\_TRIGGER**

Level Triggerred, trig[0] = 0.

enumerator **ECLIC\_POSTIVE\_EDGE\_TRIGGER**

Postive/Rising Edge Triggerred, trig[0] = 1, trig[1] = 0.

enumerator **ECLIC\_NEGTIVE\_EDGE\_TRIGGER**

Negtive/Falling Edge Triggerred, trig[0] = 1, trig[1] = 1.

enumerator **ECLIC\_MAX\_TRIGGER**

MAX Supported Trigger Mode.

union **CLICCFG\_Type**

*#include <core\_feature\_eclic.h>* Union type to access CLICCFG configure register.

### Public Members

**\_\_IM uint8\_t \_reserved0**

**\_\_IOM uint8\_t nlbits**

bit: 1..4 specified the bit-width of level and priority in the register clicintctl[i]

**\_\_IM uint8\_t nmbits**

bit: 5..6 ties to 1 if supervisor-level interrupt supported, or else it's reserved

**\_\_IM uint8\_t \_reserved1**

struct *CLICCFG\_Type* (page 158)::[anonymous] **b**

Structure used for bit access.

**uint8\_t w**

Type used for byte access.

union **CLICINFO\_Type**

*#include <core\_feature\_eclic.h>* Union type to access CLICINFO information register.

### Public Members

**\_\_IM uint32\_t numint**

bit: 0..12 number of maximum interrupt inputs supported

**\_\_IM uint32\_t version**

bit: 13..20 20:17 for architecture version,16:13 for implementation version

**\_\_IM uint32\_t intctlbits**

bit: 21..24 specifies how many hardware bits are actually implemented in the clicintctl registers

**\_\_IM uint32\_t \_reserved0**

bit: 25..31 Reserved

struct *CLICINFO\_Type* (page 159)::[anonymous] **b**

Structure used for bit access.

**\_\_IM uint32\_t w**

Type used for word access.

struct **CLIC\_CTRL\_Type**

*#include <core\_feature\_ecllic.h>* Access to the machine mode register structure of INTIP, INTIE, INTATTR, INTCTL.

struct **CLIC\_Type**

*#include <core\_feature\_ecllic.h>* Access to the structure of ECLIC Memory Map, which is compatible with TEE.

## PLIC

### group Register Define and Type Definitions Of PLIC

Type definitions and defines for plic registers.

#### Defines

**PLIC\_PRIORITY\_OFFSET** \_AC(0x0000,UL)

PLIC Priority register offset.

**PLIC\_PRIORITY\_SHIFT\_PER\_SOURCE** 2

PLIC Priority register offset shift per source.

**PLIC\_PENDING\_OFFSET** \_AC(0x1000,UL)

PLIC Pending register offset.

**PLIC\_PENDING\_SHIFT\_PER\_SOURCE** 0

PLIC Pending register offset shift per source.

**PLIC\_ENABLE\_OFFSET** \_AC(0x2000,UL)

PLIC Enable register offset.

**PLIC\_ENABLE\_SHIFT\_PER\_CONTEXT** 7

PLIC Enable register offset shift per context.

**PLIC\_THRESHOLD\_OFFSET** \_AC(0x200000,UL)

PLIC Threshold register offset.

**PLIC\_CLAIM\_OFFSET** \_AC(0x200004,UL)

PLIC Claim register offset.

**PLIC\_THRESHOLD\_SHIFT\_PER\_CONTEXT** 12

PLIC Threshold register offset shift per context.

**PLIC\_CLAIM\_SHIFT\_PER\_CONTEXT** 12

PLIC Claim register offset shift per context.

**PLIC\_BASE** \_\_PLIC\_BASEADDR

PLIC Base Address.

**PLIC\_GetHartID()** (*\_\_get\_hart\_index* (page 83)())

*PLIC\_GetHartID()* (page 161) is used to get plic hartid which might not be the same as cpu hart id, for example, cpu hartid may be 1, but plic hartid may be 0, then plic hartid offset is 1.

If defined \_\_PLIC\_HARTID, it will use \_\_PLIC\_HARTID as plic hartid, otherwise, it will use *\_\_get\_hart\_index()* (page 83). The cpu hartid is get by using *\_\_get\_hart\_id* function

**PLIC\_GetHartID\_S()** (*\_\_get\_hart\_index\_s* (page 84)())

**PLIC\_GetHartMContextID()** (*PLIC\_GetHartID* (page 161)() << 1)

**PLIC\_GetHartSContextID()** ((*PLIC\_GetHartID\_S* (page 161)() << 1) + 1)

**PLIC\_PRIORITY\_REGADDR**(source) ((*PLIC\_BASE* (page 161)) + (*PLIC\_PRIORITY\_OFFSET* (page 160)) + ((source) << *PLIC\_PRIORITY\_SHIFT\_PER\_SOURCE* (page 160)))

**PLIC\_PENDING\_REGADDR**(source) ((*PLIC\_BASE* (page 161)) + (*PLIC\_PENDING\_OFFSET* (page 160)) + (((source) >> 5) \* 4))

**PLIC\_ENABLE\_REGADDR**(ctxid, source) ((*PLIC\_BASE* (page 161)) + (*PLIC\_ENABLE\_OFFSET* (page 160)) + ((ctxid) << *PLIC\_ENABLE\_SHIFT\_PER\_CONTEXT* (page 160)) + ((source) >> 5) \* 4)

**PLIC\_THRESHOLD\_REGADDR**(ctxid) ((*PLIC\_BASE* (page 161)) + (*PLIC\_THRESHOLD\_OFFSET* (page 160)) + ((ctxid) << *PLIC\_THRESHOLD\_SHIFT\_PER\_CONTEXT* (page 160)))

**PLIC\_CLAIM\_REGADDR**(ctxid) ((*PLIC\_BASE* (page 161)) + (*PLIC\_CLAIM\_OFFSET* (page 160)) + ((ctxid) << *PLIC\_CLAIM\_SHIFT\_PER\_CONTEXT* (page 160)))

**PLIC\_COMPLETE\_REGADDR**(ctxid) (*PLIC\_CLAIM\_REGADDR* (page 161)(ctxid))

## SysTimer

### group Register Define and Type Definitions Of System Timer

Type definitions and defines for system timer registers.

#### Defines

**SysTimer\_MTIMECTL\_TIMESTOP\_Pos** 0U

SysTick Timer MTIMECTL: TIMESTOP bit Position.

**SysTimer\_MTIMECTL\_TIMESTOP\_Msk** (1UL << *SysTimer\_MTIMECTL\_TIMESTOP\_Pos* (page 161))

SysTick Timer MTIMECTL: TIMESTOP Mask.

**SysTimer\_MTIMECTL\_CMPCLREN\_Pos** 1U

SysTick Timer MTIMECTL: CMPCLREN bit Position.

**SysTimer\_MTIMECTL\_CMPCLREN\_Msk** (1UL << *SysTimer\_MTIMECTL\_CMPCLREN\_Pos* (page 161))

SysTick Timer MTIMECTL: CMPCLREN Mask.

**SysTimer\_MTIMECTL\_CLKSRC\_Pos** 2U

SysTick Timer MTIMECTL: CLKSRC bit Position.

**SysTimer\_MTIMECTL\_CLKSRC\_Msk** (1UL << *SysTimer\_MTIMECTL\_CLKSRC\_Pos* (page 162))

SysTick Timer MTIMECTL: CLKSRC Mask.

**SysTimer\_MTIMECTL\_HDBG\_Pos** 4U

SysTick Timer MTIMECTL: HDBG bit Position.

**SysTimer\_MTIMECTL\_HDBG\_Msk** (1UL << *SysTimer\_MTIMECTL\_HDBG\_Pos* (page 162))

SysTick Timer MTIMECTL: HDBG Mask.

**SysTimer\_MSIP\_MSIP\_Pos** 0U

SysTick Timer MSIP: MSIP bit Position.

**SysTimer\_MSIP\_MSIP\_Msk** (1UL << *SysTimer\_MSIP\_MSIP\_Pos* (page 162))

SysTick Timer MSIP: MSIP Mask.

**SysTimer\_SSIP\_SSIP\_Pos** 0U

SysTick Timer SSIP: SSIP bit Position.

**SysTimer\_SSIP\_SSIP\_Msk** (1UL << *SysTimer\_SSIP\_SSIP\_Pos* (page 162))

SysTick Timer SSIP: SSIP Mask.

**SysTimer\_MTIMER\_Msk** (0xFFFFFFFFFFFFFFFFFULL)

SysTick Timer MTIMER value Mask.

**SysTimer\_MTIMERCMP\_Msk** (0xFFFFFFFFFFFFFFFFFULL)

SysTick Timer MTIMERCMP value Mask.

**SysTimer\_MTIMECTL\_Msk** (0xFFFFFFFFFUL)

SysTick Timer MTIMECTL/MSTOP value Mask.

**SysTimer\_MSIP\_Msk** (0xFFFFFFFFFUL)

SysTick Timer MSIP value Mask.

**SysTimer\_MSFRST\_Msk** (0xFFFFFFFFFUL)

SysTick Timer MSFRST value Mask.

**SysTimer\_MSFRST\_KEY** (0x80000A5FUL)

SysTick Timer Software Reset Request Key.



**SysTimer\_CLINT\_MSIP\_OFS** (0x1000UL)

Machine Mode Software interrupt register offset of clint mode in SysTick Timer.

**SysTimer\_CLINT\_MTIMECMP\_OFS** (0x5000UL)

MTIMECMP register offset of clint mode in SysTick Timer.

**SysTimer\_CLINT\_MTIME\_OFS** (0xCFF8UL)

MTIME register offset of clint mode in SysTick Timer.

**SysTimer\_CLINT\_SSIP\_OFS** (0xD000UL)

Supervisor Mode Software interrupt register offset of clint mode in SysTick Timer.

**SysTimer\_BASE \_\_SYSTIMER\_BASEADDR**

SysTick Base Address.

**SysTimer** ((*SysTimer\_Type* (page 163) \*) *SysTimer\_BASE* (page 163))

SysTick configuration struct.

**SysTimer\_CLINT\_MSIP\_BASE**(hartid) (unsigned long)((*SysTimer\_BASE* (page 163)) +  
(*SysTimer\_CLINT\_MSIP\_OFS* (page 163)) + ((hartid) << 2))

**SysTimer\_CLINT\_MTIMECMP\_BASE**(hartid) (unsigned long)((*SysTimer\_BASE* (page 163)) +  
(*SysTimer\_CLINT\_MTIMECMP\_OFS* (page 163)) + ((hartid) << 3))

**SysTimer\_CLINT\_MTIME\_BASE** (unsigned long)((*SysTimer\_BASE* (page 163)) +  
(*SysTimer\_CLINT\_MTIME\_OFS* (page 163)))

**SysTimer\_CLINT\_SSIP\_BASE**(hartid) (unsigned long)((*SysTimer\_BASE* (page 163)) +  
(*SysTimer\_CLINT\_SSIP\_OFS* (page 163)) + ((hartid) << 2))

struct **SysTimer\_Type**

*#include <core\_feature\_timer.h>* Structure type to access the System Timer (SysTimer).

Structure definition to access the system timer(SysTimer).

#### Remark

- MSFTRST register is introduced in Nuclei N Core version 1.3(*\_\_NUCLEI\_N\_REV* (page 71) >= 0x0103)
- MSTOP register is renamed to MTIMECTL register in Nuclei N Core version 1.4(*\_\_NUCLEI\_N\_REV* (page 71) >= 0x0104)
- CMPCLREN and CLKSRC bit in MTIMECTL register is introduced in Nuclei N Core version 1.4(*\_\_NUCLEI\_N\_REV* (page 71) >= 0x0104)

## 2.5.6 CPU Intrinsic Functions

enum **WFI\_SleepMode\_Type**

*Values:*

enumerator **WFI\_SHALLOW\_SLEEP**

enumerator **WFI\_DEEP\_SLEEP**

**\_\_STATIC\_FORCEINLINE void \_\_NOP (void)**

**\_\_STATIC\_FORCEINLINE void \_\_WFI (void)**

**\_\_STATIC\_FORCEINLINE void \_\_WFE (void)**

**\_\_STATIC\_FORCEINLINE void \_\_EBREAK (void)**

**\_\_STATIC\_FORCEINLINE void \_\_ECALL (void)**

**\_\_STATIC\_FORCEINLINE void \_\_set\_wfi\_sleepmode (WFI\_SleepMode\_Type mode)**

**\_\_STATIC\_FORCEINLINE void \_\_TXEVT (void)**

**\_\_STATIC\_FORCEINLINE void \_\_enable\_mcycle\_counter (void)**

**\_\_STATIC\_FORCEINLINE void \_\_disable\_mcycle\_counter (void)**

**\_\_STATIC\_FORCEINLINE void \_\_enable\_minstret\_counter (void)**

**\_\_STATIC\_FORCEINLINE void \_\_disable\_minstret\_counter (void)**

**\_\_STATIC\_FORCEINLINE void \_\_enable\_mhpm\_counter (unsigned long idx)**

**\_\_STATIC\_FORCEINLINE void \_\_disable\_mhpm\_counter (unsigned long idx)**

**\_\_STATIC\_FORCEINLINE void \_\_enable\_mhpm\_counters (unsigned long mask)**

**\_\_STATIC\_FORCEINLINE void \_\_disable\_mhpm\_counters (unsigned long mask)**

**\_\_STATIC\_FORCEINLINE void \_\_enable\_all\_counter (void)**

**\_\_STATIC\_FORCEINLINE void \_\_disable\_all\_counter (void)**

---

```
__STATIC_FORCEINLINE void __set_hpm_event (unsigned long idx, unsigned long event)

__STATIC_FORCEINLINE unsigned long __get_hpm_event (unsigned long idx)

__STATIC_FORCEINLINE void __set_hpm_counter (unsigned long idx, uint64_t value)

__STATIC_FORCEINLINE uint64_t __get_hpm_counter (unsigned long idx)

__STATIC_FORCEINLINE unsigned long __read_hpm_counter (unsigned long idx)

__STATIC_FORCEINLINE void __set_medeleg (unsigned long mask)

__STATIC_FORCEINLINE void __set_mideleg (unsigned long mask)

__STATIC_FORCEINLINE void __FENCE_I (void)

__STATIC_FORCEINLINE uint8_t __LB (volatile void *addr)

__STATIC_FORCEINLINE uint16_t __LH (volatile void *addr)

__STATIC_FORCEINLINE uint32_t __LW (volatile void *addr)

__STATIC_FORCEINLINE void __SB (volatile void *addr, uint8_t val)

__STATIC_FORCEINLINE void __SH (volatile void *addr, uint16_t val)

__STATIC_FORCEINLINE void __SW (volatile void *addr, uint32_t val)

__STATIC_FORCEINLINE uint32_t __CAS_W (volatile uint32_t *addr, uint32_t oldval,
uint32_t newval)

__STATIC_FORCEINLINE uint32_t __AMOSWAP_W (volatile uint32_t *addr, uint32_t newval)

__STATIC_FORCEINLINE int32_t __AMOADD_W (volatile int32_t *addr, int32_t value)

__STATIC_FORCEINLINE int32_t __AMOAND_W (volatile int32_t *addr, int32_t value)

__STATIC_FORCEINLINE int32_t __AMOOR_W (volatile int32_t *addr, int32_t value)

__STATIC_FORCEINLINE int32_t __AMOXOR_W (volatile int32_t *addr, int32_t value)

__STATIC_FORCEINLINE uint32_t __AMOMAXU_W (volatile uint32_t *addr, uint32_t value)
```

```
__STATIC_FORCEINLINE int32_t __AMOMAX_W (volatile int32_t *addr, int32_t value)

__STATIC_FORCEINLINE uint32_t __AMOMINU_W (volatile uint32_t *addr, uint32_t value)

__STATIC_FORCEINLINE int32_t __AMOMIN_W (volatile int32_t *addr, int32_t value)

__FENCE(p, s) __ASM (page 73) volatile ("fence " #p ", " #s : : "memory")

__RWMB() __FENCE(iorw,iorw)

__RMB() __FENCE(ir,ir)

__WMB() __FENCE(ow,ow)

__SMP_RWMB() __FENCE(rw,rw)

__SMP_RMB() __FENCE(r,r)

__SMP_WMB() __FENCE(w,w)

__CPU_RELAX() __ASM (page 73) volatile ("": : : "memory")
```

#### *group* **Intrinsic Functions for CPU Instructions**

Functions that generate RISC-V CPU instructions.

The following functions generate specified RISC-V instructions that cannot be directly accessed by compiler.

#### **Defines**

**\_\_FENCE**(p, s) **\_\_ASM** (page 73) volatile ("fence " #p ", " #s : : "memory")

Execute fence instruction, p -> pred, s -> succ.

the FENCE instruction ensures that all memory accesses from instructions preceding the fence in program order (the predecessor set) appear earlier in the global memory order than memory accesses from instructions appearing after the fence in program order (the successor set). For details, please refer to The RISC-V Instruction Set Manual

##### **Parameters**

- **p** – predecessor set, such as iorw, rw, r, w
- **s** – successor set, such as iorw, rw, r, w

**\_\_RWMB**() **\_\_FENCE**(iorw,iorw)

Read & Write Memory barrier.

**\_\_RMB**() **\_\_FENCE**(ir,ir)

Read Memory barrier.

**\_\_WMB**() **\_\_FENCE**(ow,ow)

Write Memory barrier.

**\_\_SMP\_RWMB**() **\_\_FENCE**(rw,rw)

SMP Read & Write Memory barrier.

**\_\_SMP\_RMB()** **\_\_FENCE(r,r)**  
SMP Read Memory barrier.

**\_\_SMP\_WMB()** **\_\_FENCE(w,w)**  
SMP Write Memory barrier.

**\_\_CPU\_RELAX()** **\_\_ASM** (page 73) volatile ("" : : : "memory")  
CPU relax for busy loop.

## Enums

enum **WFI\_SleepMode\_Type**

WFI Sleep Mode enumeration.

*Values:*

enumerator **WFI\_SHALLOW\_SLEEP**

Shallow sleep mode, the core\_clk will poweroff.

enumerator **WFI\_DEEP\_SLEEP**

Deep sleep mode, the core\_clk and core\_ano\_clk will poweroff.

## Functions

**\_\_STATIC\_FORCEINLINE void \_\_NOP (void)**

NOP Instruction.

No Operation does nothing. This instruction can be used for code alignment purposes.

**\_\_STATIC\_FORCEINLINE void \_\_WFI (void)**

Wait For Interrupt.

Wait For Interrupt is executed using CSR\_WFE.WFE=0 and WFI instruction. It will suspends execution until interrupt, NMI or Debug happened. When Core is waked up by interrupt, if

- a. mstatus.MIE == 1(interrupt enabled), Core will enter ISR code
- b. mstatus.MIE == 0(interrupt disabled), Core will resume previous execution

**\_\_STATIC\_FORCEINLINE void \_\_WFE (void)**

Wait For Event.

Wait For Event is executed using CSR\_WFE.WFE=1 and WFI instruction. It will suspends execution until event, NMI or Debug happened. When Core is waked up, Core will resume previous execution

**\_\_STATIC\_FORCEINLINE void \_\_EBREAK (void)**

Breakpoint Instruction.

Causes the processor to enter Debug state. Debug tools can use this to investigate system state when the instruction at a particular address is reached.

**\_\_STATIC\_FORCEINLINE void \_\_ECALL (void)**

Environment Call Instruction.

The ECALL instruction is used to make a service request to the execution environment.

**\_\_STATIC\_FORCEINLINE void \_\_set\_wfi\_sleepmode (WFI\_SleepMode\_Type mode)**

Set Sleep mode of WFI.

Set the SLEEPVALUE CSR register to control the WFI Sleep mode.

**Parameters**

**mode** – [in] The sleep mode to be set

**\_\_STATIC\_FORCEINLINE void \_\_TXEVT (void)**

Send TX Event.

Set the CSR TXEVT to control send a TX Event. The Core will output signal tx\_evt as output event signal.

**\_\_STATIC\_FORCEINLINE void \_\_enable\_mcycle\_counter (void)**

Enable MCYCLE counter.

Clear the CY bit of MCOUNTINHIBIT to 0 to enable MCYCLE Counter

**\_\_STATIC\_FORCEINLINE void \_\_disable\_mcycle\_counter (void)**

Disable MCYCLE counter.

Set the CY bit of MCOUNTINHIBIT to 1 to disable MCYCLE Counter

**\_\_STATIC\_FORCEINLINE void \_\_enable\_minstret\_counter (void)**

Enable MINSTRET counter.

Clear the IR bit of MCOUNTINHIBIT to 0 to enable MINSTRET Counter

**\_\_STATIC\_FORCEINLINE void \_\_disable\_minstret\_counter (void)**

Disable MINSTRET counter.

Set the IR bit of MCOUNTINHIBIT to 1 to disable MINSTRET Counter

**\_\_STATIC\_FORCEINLINE void \_\_enable\_mhpm\_counter (unsigned long idx)**

Enable selected hardware performance monitor counter.

enable selected hardware performance monitor counter mhpmcounterx.

**Parameters**

**idx** – [in] the index of the hardware performance monitor counter

**\_\_STATIC\_FORCEINLINE void \_\_disable\_mhpm\_counter (unsigned long idx)**

Disable selected hardware performance monitor counter.

Disable selected hardware performance monitor counter mhpmcounterx.

**Parameters**

**idx** – [in] the index of the hardware performance monitor counter

**\_\_STATIC\_FORCEINLINE void \_\_enable\_mhpm\_counters (unsigned long mask)**

Enable hardware performance counters with mask.

enable mhpmcounterx with mask, only the masked ones will be enabled. mhpmcounter3-mhpmcount31 are for high performance monitor counters.

**Parameters**

**mask** – [in] mask of selected hardware performance monitor counters

**\_\_STATIC\_FORCEINLINE void \_\_disable\_mhpm\_counters (unsigned long mask)**

Disable hardware performance counters with mask.

Disable mhpmcounterx with mask, only the masked ones will be disabled. mhpmcounter3-mhpmcount31 are for high performance monitor counters.

**Parameters**

**mask** – [in] mask of selected hardware performance monitor counters

**\_\_STATIC\_FORCEINLINE void \_\_enable\_all\_counter (void)**

Enable all MCYCLE & MINSTRET & MHPMCOUNTER counter.

Clear all to zero to enable all counters, such as cycle, instret, high performance monitor counters

**\_\_STATIC\_FORCEINLINE void \_\_disable\_all\_counter (void)**

Disable all MCYCLE & MINSTRET & MHPMCOUNTER counter.

Set all to one to disable all counters, such as cycle, instret, high performance monitor counters

**\_\_STATIC\_FORCEINLINE void \_\_set\_hpm\_event (unsigned long idx, unsigned long event)**

Set event for selected high performance monitor event.

Set event for high performance monitor event register

**Parameters**

- **idx** – [in] HPMEVENTx CSR index(3-31)
- **event** – [in] HPMEVENTx Register value to set

**\_\_STATIC\_FORCEINLINE unsigned long \_\_get\_hpm\_event (unsigned long idx)**

Get event for selected high performance monitor event.

Get high performance monitor event register value

**Parameters**

- **idx** – [in] HPMEVENTx CSR index(3-31)
- **event** – [in] HPMEVENTx Register value to set

**Returns**

HPMEVENTx Register value

**\_\_STATIC\_FORCEINLINE void \_\_set\_hpm\_counter (unsigned long idx, uint64\_t value)**

Set value for selected high performance monitor counter.

Set value for high performance monitor counter register

**Parameters**

- **idx** – [in] HPMCOUNTERx CSR index(3-31)
- **value** – [in] HPMCOUNTERx Register value to set

**\_\_STATIC\_FORCEINLINE uint64\_t \_\_get\_hpm\_counter (unsigned long idx)**

Get value of selected high performance monitor counter.

Get high performance monitor counter register value

**Parameters****idx** – [in] HPMCOUNTERx CSR index(3-31)**Returns**

HPMCOUNTERx Register value

**\_\_STATIC\_FORCEINLINE unsigned long \_\_read\_hpm\_counter (unsigned long idx)**

Get value of selected high performance monitor counter.

Get high performance monitor counter register value without high 32 bits when XLEN=32

**Parameters****idx** – [in] HPMCOUNTERx CSR index(3-31)**Returns**

HPMCOUNTERx Register value

**\_\_STATIC\_FORCEINLINE void \_\_set\_medeleg (unsigned long mask)**

Set exceptions delegation to S mode.

Set certain exceptions of supervisor mode or user mode delegated from machine mode to supervisor mode.

**Remark**

Exception should trigger in supervisor mode or user mode.

**\_\_STATIC\_FORCEINLINE void \_\_set\_mideleg (unsigned long mask)**

Set interrupt delegation to S mode.

Set certain interrupt of supervisor mode or user mode delegated from machine mode to supervisor mode.



**Remark**

interrupt should trigger in supervisor mode or user mode.

**\_\_STATIC\_FORCEINLINE void \_\_FENCE\_I (void)**

Fence.i Instruction.

The FENCE.I instruction is used to synchronize the instruction and data streams.

**\_\_STATIC\_FORCEINLINE uint8\_t \_\_LB (volatile void \*addr)**

Load 8bit value from address (8 bit)

Load 8 bit value.

**Parameters**

**addr** – [in] Address pointer to data

**Returns**

value of type uint8\_t at (\*addr)

**\_\_STATIC\_FORCEINLINE uint16\_t \_\_LH (volatile void \*addr)**

Load 16bit value from address (16 bit)

Load 16 bit value.

**Parameters**

**addr** – [in] Address pointer to data

**Returns**

value of type uint16\_t at (\*addr)

**\_\_STATIC\_FORCEINLINE uint32\_t \_\_LW (volatile void \*addr)**

Load 32bit value from address (32 bit)

Load 32 bit value.

**Parameters**

**addr** – [in] Address pointer to data

**Returns**

value of type uint32\_t at (\*addr)

**\_\_STATIC\_FORCEINLINE void \_\_SB (volatile void \*addr, uint8\_t val)**

Write 8bit value to address (8 bit)

Write 8 bit value.

**Parameters**

- **addr** – [in] Address pointer to data
- **val** – [in] Value to set

**\_\_STATIC\_FORCEINLINE void \_\_SH (volatile void \*addr, uint16\_t val)**

Write 16bit value to address (16 bit)

Write 16 bit value.

**Parameters**

- **addr** – [in] Address pointer to data
- **val** – [in] Value to set

**\_\_STATIC\_FORCEINLINE void \_\_SW (volatile void \*addr, uint32\_t val)**

Write 32bit value to address (32 bit)

Write 32 bit value.

**Parameters**

- **addr** – [in] Address pointer to data
- **val** – [in] Value to set

**\_\_STATIC\_FORCEINLINE uint32\_t \_\_CAS\_W (volatile uint32\_t \*addr, uint32\_t oldval, uint32\_t newval)**

Compare and Swap 32bit value using LR and SC.

Compare old value with memory, if identical, store new value in memory. Return the initial value in memory. Success is indicated by comparing return value with OLD. memory address, return 0 if successful, otherwise return !0

**Parameters**

- **addr** – [in] Address pointer to data, address need to be 4byte aligned
- **oldval** – [in] Old value of the data in address
- **newval** – [in] New value to be stored into the address

**Returns**

return the initial value in memory

**\_\_STATIC\_FORCEINLINE uint32\_t \_\_AMOSWAP\_W (volatile uint32\_t \*addr, uint32\_t newval)**

Atomic Swap 32bit value into memory.

Atomically swap new 32bit value into memory using amoswap.d.

**Parameters**

- **addr** – [in] Address pointer to data, address need to be 4byte aligned
- **newval** – [in] New value to be stored into the address

**Returns**

return the original value in memory

**\_\_STATIC\_FORCEINLINE int32\_t \_\_AMOADD\_W (volatile int32\_t \*addr, int32\_t value)**

Atomic Add with 32bit value.

Atomically ADD 32bit value with value in memory using amoadd.d.

**Parameters**

- **addr** – [in] Address pointer to data, address need to be 4byte aligned
- **value** – [in] value to be ADDED

**Returns**

return memory value + add value

**\_\_STATIC\_FORCEINLINE int32\_t \_\_AMOAND\_W (volatile int32\_t \*addr, int32\_t value)**

Atomic And with 32bit value.

Atomically AND 32bit value with value in memory using amoand.d.

**Parameters**

- **addr** – [in] Address pointer to data, address need to be 4byte aligned
- **value** – [in] value to be ANDed

**Returns**

return memory value & and value

**\_\_STATIC\_FORCEINLINE int32\_t \_\_AMOOR\_W (volatile int32\_t \*addr, int32\_t value)**

Atomic OR with 32bit value.

Atomically OR 32bit value with value in memory using amoor.d.

**Parameters**

- **addr** – [in] Address pointer to data, address need to be 4byte aligned
- **value** – [in] value to be ORed

**Returns**

return memory value | and value

**\_\_STATIC\_FORCEINLINE int32\_t \_\_AMOXOR\_W (volatile int32\_t \*addr, int32\_t value)**

Atomic XOR with 32bit value.

Atomically XOR 32bit value with value in memory using amoxor.d.

**Parameters**

- **addr** – [in] Address pointer to data, address need to be 4byte aligned
- **value** – [in] value to be XORed

**Returns**

return memory value ^ and value

**\_\_STATIC\_FORCEINLINE uint32\_t \_\_AMOMAXU\_W (volatile uint32\_t \*addr, uint32\_t value)**

Atomic unsigned MAX with 32bit value.

Atomically unsigned max compare 32bit value with value in memory using amomaxu.d.

**Parameters**

- **addr** – [in] Address pointer to data, address need to be 4byte aligned
- **value** – [in] value to be compared

**Returns**

return the bigger value

**\_\_STATIC\_FORCEINLINE int32\_t \_\_AMOMAX\_W (volatile int32\_t \*addr, int32\_t value)**

Atomic signed MAX with 32bit value.

Atomically signed max compare 32bit value with value in memory using amomax.d.

**Parameters**

- **addr** – [in] Address pointer to data, address need to be 4byte aligned
- **value** – [in] value to be compared

**Returns**

the bigger value

```
__STATIC_FORCEINLINE uint32_t __AMOMINU_W (volatile uint32_t *addr, uint32_t value)
```

Atomic unsigned MIN with 32bit value.

Atomically unsigned min compare 32bit value with value in memory using amominu.d.

**Parameters**

- **addr** – [in] Address pointer to data, address need to be 4byte aligned
- **value** – [in] value to be compared

**Returns**

the smaller value

```
__STATIC_FORCEINLINE int32_t __AMOMIN_W (volatile int32_t *addr, int32_t value)
```

Atomic signed MIN with 32bit value.

Atomically signed min compare 32bit value with value in memory using amomin.d.

**Parameters**

- **addr** – [in] Address pointer to data, address need to be 4byte aligned
- **value** – [in] value to be compared

**Returns**

the smaller value

## 2.5.7 Intrinsic Functions for SIMD Instructions

### SIMD Data Processing Instructions

#### SIMD 16-bit Add/Subtract Instructions

```
__STATIC_FORCEINLINE unsigned long __RV_ADD16 (unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE unsigned long __RV_CRAS16 (unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE unsigned long __RV_CRSA16 (unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE unsigned long __RV_KADD16 (unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE unsigned long __RV_KCRAS16 (unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE unsigned long __RV_KCRSA16 (unsigned long a, unsigned long b)
```

---

\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KSTAS16 (unsigned long a, unsigned long b)

\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KSTSA16 (unsigned long a, unsigned long b)

\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KSUB16 (unsigned long a, unsigned long b)

\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_RADD16 (unsigned long a, unsigned long b)

\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_RCRAS16 (unsigned long a, unsigned long b)

\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_RCRSA16 (unsigned long a, unsigned long b)

\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_RSTAS16 (unsigned long a, unsigned long b)

\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_RSTSA16 (unsigned long a, unsigned long b)

\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_RSUB16 (unsigned long a, unsigned long b)

\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_STAS16 (unsigned long a, unsigned long b)

\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_STSA16 (unsigned long a, unsigned long b)

\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SUB16 (unsigned long a, unsigned long b)

\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UKADD16 (unsigned long a, unsigned long b)

\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UKCRAS16 (unsigned long a, unsigned long b)

\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UKCRSA16 (unsigned long a, unsigned long b)

\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UKSTAS16 (unsigned long a, unsigned long b)

\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UKSTSA16 (unsigned long a, unsigned long b)

\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UKSUB16 (unsigned long a, unsigned long b)

\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_URADD16 (unsigned long a, unsigned long b)

\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_URCRAS16 (unsigned long a, unsigned long b)

\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_URCRSA16 (unsigned long a, unsigned long b)

```
__STATIC_FORCEINLINE unsigned long __RV_URSTAS16 (unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE unsigned long __RV_URSTSA16 (unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE unsigned long __RV_URSUB16 (unsigned long a, unsigned long b)
```

#### *group* SIMD 16-bit Add/Subtract Instructions

SIMD 16-bit Add/Subtract Instructions.

Based on the combination of the types of the two 16-bit arithmetic operations, the SIMD 16-bit add/subtract instructions can be classified into 6 main categories: Addition (two 16-bit addition), Subtraction (two 16-bit subtraction), Crossed Add & Sub (one addition and one subtraction), and Crossed Sub & Add (one subtraction and one addition), Straight Add & Sub (one addition and one subtraction), and Straight Sub & Add (one subtraction and one addition). Based on the way of how an overflow condition is handled, the SIMD 16-bit add/subtract instructions can be classified into 5 groups: Wrap-around (dropping overflow), Signed Halving (keeping overflow by dropping 1 LSB bit), Unsigned Halving, Signed Saturation (clipping overflow), and Unsigned Saturation. Together, there are 30 SIMD 16-bit add/subtract instructions.

### Functions

```
__STATIC_FORCEINLINE unsigned long __RV_ADD16 (unsigned long a, unsigned long b)
```

ADD16 (SIMD 16-bit Addition)

**Type:** SIMD

**Syntax:**

```
ADD16 Rd, Rs1, Rs2
```

**Purpose :**

Do 16-bit integer element additions simultaneously.

**Description :**

This instruction adds the 16-bit integer elements in Rs1 with the 16-bit integer elements in Rs2, and then writes the 16-bit element results to Rd.

**Note :**

This instruction can be used for either signed or unsigned addition.

**Operations:**

```
Rd.H[x] = Rs1.H[x] + Rs2.H[x];  
for RV32: x=1...0,  
for RV64: x=3...0
```

#### Parameters

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

#### Returns

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_CRAS16 (unsigned long a, unsigned long b)**

CRAS16 (SIMD 16-bit Cross Addition & Subtraction)

**Type:** SIMD

**Syntax:**

CRAS16 Rd, Rs1, Rs2

**Purpose :**

Do 16-bit integer element addition and 16-bit integer element subtraction in a 32-bit chunk simultaneously. Operands are from crossed positions in 32-bit chunks.

**Description :**

This instruction adds the 16-bit integer element in [31:16] of 32-bit chunks in Rs1 with the 16-bit integer element in [15:0] of 32-bit chunks in Rs2, and writes the result to [31:16] of 32-bit chunks in Rd; at the same time, it subtracts the 16-bit integer element in [31:16] of 32-bit chunks in Rs2 from the 16-bit integer element in [15:0] of 32-bit chunks, and writes the result to [15:0] of 32-bit chunks in Rd.

**Note :**

This instruction can be used for either signed or unsigned operations.

**Operations:**

```
Rd.W[x][31:16] = Rs1.W[x][31:16] + Rs2.W[x][15:0];
Rd.W[x][15:0] = Rs1.W[x][15:0] - Rs2.W[x][31:16];
for RV32, x=0
for RV64, x=1...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_CRSA16 (unsigned long a, unsigned long b)**

CRSA16 (SIMD 16-bit Cross Subtraction & Addition)

**Type:** SIMD

**Syntax:**

CRSA16 Rd, Rs1, Rs2

**Purpose :**

Do 16-bit integer element subtraction and 16-bit integer element addition in a 32-bit chunk simultaneously. Operands are from crossed positions in 32-bit chunks.

**Description :**

This instruction subtracts the 16-bit integer element in [15:0] of 32-bit chunks in Rs2 from the 16-bit integer element in [31:16] of 32-bit chunks in Rs1, and writes the result to [31:16] of 32-bit chunks in Rd; at the same time, it adds the 16-bit integer element in [31:16] of 32-bit chunks in Rs2 with the 16-bit integer element in [15:0] of 32-bit chunks in Rs1, and writes the result to [15:0] of 32-bit chunks in Rd.

**Note :**

This instruction can be used for either signed or unsigned operations.

**Operations:**

```
Rd.W[x][31:16] = Rs1.W[x][31:16] - Rs2.W[x][15:0];
Rd.W[x][15:0] = Rs1.W[x][15:0] + Rs2.W[x][31:16];
for RV32, x=0
for RV64, x=1...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KADD16 (unsigned long a, unsigned long b)**

KADD16 (SIMD 16-bit Signed Saturating Addition)

**Type:** SIMD

**Syntax:**

```
KADD16 Rd, Rs1, Rs2
```

**Purpose :**

Do 16-bit signed integer element saturating additions simultaneously.

**Description :**

This instruction adds the 16-bit signed integer elements in Rs1 with the 16-bit signed integer elements in Rs2. If any of the results are beyond the Q15 number range ( $-2^{15} \leq Q15 \leq 2^{15}-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to Rd.

**Operations:**

```
res[x] = Rs1.H[x] + Rs2.H[x];
if (res[x] > 32767) {
    res[x] = 32767;
    OV = 1;
} else if (res[x] < -32768) {
    res[x] = -32768;
    OV = 1;
}
Rd.H[x] = res[x];
for RV32: x=1...0,
for RV64: x=3...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b



**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KCRAS16 (unsigned long a, unsigned long b)**

KCRAS16 (SIMD 16-bit Signed Saturating Cross Addition &amp; Subtraction)

**Type:** SIMD**Syntax:**

KCRAS16 Rd, Rs1, Rs2

**Purpose :**

Do 16-bit signed integer element saturating addition and 16-bit signed integer element saturating subtraction in a 32-bit chunk simultaneously. Operands are from crossed positions in 32-bit chunks.

**Description :**

This instruction adds the 16-bit signed integer element in [31:16] of 32-bit chunks in Rs1 with the 16-bit signed integer element in [15:0] of 32-bit chunks in Rs2; at the same time, it subtracts the 16-bit signed integer element in [31:16] of 32-bit chunks in Rs2 from the 16-bit signed integer element in [15:0] of 32-bit chunks in Rs1. If any of the results are beyond the Q15 number range ( $-2^{15} \leq Q15 \leq 2^{15}-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to [31:16] of 32-bit chunks in Rd for addition and [15:0] of 32-bit chunks in Rd for subtraction.

**Operations:**

```

res1 = Rs1.W[x][31:16] + Rs2.W[x][15:0];
res2 = Rs1.W[x][15:0] - Rs2.W[x][31:16];
for (res in [res1, res2]) {
    if (res > (2^15)-1) {
        res = (2^15)-1;
        OV = 1;
    } else if (res < -2^15) {
        res = -2^15;
        OV = 1;
    }
}
Rd.W[x][31:16] = res1;
Rd.W[x][15:0] = res2;
for RV32, x=0
for RV64, x=1...0

```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KCRSA16 (unsigned long a, unsigned long b)**

KCRSA16 (SIMD 16-bit Signed Saturating Cross Subtraction &amp; Addition)

**Type:** SIMD

**Syntax:**

KCRSA16 Rd, Rs1, Rs2

**Purpose :**

Do 16-bit signed integer element saturating subtraction and 16-bit signed integer element saturating addition in a 32-bit chunk simultaneously. Operands are from crossed positions in 32-bit chunks.

**Description :**

This instruction subtracts the 16-bit signed integer element in [15:0] of 32-bit chunks in Rs2 from the 16-bit signed integer element in [31:16] of 32-bit chunks in Rs1; at the same time, it adds the 16-bit signed integer element in [31:16] of 32-bit chunks in Rs2 with the 16-bit signed integer element in [15:0] of 32-bit chunks in Rs1. If any of the results are beyond the Q15 number range ( $-2^{15} \leq Q15 \leq 2^{15}-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to [31:16] of 32-bit chunks in Rd for subtraction and [15:0] of 32-bit chunks in Rd for addition.

**Operations:**

```
res1 = Rs1.W[x][31:16] - Rs2.W[x][15:0];
res2 = Rs1.W[x][15:0] + Rs2.W[x][31:16];
for (res in [res1, res2]) {
    if (res > (2^15)-1) {
        res = (2^15)-1;
        OV = 1;
    } else if (res < -2^15) {
        res = -2^15;
        OV = 1;
    }
}
Rd.W[x][31:16] = res1;
Rd.W[x][15:0] = res2;
for RV32, x=0
for RV64, x=1...0
```

**Parameters**

- a – [in] unsigned long type of value stored in a
- b – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KSTAS16 (unsigned long a, unsigned long b)**

KSTAS16 (SIMD 16-bit Signed Saturating Straight Addition & Subtraction)

**Type:** SIMD

**Syntax:**

KSTAS16 Rd, Rs1, Rs2

**Purpose :**

Do 16-bit signed integer element saturating addition and 16-bit signed integer element saturating subtraction in a 32-bit chunk simultaneously. Operands are from corresponding positions in 32-bit chunks.

**Description :**

This instruction adds the 16-bit signed integer element in [31:16] of 32-bit chunks in Rs1 with the 16-bit signed integer element in [31:16] of 32-bit chunks in Rs2; at the same time, it subtracts the 16-bit signed integer element in [15:0] of 32-bit chunks in Rs2 from the 16-bit signed integer element in [15:0] of 32-bit chunks in Rs1. If any of the results are beyond the Q15 number range ( $-2^{15} \leq Q15 \leq 2^{15}-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to [31:16] of 32-bit chunks in Rd for addition and [15:0] of 32-bit chunks in Rd for subtraction.

**Operations:**

```
res1 = Rs1.W[x][31:16] + Rs2.W[x][31:16];
res2 = Rs1.W[x][15:0] - Rs2.W[x][15:0];
for (res in [res1, res2]) {
    if (res > (2^15)-1) {
        res = (2^15)-1;
        OV = 1;
    } else if (res < -2^15) {
        res = -2^15;
        OV = 1;
    }
}
Rd.W[x][31:16] = res1;
Rd.W[x][15:0] = res2;
for RV32, x=0
for RV64, x=1...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KSTSA16 (unsigned long a, unsigned long b)**

KSTSA16 (SIMD 16-bit Signed Saturating Straight Subtraction & Addition)

**Type:** SIMD

**Syntax:**

KSTSA16 Rd, Rs1, Rs2

**Purpose :**

Do 16-bit signed integer element saturating subtraction and 16-bit signed integer element saturating addition in a 32-bit chunk simultaneously. Operands are from corresponding positions in 32-bit chunks.

**Description :**

This instruction subtracts the 16-bit signed integer element in [31:16] of 32-bit chunks in Rs2 from the 16-bit signed integer element in [31:16] of 32-bit chunks in Rs1; at the same time, it adds the 16-bit signed integer element in [15:0] of 32-bit chunks in Rs2 with the 16-bit signed integer element in [15:0] of 32-bit chunks in Rs1. If any of the results are beyond the Q15 number range ( $-2^{15} \leq Q15 \leq 2^{15}-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to [31:16] of 32-bit chunks in Rd for subtraction and [15:0] of 32-bit chunks in Rd for addition.

**Operations:**

```

res1 = Rs1.W[x][31:16] - Rs2.W[x][31:16];
res2 = Rs1.W[x][15:0] + Rs2.W[x][15:0];
for (res in [res1, res2]) {
    if (res > (2^15)-1) {
        res = (2^15)-1;
        OV = 1;
    } else if (res < -2^15) {
        res = -2^15;
        OV = 1;
    }
}
Rd.W[x][31:16] = res1;
Rd.W[x][15:0] = res2;
for RV32, x=0
for RV64, x=1...0

```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KSUB16 (unsigned long a, unsigned long b)**

KSUB16 (SIMD 16-bit Signed Saturating Subtraction)

**Type:** SIMD

**Syntax:**

KSUB16 Rd, Rs1, Rs2

**Purpose :**

Do 16-bit signed integer elements saturating subtractions simultaneously.

**Description :**

This instruction subtracts the 16-bit signed integer elements in Rs2 from the 16-bit signed integer elements in Rs1. If any of the results are beyond the Q15 number range ( $-2^{15} \leq Q15 \leq 2^{15}-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to Rd.

**Operations:**

```

res[x] = Rs1.H[x] - Rs2.H[x];
if (res[x] > (2^15)-1) {
    res[x] = (2^15)-1;
    OV = 1;
} else if (res[x] < -2^15) {
    res[x] = -2^15;
    OV = 1;
}
Rd.H[x] = res[x];

```

(continues on next page)

(continued from previous page)

```
for RV32: x=1...0,
for RV64: x=3...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_RADD16 (unsigned long a, unsigned long b)**

RADD16 (SIMD 16-bit Signed Halving Addition)

**Type:** SIMD

**Syntax:**

```
RADD16 Rd, Rs1, Rs2
```

**Purpose :**

Do 16-bit signed integer element additions simultaneously. The results are halved to avoid overflow or saturation.

**Description :**

This instruction adds the 16-bit signed integer elements in Rs1 with the 16-bit signed integer elements in Rs2. The results are first arithmetically right-shifted by 1 bit and then written to Rd.

**Examples:**

```
* Rs1 = 0x7FFF, Rs2 = 0x7FFF, Rd = 0x7FFF
* Rs1 = 0x8000, Rs2 = 0x8000, Rd = 0x8000
* Rs1 = 0x4000, Rs2 = 0x8000, Rd = 0xE000
```

**Operations:**

```
Rd.H[x] = (Rs1.H[x] + Rs2.H[x]) s>> 1; for RV32: x=1...0, for RV64: x=3...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_RCRAS16 (unsigned long a, unsigned long b)**

RCRAS16 (SIMD 16-bit Signed Halving Cross Addition & Subtraction)

**Type:** SIMD

**Syntax:**

```
RCRAS16 Rd, Rs1, Rs2
```

**Purpose :**

Do 16-bit signed integer element addition and 16-bit signed integer element subtraction in a 32-bit chunk simultaneously. Operands are from crossed positions in 32-bit chunks. The results are halved to avoid overflow or saturation.

**Description :**

This instruction adds the 16-bit signed integer element in [31:16] of 32-bit chunks in Rs1 with the 16-bit signed integer element in [15:0] of 32-bit chunks in Rs2, and subtracts the 16-bit signed integer element in [31:16] of 32-bit chunks in Rs2 from the 16-bit signed integer element in [15:0] of 32-bit chunks in Rs1. The element results are first arithmetically right-shifted by 1 bit and then written to [31:16] of 32-bit chunks in Rd and [15:0] of 32-bit chunks in Rd.

**Examples:**

Please see `RADD16` and `RSUB16` instructions.

**Operations:**

```
Rd.W[x][31:16] = (Rs1.W[x][31:16] + Rs2.W[x][15:0]) s>> 1;
Rd.W[x][15:0] = (Rs1.W[x][15:0] - Rs2.W[x][31:16]) s>> 1;
for RV32, x=0
for RV64, x=1...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_RCRSA16 (unsigned long a, unsigned long b)**

RCRSA16 (SIMD 16-bit Signed Halving Cross Subtraction & Addition)

**Type:** SIMD

**Syntax:**

```
RCRSA16 Rd, Rs1, Rs2
```

**Purpose :**

Do 16-bit signed integer element subtraction and 16-bit signed integer element addition in a 32-bit chunk simultaneously. Operands are from crossed positions in 32-bit chunks. The results are halved to avoid overflow or saturation.

**Description :**

This instruction subtracts the 16-bit signed integer element in [15:0] of 32-bit chunks in Rs2 from the 16-bit signed integer element in [31:16] of 32-bit chunks in Rs1, and adds the 16-bit signed integer element in [15:0] of 32-bit chunks in Rs1 with the 16-bit signed integer element in [31:16] of 32-bit chunks in Rs2. The two results are first arithmetically right-shifted by 1 bit and then written to [31:16] of 32-bit chunks in Rd and [15:0] of 32-bit chunks in Rd.

**Examples:**

Please see `RADD16` and `RSUB16` instructions.

#### Operations:

```
Rd.W[x][31:16] = (Rs1.W[x][31:16] - Rs2.W[x][15:0]) s>> 1;
Rd.W[x][15:0] = (Rs1.W[x][15:0] + Rs2.W[x][31:16]) s>> 1;
for RV32, x=0
for RV64, x=1...0
```

#### Parameters

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

#### Returns

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_RSTAS16 (unsigned long a, unsigned long b)**

RSTAS16 (SIMD 16-bit Signed Halving Straight Addition & Subtraction)

**Type:** SIMD

**Syntax:**

RSTAS16 Rd, Rs1, Rs2

#### Purpose :

Do 16-bit signed integer element addition and 16-bit signed integer element subtraction in a 32-bit chunk simultaneously. Operands are from corresponding positions in 32-bit chunks. The results are halved to avoid overflow or saturation.

#### Description :

This instruction adds the 16-bit signed integer element in [31:16] of 32-bit chunks in Rs1 with the 16-bit signed integer element in [31:16] of 32-bit chunks in Rs2, and subtracts the 16-bit signed integer element in [15:0] of 32-bit chunks in Rs2 from the 16-bit signed integer element in [15:0] of 32-bit chunks in Rs1. The element results are first arithmetically right-shifted by 1 bit and then written to [31:16] of 32-bit chunks in Rd and [15:0] of 32-bit chunks in Rd.

#### Examples:

Please see `RADD16` and `RSUB16` instructions.

#### Operations:

```
Rd.W[x][31:16] = (Rs1.W[x][31:16] + Rs2.W[x][31:16]) s>> 1;
Rd.W[x][15:0] = (Rs1.W[x][15:0] - Rs2.W[x][15:0]) s>> 1;
for RV32, x=0
for RV64, x=1...0
```

#### Parameters

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_RSTSA16 (unsigned long a, unsigned long b)**

RSTSA16 (SIMD 16-bit Signed Halving Straight Subtraction &amp; Addition)

**Type:** SIMD**Syntax:**

RSTSA16 Rd, Rs1, Rs2

**Purpose :**

Do 16-bit signed integer element subtraction and 16-bit signed integer element addition in a 32-bit chunk simultaneously. Operands are from corresponding positions in 32-bit chunks. The results are halved to avoid overflow or saturation.

**Description :**

This instruction subtracts the 16-bit signed integer element in [31:16] of 32-bit chunks in Rs2 from the 16-bit signed integer element in [31:16] of 32-bit chunks in Rs1, and adds the 16-bit signed element integer in [15:0] of 32-bit chunks in Rs1 with the 16-bit signed integer element in [15:0] of 32-bit chunks in Rs2. The two results are first arithmetically right-shifted by 1 bit and then written to [31:16] of 32-bit chunks in Rd and [15:0] of 32-bit chunks in Rd.

**Examples:**

Please see `RADD16` and `RSUB16` instructions.

**Operations:**

```
Rd.W[x][31:16] = (Rs1.W[x][31:16] - Rs2.W[x][31:16]) s>> 1;
Rd.W[x][15:0] = (Rs1.W[x][15:0] + Rs2.W[x][15:0]) s>> 1;
for RV32, x=0
for RV64, x=1...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_RSUB16 (unsigned long a, unsigned long b)**

RSUB16 (SIMD 16-bit Signed Halving Subtraction)

**Type:** SIMD**Syntax:**

RSUB16 Rd, Rs1, Rs2

**Purpose :**

Do 16-bit signed integer element subtractions simultaneously. The results are halved to avoid overflow or saturation.



**Description :**

This instruction subtracts the 16-bit signed integer elements in Rs2 from the 16-bit signed integer elements in Rs1. The results are first arithmetically right-shifted by 1 bit and then written to Rd.

**Examples:**

```
* Ra = 0x7FFF, Rb = 0x8000, Rt = 0x7FFF
* Ra = 0x8000, Rb = 0x7FFF, Rt = 0x8000
* Ra = 0x8000, Rb = 0x4000, Rt = 0xA000
```

**Operations:**

```
Rd.H[x] = (Rs1.H[x] - Rs2.H[x]) s>> 1;
for RV32: x=1..0,
for RV64: x=3..0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_STAS16 (unsigned long a, unsigned long b)**

STAS16 (SIMD 16-bit Straight Addition & Subtraction)

**Type:** SIMD

**Syntax:**

```
STAS16 Rd, Rs1, Rs2
```

**Purpose :**

Do 16-bit integer element addition and 16-bit integer element subtraction in a 32-bit chunk simultaneously. Operands are from corresponding positions in 32-bit chunks.

**Description :**

This instruction adds the 16-bit integer element in [31:16] of 32-bit chunks in Rs1 with the 16-bit integer element in [31:16] of 32-bit chunks in Rs2, and writes the result to [31:16] of 32-bit chunks in Rd; at the same time, it subtracts the 16-bit integer element in [15:0] of 32-bit chunks in Rs2 from the 16-bit integer element in [15:0] of 32-bit chunks, and writes the result to [15:0] of 32-bit chunks in Rd.

**Note :**

This instruction can be used for either signed or unsigned operations.

**Operations:**

```
Rd.W[x][31:16] = Rs1.W[x][31:16] + Rs2.W[x][31:16];
Rd.W[x][15:0] = Rs1.W[x][15:0] - Rs2.W[x][15:0];
for RV32, x=0
for RV64, x=1..0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_STSA16 (unsigned long a, unsigned long b)**

STSA16 (SIMD 16-bit Straight Subtraction & Addition)

**Type:** SIMD

**Syntax:**

STSA16 Rd, Rs1, Rs2

**Purpose :**

Do 16-bit integer element subtraction and 16-bit integer element addition in a 32-bit chunk simultaneously. Operands are from corresponding positions in 32-bit chunks.

**Description :**

This instruction subtracts the 16-bit integer element in [31:16] of 32-bit chunks in Rs2 from the 16-bit integer element in [31:16] of 32-bit chunks in Rs1, and writes the result to [31:16] of 32-bit chunks in Rd; at the same time, it adds the 16-bit integer element in [15:0] of 32-bit chunks in Rs2 with the 16-bit integer element in [15:0] of 32-bit chunks in Rs1, and writes the result to [15:0] of 32-bit chunks in Rd.

**Note :**

This instruction can be used for either signed or unsigned operations.

**Operations:**

Rd.W[x][31:16] = Rs1.W[x][31:16] - Rs2.W[x][31:16];  
Rd.W[x][15:0] = Rs1.W[x][15:0] + Rs2.W[x][15:0];  
for RV32, x=0  
for RV64, x=1...0

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SUB16 (unsigned long a, unsigned long b)**

SUB16 (SIMD 16-bit Subtraction)

**Type:** SIMD

**Syntax:**

SUB16 Rd, Rs1, Rs2

**Purpose :**

Do 16-bit integer element subtractions simultaneously.

**Description :**

This instruction subtracts the 16-bit integer elements in Rs2 from the 16-bit integer elements in Rs1, and then writes the result to Rd.

**Note :**

This instruction can be used for either signed or unsigned subtraction.

**Operations:**

```
Rd.H[x] = Rs1.H[x] - Rs2.H[x];
for RV32: x=1...0,
for RV64: x=3...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UKADD16 (unsigned long a, unsigned long b)**

UKADD16 (SIMD 16-bit Unsigned Saturating Addition)

**Type:** SIMD

**Syntax:**

```
UKADD16 Rd, Rs1, Rs2
```

**Purpose :**

Do 16-bit unsigned integer element saturating additions simultaneously.

**Description :**

This instruction adds the 16-bit unsigned integer elements in Rs1 with the 16-bit unsigned integer elements in Rs2. If any of the results are beyond the 16-bit unsigned number range ( $0 \leq \text{RES} \leq 2^{16}-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to Rd.

**Operations:**

```
res[x] = Rs1.H[x] + Rs2.H[x];
if (res[x] > (2^16)-1) {
    res[x] = (2^16)-1;
    OV = 1;
}
Rd.H[x] = res[x];
for RV32: x=1...0,
for RV64: x=3...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UKCRAS16 (unsigned long a, unsigned long b)**  
 UKCRAS16 (SIMD 16-bit Unsigned Saturating Cross Addition & Subtraction)

**Type:** SIMD

**Syntax:**

```
UKCRAS16 Rd, Rs1, Rs2
```

**Purpose :**

Do one 16-bit unsigned integer element saturating addition and one 16-bit unsigned integer element saturating subtraction in a 32-bit chunk simultaneously. Operands are from crossed positions in 32-bit chunks.

**Description :**

This instruction adds the 16-bit unsigned integer element in [31:16] of 32-bit chunks in Rs1 with the 16-bit unsigned integer element in [15:0] of 32-bit chunks in Rs2; at the same time, it subtracts the 16-bit unsigned integer element in [31:16] of 32-bit chunks in Rs2 from the 16-bit unsigned integer element in [15:0] of 32-bit chunks in Rs1. If any of the results are beyond the 16-bit unsigned number range ( $0 \leq \text{RES} \leq 2^{16}-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to [31:16] of 32-bit chunks in Rd for addition and [15:0] of 32-bit chunks in Rd for subtraction.

**Operations:**

```
res1 = Rs1.W[x][31:16] + Rs2.W[x][15:0];
res2 = Rs1.W[x][15:0] - Rs2.W[x][31:16];
if (res1 > (2^16)-1) {
    res1 = (2^16)-1;
    OV = 1;
}
if (res2 < 0) {
    res2 = 0;
    OV = 1;
}
Rd.W[x][31:16] = res1;
Rd.W[x][15:0] = res2;
for RV32, x=0
for RV64, x=1...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UKCRSA16 (unsigned long a, unsigned long b)**  
 UKCRSA16 (SIMD 16-bit Unsigned Saturating Cross Subtraction & Addition)

**Type:** SIMD

**Syntax:**

```
UKCRSA16 Rd, Rs1, Rs2
```

**Purpose :**

Do one 16-bit unsigned integer element saturating subtraction and one 16-bit unsigned integer element saturating addition in a 32-bit chunk simultaneously. Operands are from crossed positions in 32-bit chunks.

**Description :**

This instruction subtracts the 16-bit unsigned integer element in [15:0] of 32-bit chunks in Rs2 from the 16-bit unsigned integer element in [31:16] of 32-bit chunks in Rs1; at the same time, it adds the 16-bit unsigned integer element in [31:16] of 32-bit chunks in Rs2 with the 16-bit unsigned integer element in [15:0] of 32-bit chunks in Rs1. If any of the results are beyond the 16-bit unsigned number range ( $0 \leq \text{RES} \leq 2^{16}-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to [31:16] of 32-bit chunks in Rd for subtraction and [15:0] of 32-bit chunks in Rd for addition.

**Operations:**

```
res1 = Rs1.W[x][31:16] - Rs2.W[x][15:0];
res2 = Rs1.W[x][15:0] + Rs2.W[x][31:16];
if (res1 < 0) {
    res1 = 0;
    OV = 1;
} else if (res2 > (2^16)-1) {
    res2 = (2^16)-1;
    OV = 1;
}
Rd.W[x][31:16] = res1;
Rd.W[x][15:0] = res2;
for RV32, x=0
for RV64, x=1..0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UKSTAS16 (unsigned long a, unsigned long b)**

UKSTAS16 (SIMD 16-bit Unsigned Saturating Straight Addition & Subtraction)

**Type:** SIMD

**Syntax:**

UKSTAS16 Rd, Rs1, Rs2

**Purpose :**

Do one 16-bit unsigned integer element saturating addition and one 16-bit unsigned integer element saturating subtraction in a 32-bit chunk simultaneously. Operands are from corresponding positions in 32-bit chunks.

**Description :**

This instruction adds the 16-bit unsigned integer element in [31:16] of 32-bit chunks in Rs1 with the 16-bit unsigned integer element in [31:16] of 32-bit chunks in Rs2; at the same time, it subtracts the 16-bit unsigned integer element in [15:0] of 32-bit chunks in Rs2 from the 16-bit unsigned integer element in [15:0] of 32-bit chunks in Rs1.

[15:0] of 32-bit chunks in Rs1. If any of the results are beyond the 16-bit unsigned number range ( $0 \leq \text{RES} \leq 2^{16}-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to [31:16] of 32-bit chunks in Rd for addition and [15:0] of 32-bit chunks in Rd for subtraction.

#### Operations:

```
res1 = Rs1.W[x][31:16] + Rs2.W[x][31:16];
res2 = Rs1.W[x][15:0] - Rs2.W[x][15:0];
if (res1 > (2^16)-1) {
    res1 = (2^16)-1;
    OV = 1;
}
if (res2 < 0) {
    res2 = 0;
    OV = 1;
}
Rd.W[x][31:16] = res1;
Rd.W[x][15:0] = res2;
for RV32, x=0
for RV64, x=1..0
```

#### Parameters

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

#### Returns

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UKSTSA16 (unsigned long a, unsigned long b)**

UKSTSA16 (SIMD 16-bit Unsigned Saturating Straight Subtraction & Addition)

**Type:** SIMD

**Syntax:**

UKSTSA16 Rd, Rs1, Rs2

#### Purpose :

Do one 16-bit unsigned integer element saturating subtraction and one 16-bit unsigned integer element saturating addition in a 32-bit chunk simultaneously. Operands are from corresponding positions in 32-bit chunks.

#### Description :

This instruction subtracts the 16-bit unsigned integer element in [31:16] of 32-bit chunks in Rs2 from the 16-bit unsigned integer element in [31:16] of 32-bit chunks in Rs1; at the same time, it adds the 16-bit unsigned integer element in [15:0] of 32-bit chunks in Rs2 with the 16-bit unsigned integer element in [15:0] of 32-bit chunks in Rs1. If any of the results are beyond the 16-bit unsigned number range ( $0 \leq \text{RES} \leq 2^{16}-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to [31:16] of 32-bit chunks in Rd for subtraction and [15:0] of 32-bit chunks in Rd for addition.

#### Operations:

```
res1 = Rs1.W[x][31:16] - Rs2.W[x][31:16];
res2 = Rs1.W[x][15:0] + Rs2.W[x][15:0];
```

(continues on next page)

(continued from previous page)

```

if (res1 < 0) {
    res1 = 0;
    OV = 1;
} else if (res2 > (2^16)-1) {
    res2 = (2^16)-1;
    OV = 1;
}
Rd.W[x][31:16] = res1;
Rd.W[x][15:0] = res2;
for RV32, x=0
for RV64, x=1...0

```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UKSUB16 (unsigned long a, unsigned long b)**

UKSUB16 (SIMD 16-bit Unsigned Saturating Subtraction)

**Type:** SIMD

**Syntax:**

```
UKSUB16 Rd, Rs1, Rs2
```

**Purpose :**

Do 16-bit unsigned integer elements saturating subtractions simultaneously.

**Description :**

This instruction subtracts the 16-bit unsigned integer elements in Rs2 from the 16-bit unsigned integer elements in Rs1. If any of the results are beyond the 16-bit unsigned number range ( $0 \leq \text{RES} \leq 2^{16}-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to Rd.

**Operations:**

```

res[x] = Rs1.H[x] - Rs2.H[x];
if (res[x] < 0) {
    res[x] = 0;
    OV = 1;
}
Rd.H[x] = res[x];
for RV32: x=1...0,
for RV64: x=3...0

```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_URADD16 (unsigned long a, unsigned long b)**

URADD16 (SIMD 16-bit Unsigned Halving Addition)

**Type:** SIMD**Syntax:**

URADD16 Rd, Rs1, Rs2

**Purpose :**

Do 16-bit unsigned integer element additions simultaneously. The results are halved to avoid overflow or saturation.

**Description :**

This instruction adds the 16-bit unsigned integer elements in Rs1 with the 16-bit unsigned integer elements in Rs2. The results are first logically right-shifted by 1 bit and then written to Rd.

**Examples:**

```
* Ra = 0x7FFF, Rb = 0x7FFF Rt = 0x7FFF
* Ra = 0x8000, Rb = 0x8000 Rt = 0x8000
* Ra = 0x4000, Rb = 0x8000 Rt = 0x6000
```

**Operations:**

```
Rd.H[x] = (Rs1.H[x] + Rs2.H[x]) u>> 1;
for RV32: x=1..0,
for RV64: x=3..0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_URCRAS16 (unsigned long a, unsigned long b)**

URCRAS16 (SIMD 16-bit Unsigned Halving Cross Addition &amp; Subtraction)

**Type:** SIMD**Syntax:**

URCRAS16 Rd, Rs1, Rs2

**Purpose :**

Do 16-bit unsigned integer element addition and 16-bit unsigned integer element subtraction in a 32-bit chunk simultaneously. Operands are from crossed positions in 32-bit chunks. The results are halved to avoid overflow or saturation.

**Description :**



This instruction adds the 16-bit unsigned integer in [31:16] of 32-bit chunks in Rs1 with the 16-bit unsigned integer in [15:0] of 32-bit chunks in Rs2, and subtracts the 16-bit unsigned integer in [31:16] of 32-bit chunks in Rs2 from the 16-bit unsigned integer in [15:0] of 32-bit chunks in Rs1. The element results are first logically right-shifted by 1 bit and then written to [31:16] of 32-bit chunks in Rd and [15:0] of 32-bit chunks in Rd.

#### Examples:

Please see `URADD16` and `URSUB16` instructions.

#### Operations:

```
Rd.W[x][31:16] = (Rs1.W[x][31:16] + Rs2.W[x][15:0]) u>> 1;
Rd.W[x][15:0] = (Rs1.W[x][15:0] - Rs2.W[x][31:16]) u>> 1;
for RV32, x=0
for RV64, x=1...0
```

#### Parameters

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

#### Returns

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_URCSA16 (unsigned long a, unsigned long b)**

URCSA16 (SIMD 16-bit Unsigned Halving Cross Subtraction & Addition)

**Type:** SIMD

#### Syntax:

URCSA16 Rd, Rs1, Rs2

#### Purpose :

Do 16-bit unsigned integer element subtraction and 16-bit unsigned integer element addition in a 32-bit chunk simultaneously. Operands are from crossed positions in 32-bit chunks. The results are halved to avoid overflow or saturation.

#### Description :

This instruction subtracts the 16-bit unsigned integer in [15:0] of 32-bit chunks in Rs2 from the 16-bit unsigned integer in [31:16] of 32-bit chunks in Rs1, and adds the 16-bit unsigned integer in [15:0] of 32-bit chunks in Rs1 with the 16-bit unsigned integer in [31:16] of 32-bit chunks in Rs2. The two results are first logically right-shifted by 1 bit and then written to [31:16] of 32-bit chunks in Rd and [15:0] of 32-bit chunks in Rd.

#### Examples:

Please see `URADD16` and `URSUB16` instructions.

#### Operations:

```
Rd.W[x][31:16] = (Rs1.W[x][31:16] - Rs2.W[x][15:0]) u>> 1;
Rd.W[x][15:0] = (Rs1.W[x][15:0] + Rs2.W[x][31:16]) u>> 1;
for RV32, x=0
for RV64, x=1...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_URSTAS16 (unsigned long a, unsigned long b)**

URSTAS16 (SIMD 16-bit Unsigned Halving Straight Addition & Subtraction)

**Type:** SIMD

**Syntax:**

URSTAS16 Rd, Rs1, Rs2

**Purpose :**

Do 16-bit unsigned integer element addition and 16-bit unsigned integer element subtraction in a 32-bit chunk simultaneously. Operands are from corresponding positions in 32-bit chunks. The results are halved to avoid overflow or saturation.

**Description :**

This instruction adds the 16-bit unsigned integer in [31:16] of 32-bit chunks in Rs1 with the 16-bit unsigned integer in [31:16] of 32-bit chunks in Rs2, and subtracts the 16-bit unsigned integer in [15:0] of 32-bit chunks in Rs2 from the 16-bit unsigned integer in [15:0] of 32-bit chunks in Rs1. The element results are first logically right-shifted by 1 bit and then written to [31:16] of 32-bit chunks in Rd and [15:0] of 32-bit chunks in Rd.

**Examples:**

Please see `URADD16` and `URSUB16` instructions.

**Operations:**

```
Rd.W[x][31:16] = (Rs1.W[x][31:16] + Rs2.W[x][31:16]) u>> 1;
Rd.W[x][15:0] = (Rs1.W[x][15:0] - Rs2.W[x][15:0]) u>> 1;
for RV32, x=0
for RV64, x=1...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_URSTSA16 (unsigned long a, unsigned long b)**

URSTSA16 (SIMD 16-bit Unsigned Halving Straight Subtraction & Addition)

**Type:** SIMD

**Syntax:**

URCRSA16 Rd, Rs1, Rs2

**Purpose :**

Do 16-bit unsigned integer element subtraction and 16-bit unsigned integer element addition in a 32-bit chunk simultaneously. Operands are from corresponding positions in 32-bit chunks. The results are halved to avoid overflow or saturation.

**Description :**

This instruction subtracts the 16-bit unsigned integer in [31:16] of 32-bit chunks in Rs2 from the 16-bit unsigned integer in [31:16] of 32-bit chunks in Rs1, and adds the 16-bit unsigned integer in [15:0] of 32-bit chunks in Rs1 with the 16-bit unsigned integer in [15:0] of 32-bit chunks in Rs2. The two results are first logically right-shifted by 1 bit and then written to [31:16] of 32-bit chunks in Rd and [15:0] of 32-bit chunks in Rd.

**Examples:**

Please see `URADD16` and `URSUB16` instructions.

**Operations:**

```
Rd.W[x][31:16] = (Rs1.W[x][31:16] - Rs2.W[x][31:16]) u>> 1;
Rd.W[x][15:0] = (Rs1.W[x][15:0] + Rs2.W[x][15:0]) u>> 1;
for RV32, x=0
for RV64, x=1...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_URSUB16 (unsigned long a, unsigned long b)**  
 URSUB16 (SIMD 16-bit Unsigned Halving Subtraction)

**Type:** SIMD

**Syntax:**

URSUB16 Rd, Rs1, Rs2

**Purpose :**

Do 16-bit unsigned integer element subtractions simultaneously. The results are halved to avoid overflow or saturation.

**Description :**

This instruction subtracts the 16-bit unsigned integer elements in Rs2 from the 16-bit unsigned integer elements in Rs1. The results are first logically right-shifted by 1 bit and then written to Rd.

**Examples:**

```
* Ra = 0x7FFF, Rb = 0x8000 Rt = 0xFFFF
* Ra = 0x8000, Rb = 0x7FFF Rt = 0x0000
* Ra = 0x8000, Rb = 0x4000 Rt = 0x2000
```

**Operations:**

```
Rd.H[x] = (Rs1.H[x] - Rs2.H[x]) u>> 1;
for RV32: x=1...0,
for RV64: x=3...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**SIMD 8-bit Addition & Subtraction Instructions**

```
__STATIC_FORCEINLINE unsigned long __RV_ADD8 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_KADD8 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_KSUB8 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_RADD8 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_RSUB8 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_SUB8 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_UKADD8 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_UKSUB8 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_URADD8 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_URSUB8 (unsigned long a, unsigned long b)
```

**group SIMD 8-bit Addition & Subtraction Instructions**

SIMD 8-bit Addition & Subtraction Instructions.

Based on the types of the four 8-bit arithmetic operations, the SIMD 8-bit add/subtract instructions can be classified into 2 main categories: Addition (four 8-bit addition), and Subtraction (four 8-bit subtraction). Based on the way of how an overflow condition is handled for signed or unsigned operation, the SIMD 8-bit add/subtract

instructions can be classified into 5 groups: Wrap-around (dropping overflow), Signed Halving (keeping overflow by dropping 1 LSB bit), Unsigned Halving, Signed Saturation (clipping overflow), and Unsigned Saturation. Together, there are 10 SIMD 8-bit add/subtract instructions.

## Functions

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_ADD8 (unsigned long a, unsigned long b)**

ADD8 (SIMD 8-bit Addition)

**Type:** SIMD

**Syntax:**

```
ADD8 Rd, Rs1, Rs2
```

**Purpose :**

Do 8-bit integer element additions simultaneously.

**Description :**

This instruction adds the 8-bit integer elements in Rs1 with the 8-bit integer elements in Rs2, and then writes the 8-bit element results to Rd.

**Note :**

This instruction can be used for either signed or unsigned addition.

**Operations:**

```
Rd.B[x] = Rs1.B[x] + Rs2.B[x];
for RV32: x=3...0,
for RV64: x=7...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KADD8 (unsigned long a, unsigned long b)**

KADD8 (SIMD 8-bit Signed Saturating Addition)

**Type:** SIMD

**Syntax:**

```
KADD8 Rd, Rs1, Rs2
```

**Purpose :**

Do 8-bit signed integer element saturating additions simultaneously.

**Description :**

This instruction adds the 8-bit signed integer elements in Rs1 with the 8-bit signed integer elements in Rs2. If any of the results are beyond the Q7 number range ( $-2^7 \leq Q7 \leq 2^7-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to Rd.

#### Operations:

```
res[x] = Rs1.B[x] + Rs2.B[x];
if (res[x] > 127) {
    res[x] = 127;
    OV = 1;
} else if (res[x] < -128) {
    res[x] = -128;
    OV = 1;
}
Rd.B[x] = res[x];
for RV32: x=3...0,
for RV64: x=7...0
```

#### Parameters

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

#### Returns

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KSUB8 (unsigned long a, unsigned long b)**

KSUB8 (SIMD 8-bit Signed Saturating Subtraction)

**Type:** SIMD

**Syntax:**

```
KSUB8 Rd, Rs1, Rs2
```

#### Purpose :

Do 8-bit signed elements saturating subtractions simultaneously.

#### Description :

This instruction subtracts the 8-bit signed integer elements in Rs2 from the 8-bit signed integer elements in Rs1. If any of the results are beyond the Q7 number range ( $-2^7 \leq Q7 \leq 2^7-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to Rd.

#### Operations:

```
res[x] = Rs1.B[x] - Rs2.B[x];
if (res[x] > (2^7)-1) {
    res[x] = (2^7)-1;
    OV = 1;
} else if (res[x] < -2^7) {
    res[x] = -2^7;
    OV = 1;
}
Rd.B[x] = res[x];
```

(continues on next page)

(continued from previous page)

```
for RV32: x=3...0,
for RV64: x=7...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_RADD8 (unsigned long a, unsigned long b)**

RADD8 (SIMD 8-bit Signed Halving Addition)

**Type:** SIMD**Syntax:**

```
RADD8 Rd, Rs1, Rs2
```

**Purpose :**

Do 8-bit signed integer element additions simultaneously. The element results are halved to avoid overflow or saturation.

**Description :**

This instruction adds the 8-bit signed integer elements in Rs1 with the 8-bit signed integer elements in Rs2. The results are first arithmetically right-shifted by 1 bit and then written to Rd.

**Examples:**

```
* Rs1 = 0x7F, Rs2 = 0x7F, Rd = 0x7F
* Rs1 = 0x80, Rs2 = 0x80, Rd = 0x80
* Rs1 = 0x40, Rs2 = 0x80, Rd = 0xE0
```

**Operations:**

```
Rd.B[x] = (Rs1.B[x] + Rs2.B[x]) s>> 1; for RV32: x=3...0, for RV64: x=7...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_RSUB8 (unsigned long a, unsigned long b)**

RSUB8 (SIMD 8-bit Signed Halving Subtraction)

**Type:** SIMD**Syntax:**

```
RSUB8 Rd, Rs1, Rs2
```

**Purpose :**

Do 8-bit signed integer element subtractions simultaneously. The results are halved to avoid overflow or saturation.

**Description :**

This instruction subtracts the 8-bit signed integer elements in Rs2 from the 8-bit signed integer elements in Rs1. The results are first arithmetically right-shifted by 1 bit and then written to Rd.

**Examples:**

```
* Rs1 = 0x7F, Rs2 = 0x80, Rd = 0x7F
* Rs1 = 0x80, Rs2 = 0x7F, Rd = 0x80
* Rs1 = 0x80, Rs2 = 0x40, Rd = 0xA0
```

**Operations:**

```
Rd.B[x] = (Rs1.B[x] - Rs2.B[x]) s>> 1;
for RV32: x=3...0,
for RV64: x=7...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

```
__STATIC_FORCEINLINE unsigned long __RV_SUB8 (unsigned long a, unsigned long b)
```

SUB8 (SIMD 8-bit Subtraction)

**Type:** SIMD

**Syntax:**

```
SUB8 Rd, Rs1, Rs2
```

**Purpose :**

Do 8-bit integer element subtractions simultaneously.

**Description :**

This instruction subtracts the 8-bit integer elements in Rs2 from the 8-bit integer elements in Rs1, and then writes the result to Rd.

**Note :**

This instruction can be used for either signed or unsigned subtraction.

**Operations:**

```
Rd.B[x] = Rs1.B[x] - Rs2.B[x];
for RV32: x=3...0,
for RV64: x=7...0
```



**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UKADD8 (unsigned long a, unsigned long b)**

UKADD8 (SIMD 8-bit Unsigned Saturating Addition)

**Type:** SIMD

**Syntax:**

```
UKADD8 Rd, Rs1, Rs2
```

**Purpose :**

Do 8-bit unsigned integer element saturating additions simultaneously.

**Description :**

This instruction adds the 8-bit unsigned integer elements in Rs1 with the 8-bit unsigned integer elements in Rs2. If any of the results are beyond the 8-bit unsigned number range ( $0 \leq \text{RES} \leq 2^8-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to Rd.

**Operations:**

```
res[x] = Rs1.B[x] + Rs2.B[x];
if (res[x] > (2^8)-1) {
    res[x] = (2^8)-1;
    OV = 1;
}
Rd.B[x] = res[x];
for RV32: x=3...0,
for RV64: x=7...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UKSUB8 (unsigned long a, unsigned long b)**

UKSUB8 (SIMD 8-bit Unsigned Saturating Subtraction)

**Type:** SIMD

**Syntax:**

```
UKSUB8 Rd, Rs1, Rs2
```

**Purpose :**

Do 8-bit unsigned integer elements saturating subtractions simultaneously.

**Description :**

This instruction subtracts the 8-bit unsigned integer elements in Rs2 from the 8-bit unsigned integer elements in Rs1. If any of the results are beyond the 8-bit unsigned number range ( $0 \leq \text{RES} \leq 28-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to Rd.

**Operations:**

```
res[x] = Rs1.B[x] - Rs2.B[x];
if (res[x] < 0) {
    res[x] = 0;
    OV = 1;
}
Rd.B[x] = res[x];
for RV32: x=3...0,
for RV64: x=7...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_URADD8 (unsigned long a, unsigned long b)**

URADD8 (SIMD 8-bit Unsigned Halving Addition)

**Type:** SIMD

**Syntax:**

```
URADD8 Rd, Rs1, Rs2
```

**Purpose :**

Do 8-bit unsigned integer element additions simultaneously. The results are halved to avoid overflow or saturation.

**Description :**

This instruction adds the 8-bit unsigned integer elements in Rs1 with the 8-bit unsigned integer elements in Rs2. The results are first logically right-shifted by 1 bit and then written to Rd.

**Examples:**

```
* Ra = 0x7F, Rb = 0x7F, Rt = 0x7F
* Ra = 0x80, Rb = 0x80, Rt = 0x80
* Ra = 0x40, Rb = 0x80, Rt = 0x60
```

**Operations:**

```
Rd.B[x] = (Rs1.B[x] + Rs2.B[x]) u>> 1;
for RV32: x=3...0,
for RV64: x=7...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_URSUB8 (unsigned long a, unsigned long b)**

URSUB8 (SIMD 8-bit Unsigned Halving Subtraction)

**Type:** SIMD

**Syntax:**

```
URSUB8 Rd, Rs1, Rs2
```

**Purpose :**

Do 8-bit unsigned integer element subtractions simultaneously. The results are halved to avoid overflow or saturation.

**Description :**

This instruction subtracts the 8-bit unsigned integer elements in Rs2 from the 8-bit unsigned integer elements in Rs1. The results are first logically right-shifted by 1 bit and then written to Rd.

**Examples:**

```
* Ra = 0x7F, Rb = 0x80 Rt = 0xFF
* Ra = 0x80, Rb = 0x7F Rt = 0x00
* Ra = 0x80, Rb = 0x40 Rt = 0x20
```

**Operations:**

```
Rd.B[x] = (Rs1.B[x] - Rs2.B[x]) u>> 1;
for RV32: x=3...0,
for RV64: x=7...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**SIMD 16-bit Shift Instructions**

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KSL16 (unsigned long a, unsigned int b)**

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KSLRA16 (unsigned long a, int b)**

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KSLRA16\_U (unsigned long a, int b)**

```
__STATIC_FORCEINLINE unsigned long __RV_SLL16 (unsigned long a, unsigned int b)

__STATIC_FORCEINLINE unsigned long __RV_SRA16 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_SRA16_U (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_SRL16 (unsigned long a, unsigned int b)

__STATIC_FORCEINLINE unsigned long __RV_SRL16_U (unsigned long a, unsigned int b)

__RV_KSLLI16(a, b)
__RV_SLLI16(a, b)
__RV_SRAI16(a, b)
__RV_SRAI16_U(a, b)
__RV_SRLI16(a, b)
__RV_SRLI16_U(a, b)
```

#### *group* **SIMD 16-bit Shift Instructions**

SIMD 16-bit Shift Instructions.

there are 14 SIMD 16-bit shift instructions.

#### **Defines**

**\_\_RV\_KSLLI16(a, b)**

KSLLI16 (SIMD 16-bit Saturating Shift Left Logical Immediate)

**Type:** SIMD

**Syntax:**

KSLLI16 Rd, Rs1, imm4u

**Purpose :**

Do 16-bit elements logical left shift operations with saturation simultaneously. The shift amount is an immediate value.

**Description :**

The 16-bit data elements in Rs1 are left-shifted logically. The shifted out bits are filled with zero and the shift amount is specified by the imm4u constant. Any shifted value greater than  $2^{15}-1$  is saturated to  $2^{15}-1$ . Any shifted value smaller than  $-2^{15}$  is saturated to  $-2^{15}$ . And the saturated results are written to Rd. If any saturation is performed, set OV bit to 1.

**Operations:**

```

sa = imm4u[3:0];
if (sa != 0) {
    res[(15+sa):0] = Rs1.H[x] << sa;
    if (res > (2^15)-1) {
        res = 0x7fff; OV = 1;
    } else if (res < -2^15) {
        res = 0x8000; OV = 1;
    }
    Rd.H[x] = res[15:0];
} else {
    Rd = Rs1;
}
for RV32: x=1...0,
for RV64: x=3...0

```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_RV\_SLLI16(a, b)**

SLLI16 (SIMD 16-bit Shift Left Logical Immediate)

**Type:** SIMD

**Syntax:**

```
SLLI16 Rd, Rs1, imm4[3:0]
```

**Purpose :**

Do 16-bit element logical left shift operations simultaneously. The shift amount is an immediate value.

**Description :**

The 16-bit elements in Rs1 are left-shifted logically. The shifted out bits are filled with zero and the shift amount is specified by the imm4[3:0] constant. And the results are written to Rd.

**Operations:**

```

sa = imm4[3:0];
Rd.H[x] = Rs1.H[x] << sa;
for RV32: x=1...0,
for RV64: x=3...0

```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_RV\_SRAI16(a, b)**

SRAI16 (SIMD 16-bit Shift Right Arithmetic Immediate)

**Type:** SIMD**Syntax:**

```
SRAI16 Rd, Rs1, imm4u
SRAI16.u Rd, Rs1, imm4u
```

**Purpose :**

Do 16-bit elements arithmetic right shift operations simultaneously. The shift amount is an immediate value. The .u form performs additional rounding up operations on the shifted results.

**Description :**

The 16-bit data elements in Rs1 are right-shifted arithmetically, that is, the shifted out bits are filled with the sign-bit of the 16-bit data elements. The shift amount is specified by the imm4u constant. For the rounding operation of the .u form, a value of 1 is added to the most significant discarded bit of each 16-bit data to calculate the final results. And the results are written to Rd.

**Operations:**

```
sa = imm4u[3:0];
if (sa > 0) {
    if (`.u` form) { // SRAI16.u
        res[15:-1] = SE17(Rs1.H[x][15:sa-1]) + 1;
        Rd.H[x] = res[15:0];
    } else { // SRAI16
        Rd.H[x] = SE16(Rs1.H[x][15:sa]);
    }
} else {
    Rd = Rs1;
}
for RV32: x=1...0,
for RV64: x=3...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_RV\_SRAI16\_U(a, b)**

SRAI16.u (SIMD 16-bit Rounding Shift Right Arithmetic Immediate)

**Type:** SIMD**Syntax:**

```
SRAI16 Rd, Rs1, imm4u
SRAI16.u Rd, Rs1, imm4u
```

**Purpose :**

Do 16-bit elements arithmetic right shift operations simultaneously. The shift amount is an immediate value. The `.u` form performs additional rounding up operations on the shifted results.

**Description :**

The 16-bit data elements in `Rs1` are right-shifted arithmetically, that is, the shifted out bits are filled with the sign-bit of the 16-bit data elements. The shift amount is specified by the `imm4u` constant. For the rounding operation of the `.u` form, a value of 1 is added to the most significant discarded bit of each 16-bit data to calculate the final results. And the results are written to `Rd`.

**Operations:**

```
sa = imm4u[3:0];
if (sa > 0) {
    if (`.u` form) { // SRAI16.u
        res[15:-1] = SE17(Rs1.H[x][15:sa-1]) + 1;
        Rd.H[x] = res[15:0];
    } else { // SRAI16
        Rd.H[x] = SE16(Rs1.H[x][15:sa]);
    }
} else {
    Rd = Rs1;
}
for RV32: x=1...0,
for RV64: x=3...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_RV\_SRLI16(a, b)**

SRLI16 (SIMD 16-bit Shift Right Logical Immediate)

**Type:** SIMD

**Syntax:**

```
SRLI16 Rt, Ra, imm4u
SRLI16.u Rt, Ra, imm4u
```

**Purpose :**

Do 16-bit elements logical right shift operations simultaneously. The shift amount is an immediate value. The `.u` form performs additional rounding up operations on the shifted results.

**Description :**

The 16-bit data elements in `Rs1` are right-shifted logically, that is, the shifted out bits are filled with zero. The shift amount is specified by the `imm4u` constant. For the rounding operation of the `.u` form, a value of 1 is added to the most significant discarded bit of each 16-bit data element to calculate the final results. And the results are written to `Rd`.

**Operations:**

```

sa = imm4u;
if (sa > 0) {
    if (`u` form) { // SRLI16.u
        res[16:0] = ZE17(Rs1.H[x][15:sa-1]) + 1;
        Rd.H[x] = res[16:1];
    } else { // SRLI16
        Rd.H[x] = ZE16(Rs1.H[x][15:sa]);
    }
} else {
    Rd = Rs1;
}
for RV32: x=1...0,
for RV64: x=3...0

```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_RV\_SRLI16\_U(a, b)**

SRLI16.u (SIMD 16-bit Rounding Shift Right Logical Immediate)

**Type:** SIMD

**Syntax:**

```

SRLI16 Rt, Ra, imm4u
SRLI16.u Rt, Ra, imm4u

```

**Purpose :**

Do 16-bit elements logical right shift operations simultaneously. The shift amount is an immediate value. The .u form performs additional rounding up operations on the shifted results.

**Description :**

The 16-bit data elements in Rs1 are right-shifted logically, that is, the shifted out bits are filled with zero. The shift amount is specified by the imm4u constant. For the rounding operation of the .u form, a value of 1 is added to the most significant discarded bit of each 16-bit data element to calculate the final results. And the results are written to Rd.

**Operations:**

```

sa = imm4u;
if (sa > 0) {
    if (`u` form) { // SRLI16.u
        res[16:0] = ZE17(Rs1.H[x][15:sa-1]) + 1;
        Rd.H[x] = res[16:1];
    } else { // SRLI16
        Rd.H[x] = ZE16(Rs1.H[x][15:sa]);
    }
} else {
    Rd = Rs1;
}

```

(continues on next page)



(continued from previous page)

```

}
for RV32: x=1...0,
for RV64: x=3...0

```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in unsigned long type

**Functions**

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KSLL16 (unsigned long a, unsigned int b)**

KSLL16 (SIMD 16-bit Saturating Shift Left Logical)

**Type:** SIMD

**Syntax:**

```
KSLL16 Rd, Rs1, Rs2
```

**Purpose :**

Do 16-bit elements logical left shift operations with saturation simultaneously. The shift amount is a variable from a GPR.

**Description :**

The 16-bit data elements in Rs1 are left-shifted logically. The shifted out bits are filled with zero and the shift amount is specified by the low-order 4-bits of the value in the Rs2 register. Any shifted value greater than  $2^{15}-1$  is saturated to  $2^{15}-1$ . Any shifted value smaller than  $-2^{15}$  is saturated to  $-2^{15}$ . And the saturated results are written to Rd. If any saturation is performed, set OV bit to 1.

**Operations:**

```

sa = Rs2[3:0];
if (sa != 0) {
    res[(15+sa):0] = Rs1.H[x] << sa;
    if (res > (2^15)-1) {
        res = 0x7fff; OV = 1;
    } else if (res < -2^15) {
        res = 0x8000; OV = 1;
    }
    Rd.H[x] = res[15:0];
} else {
    Rd = Rs1;
}
for RV32: x=1...0,
for RV64: x=3...0

```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KSLRA16 (unsigned long a, int b)**

KSLRA16 (SIMD 16-bit Shift Left Logical with Saturation or Shift Right Arithmetic)

**Type:** SIMD

**Syntax:**

```
KSLRA16 Rd, Rs1, Rs2
KSLRA16.u Rd, Rs1, Rs2
```

**Purpose :**

Do 16-bit elements logical left (positive) or arithmetic right (negative) shift operation with Q15 saturation for the left shift. The .u form performs additional rounding up operations for the right shift.

**Description :**

The 16-bit data elements of Rs1 are left-shifted logically or right-shifted arithmetically based on the value of Rs2[4:0]. Rs2[4:0] is in the signed range of  $[-2^4, 2^4-1]$ . A positive Rs2[4:0] means logical left shift and a negative Rs2[4:0] means arithmetic right shift. The shift amount is the absolute value of Rs2[4:0]. However, the behavior of  $Rs2[4:0] == -2^4$  (0x10) is defined to be equivalent to the behavior of  $Rs2[4:0] == -(2^4-1)$  (0x11). The left-shifted results are saturated to the 16-bit signed integer range of  $[-2^{15}, 2^{15}-1]$ . For the .u form of the instruction, the right-shifted results are added a 1 to the most significant discarded bit position for rounding effect. After the shift, saturation, or rounding, the final results are written to Rd. If any saturation happens, this instruction sets the OV flag. The value of Rs2[31:5] will not affect this instruction.

**Operations:**

```
if (Rs2[4:0] < 0) {
    sa = -Rs2[4:0];
    sa = (sa == 16)? 15 : sa;
    if (`.u` form) {
        res[15:-1] = SE17(Rs1.H[x][15:sa-1]) + 1;
        Rd.H[x] = res[15:0];
    } else {
        Rd.H[x] = SE16(Rs1.H[x][15:sa]);
    }
} else {
    sa = Rs2[3:0];
    res[(15+sa):0] = Rs1.H[x] <<(logic) sa;
    if (res > (2^15)-1) {
        res[15:0] = 0x7fff; OV = 1;
    } else if (res < -2^15) {
        res[15:0] = 0x8000; OV = 1;
    }
    d.H[x] = res[15:0];
}
for RV32: x=1...0,
for RV64: x=3...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] int type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KSLRA16\_U (unsigned long a, int b)**

KSLRA16.u (SIMD 16-bit Shift Left Logical with Saturation or Rounding Shift Right Arithmetic)

**Type:** SIMD

**Syntax:**

```
KSLRA16 Rd, Rs1, Rs2
KSLRA16.u Rd, Rs1, Rs2
```

**Purpose :**

Do 16-bit elements logical left (positive) or arithmetic right (negative) shift operation with Q15 saturation for the left shift. The .u form performs additional rounding up operations for the right shift.

**Description :**

The 16-bit data elements of Rs1 are left-shifted logically or right-shifted arithmetically based on the value of Rs2[4:0]. Rs2[4:0] is in the signed range of  $[-2^4, 2^4-1]$ . A positive Rs2[4:0] means logical left shift and a negative Rs2[4:0] means arithmetic right shift. The shift amount is the absolute value of Rs2[4:0]. However, the behavior of  $Rs2[4:0] == -2^4$  (0x10) is defined to be equivalent to the behavior of  $Rs2[4:0] == -(2^4-1)$  (0x11). The left-shifted results are saturated to the 16-bit signed integer range of  $[-2^{15}, 2^{15}-1]$ . For the .u form of the instruction, the right-shifted results are added a 1 to the most significant discarded bit position for rounding effect. After the shift, saturation, or rounding, the final results are written to Rd. If any saturation happens, this instruction sets the OV flag. The value of Rs2[31:5] will not affect this instruction.

**Operations:**

```
if (Rs2[4:0] < 0) {
    sa = -Rs2[4:0];
    sa = (sa == 16)? 15 : sa;
    if (`.u` form) {
        res[15:-1] = SE17(Rs1.H[x][15:sa-1]) + 1;
        Rd.H[x] = res[15:0];
    } else {
        Rd.H[x] = SE16(Rs1.H[x][15:sa]);
    }
} else {
    sa = Rs2[3:0];
    res[(15+sa):0] = Rs1.H[x] <<(logic) sa;
    if (res > (2^15)-1) {
        res[15:0] = 0x7fff; OV = 1;
    } else if (res < -2^15) {
        res[15:0] = 0x8000; OV = 1;
    }
    d.H[x] = res[15:0];
}
```

(continues on next page)

(continued from previous page)

```
for RV32: x=1...0,
for RV64: x=3...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] int type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SLL16 (unsigned long a, unsigned int b)**

SLL16 (SIMD 16-bit Shift Left Logical)

**Type:** SIMD

**Syntax:**

```
SLL16 Rd, Rs1, Rs2
```

**Purpose :**

Do 16-bit elements logical left shift operations simultaneously. The shift amount is a variable from a GPR.

**Description :**

The 16-bit elements in Rs1 are left-shifted logically. And the results are written to Rd. The shifted out bits are filled with zero and the shift amount is specified by the low-order 4-bits of the value in the Rs2 register.

**Operations:**

```
sa = Rs2[3:0];
Rd.H[x] = Rs1.H[x] << sa;
for RV32: x=1...0,
for RV64: x=3...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SRA16 (unsigned long a, unsigned long b)**

SRA16 (SIMD 16-bit Shift Right Arithmetic)

**Type:** SIMD

**Syntax:**

```
SRA16 Rd, Rs1, Rs2
SRA16.u Rd, Rs1, Rs2
```

**Purpose :**

Do 16-bit element arithmetic right shift operations simultaneously. The shift amount is a variable from a GPR. The `.u` form performs additional rounding up operations on the shifted results.

**Description :**

The 16-bit data elements in `Rs1` are right-shifted arithmetically, that is, the shifted out bits are filled with the sign-bit of the data elements. The shift amount is specified by the low-order 4-bits of the value in the `Rs2` register. For the rounding operation of the `.u` form, a value of 1 is added to the most significant discarded bit of each 16-bit data element to calculate the final results. And the results are written to `Rd`.

**Operations:**

```
sa = Rs2[3:0];
if (sa != 0) {
    if (`.u` form) { // SRA16.u
        res[15:-1] = SE17(Rs1.H[x][15:sa-1]) + 1;
        Rd.H[x] = res[15:0];
    } else { // SRA16
        Rd.H[x] = SE16(Rs1.H[x][15:sa])
    }
} else {
    Rd = Rs1;
}
for RV32: x=1...0,
for RV64: x=3...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SRA16\_U (unsigned long a, unsigned long b)**

SRA16.u (SIMD 16-bit Rounding Shift Right Arithmetic)

**Type:** SIMD

**Syntax:**

```
SRA16 Rd, Rs1, Rs2
SRA16.u Rd, Rs1, Rs2
```

**Purpose :**

Do 16-bit element arithmetic right shift operations simultaneously. The shift amount is a variable from a GPR. The `.u` form performs additional rounding up operations on the shifted results.

**Description :**

The 16-bit data elements in `Rs1` are right-shifted arithmetically, that is, the shifted out bits are filled with the sign-bit of the data elements. The shift amount is specified by the low-order 4-bits of the value in the `Rs2` register. For the rounding operation of the `.u` form, a value of 1 is added to the most significant discarded bit of each 16-bit data element to calculate the final results. And the results are written to `Rd`.

**Operations:**

```

sa = Rs2[3:0];
if (sa != 0) {
    if (`.u` form) { // SRA16.u
        res[15:-1] = SE17(Rs1.H[x][15:sa-1]) + 1;
        Rd.H[x] = res[15:0];
    } else { // SRA16
        Rd.H[x] = SE16(Rs1.H[x][15:sa])
    }
} else {
    Rd = Rs1;
}
for RV32: x=1...0,
for RV64: x=3...0

```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SRL16 (unsigned long a, unsigned int b)**

SRL16 (SIMD 16-bit Shift Right Logical)

**Type:** SIMD

**Syntax:**

```

SRL16 Rt, Ra, Rb
SRL16.u Rt, Ra, Rb

```

**Purpose :**

Do 16-bit elements logical right shift operations simultaneously. The shift amount is a variable from a GPR. The .u form performs additional rounding upoperations on the shifted results.

**Description :**

The 16-bit data elements in Rs1 are right-shifted logically, that is, the shifted out bits are filled with zero. The shift amount is specified by the low-order 4-bits of the value in the Rs2 register. For the rounding operation of the .u form, a value of 1 is added to the most significant discarded bit of each 16-bit data element to calculate the final results. And the results are written to Rd.

**Operations:**

```

sa = Rs2[3:0];
if (sa > 0) {
    if (`.u` form) { // SRL16.u
        res[16:0] = ZE17(Rs1.H[x][15:sa-1]) + 1;
        Rd.H[x] = res[16:1];
    } else { // SRL16
        Rd.H[x] = ZE16(Rs1.H[x][15:sa]);
    }
} else {

```

(continues on next page)

(continued from previous page)

```

    Rd = Rs1;
}
for RV32: x=1...0,
for RV64: x=3...0

```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SRL16\_U (unsigned long a, unsigned int b)**

SRL16.u (SIMD 16-bit Rounding Shift Right Logical)

**Type:** SIMD

**Syntax:**

```

SRL16 Rt, Ra, Rb
SRL16.u Rt, Ra, Rb

```

**Purpose :**

Do 16-bit elements logical right shift operations simultaneously. The shift amount is a variable from a GPR. The .u form performs additional rounding upoperations on the shifted results.

**Description :**

The 16-bit data elements in Rs1 are right-shifted logically, that is, the shifted out bits are filled with zero. The shift amount is specified by the low-order 4-bits of the value in the Rs2 register. For the rounding operation of the .u form, a value of 1 is added to the most significant discarded bit of each 16-bit data element to calculate the final results. And the results are written to Rd.

**Operations:**

```

sa = Rs2[3:0];
if (sa > 0) {
    if (`u` form) { // SRL16.u
        res[16:0] = ZE17(Rs1.H[x][15:sa-1]) + 1;
        Rd.H[x] = res[16:1];
    } else { // SRL16
        Rd.H[x] = ZE16(Rs1.H[x][15:sa]);
    }
} else {
    Rd = Rs1;
}
for RV32: x=1...0,
for RV64: x=3...0

```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in unsigned long type

**SIMD 8-bit Shift Instructions**

```
__STATIC_FORCEINLINE unsigned long __RV_KSLI8 (unsigned long a, unsigned int b)

__STATIC_FORCEINLINE unsigned long __RV_KSLRA8 (unsigned long a, int b)

__STATIC_FORCEINLINE unsigned long __RV_KSLRA8_U (unsigned long a, int b)

__STATIC_FORCEINLINE unsigned long __RV_SLI8 (unsigned long a, unsigned int b)

__STATIC_FORCEINLINE unsigned long __RV_SRA8 (unsigned long a, unsigned int b)

__STATIC_FORCEINLINE unsigned long __RV_SRA8_U (unsigned long a, unsigned int b)

__STATIC_FORCEINLINE unsigned long __RV_SRL8 (unsigned long a, unsigned int b)

__STATIC_FORCEINLINE unsigned long __RV_SRL8_U (unsigned long a, unsigned int b)

__RV_KSLI8(a, b)

__RV_SLI8(a, b)

__RV_SRAI8(a, b)

__RV_SRAI8_U(a, b)

__RV_SRLI8(a, b)

__RV_SRLI8_U(a, b)
```

*group* **SIMD 8-bit Shift Instructions**

SIMD 8-bit Shift Instructions.

there are 14 SIMD 8-bit shift instructions.

**Defines**

**\_\_RV\_KSLI8(a, b)**  
KSLI8 (SIMD 8-bit Saturating Shift Left Logical Immediate)

**Type:** SIMD

**Syntax:**

KSLI8 Rd, Rs1, imm3u



**Purpose :**

Do 8-bit elements logical left shift operations with saturation simultaneously. The shift amount is an immediate value.

**Description :**

The 8-bit data elements in Rs1 are left-shifted logically. The shifted out bits are filled with zero and the shift amount is specified by the imm3u constant. Any shifted value greater than  $2^7-1$  is saturated to  $2^7-1$ . Any shifted value smaller than  $-2^7$  is saturated to  $-2^7$ . And the saturated results are written to Rd. If any saturation is performed, set OV bit to 1.

**Operations:**

```
sa = imm3u[2:0];
if (sa != 0) {
    res[(7+sa):0] = Rs1.B[x] << sa;
    if (res > (2^7)-1) {
        res = 0x7f; OV = 1;
    } else if (res < -2^7) {
        res = 0x80; OV = 1;
    }
    Rd.B[x] = res[7:0];
} else {
    Rd = Rs1;
}
for RV32: x=3...0,
for RV64: x=7...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_RV\_SLLI8(a, b)**

SLLI8 (SIMD 8-bit Shift Left Logical Immediate)

**Type:** SIMD

**Syntax:**

SLLI8 Rd, Rs1, imm3u

**Purpose :**

Do 8-bit elements logical left shift operations simultaneously. The shift amount is an immediate value.

**Description :**

The 8-bit elements in Rs1 are left-shifted logically. And the results are written to Rd. The shifted out bits are filled with zero and the shift amount is specified by the imm3u constant.

**Operations:**

```

sa = imm3u[2:0];
Rd.B[x] = Rs1.B[x] << sa;
for RV32: x=3...0,
for RV64: x=7...0

```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_RV\_SRAI8(a, b)**

SRAI8 (SIMD 8-bit Shift Right Arithmetic Immediate)

**Type:** SIMD

**Syntax:**

```

SRAI8 Rd, Rs1, imm3u
SRAI8.u Rd, Rs1, imm3u

```

**Purpose :**

Do 8-bit element arithmetic right shift operations simultaneously. The shift amount is an immediate value. The `.u` form performs additional rounding up operations on the shifted results.

**Description :**

The 8-bit data elements in Rs1 are right-shifted arithmetically, that is, the shifted out bits are filled with the sign-bit of the data elements. The shift amount is specified by the imm3u constant. For the rounding operation of the `.u` form, a value of 1 is added to the most significant discarded bit of each 8-bit data element to calculate the final results. And the results are written to Rd.

**Operations:**

```

sa = imm3u[2:0];
if (sa > 0) {
    if (`u` form) { // SRA8.u
        res[7:-1] = SE9(Rs1.B[x][7:sa-1]) + 1;
        Rd.B[x] = res[7:0];
    } else { // SRA8
        Rd.B[x] = SE8(Rd.B[x][7:sa])
    }
} else {
    Rd = Rs1;
}
for RV32: x=3...0,
for RV64: x=7...0

```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_RV\_SRAI8\_U(a, b)**

SRAI8.u (SIMD 8-bit Rounding Shift Right Arithmetic Immediate)

**Type:** SIMD**Syntax:**

```
SRAI8 Rd, Rs1, imm3u
SRAI8.u Rd, Rs1, imm3u
```

**Purpose :**

Do 8-bit element arithmetic right shift operations simultaneously. The shift amount is an immediate value. The .u form performs additional rounding up operations on the shifted results.

**Description :**

The 8-bit data elements in Rs1 are right-shifted arithmetically, that is, the shifted out bits are filled with the sign-bit of the data elements. The shift amount is specified by the imm3u constant. For the rounding operation of the .u form, a value of 1 is added to the most significant discarded bit of each 8-bit data element to calculate the final results. And the results are written to Rd.

**Operations:**

```
sa = imm3u[2:0];
if (sa > 0) {
    if (`.u` form) { // SRA8.u
        res[7:-1] = SE9(Rs1.B[x][7:sa-1]) + 1;
        Rd.B[x] = res[7:0];
    } else { // SRA8
        Rd.B[x] = SE8(Rd.B[x][7:sa])
    }
} else {
    Rd = Rs1;
}
for RV32: x=3...0,
for RV64: x=7...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_RV\_SRLI8(a, b)**

SRLI8 (SIMD 8-bit Shift Right Logical Immediate)

**Type:** SIMD**Syntax:**

```
SRLI8 Rt, Ra, imm3u
SRLI8.u Rt, Ra, imm3u
```

**Purpose :**

Do 8-bit elements logical right shift operations simultaneously. The shift amount is an immediate value. The .u form performs additional rounding up operations on the shifted results.

**Description :**

The 8-bit data elements in Rs1 are right-shifted logically, that is, the shifted out bits are filled with zero. The shift amount is specified by the imm3u constant. For the rounding operation of the .u form, a value of 1 is added to the most significant discarded bit of each 8-bit data element to calculate the final results. And the results are written to Rd.

**Operations:**

```
sa = imm3u[2:0];
if (sa > 0) {
    if (`.u` form) { // SRLI8.u
        res[8:0] = ZE9(Rs1.B[x][7:sa-1]) + 1;
        Rd.B[x] = res[8:1];
    } else { // SRLI8
        Rd.B[x] = ZE8(Rs1.B[x][7:sa]);
    }
} else {
    Rd = Rs1;
}
for RV32: x=3...0,
for RV64: x=7...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_RV\_SRLI8\_U(a, b)**

SRLI8.u (SIMD 8-bit Rounding Shift Right Logical Immediate)

**Type:** SIMD

**Syntax:**

```
SRLI8 Rt, Ra, imm3u
SRLI8.u Rt, Ra, imm3u
```

**Purpose :**

Do 8-bit elements logical right shift operations simultaneously. The shift amount is an immediate value. The .u form performs additional rounding up operations on the shifted results.

**Description :**

The 8-bit data elements in Rs1 are right-shifted logically, that is, the shifted out bits are filled with zero. The shift amount is specified by the imm3u constant. For the rounding operation of the .u form, a value of 1 is added to the most significant discarded bit of each 8-bit data element to calculate the final results. And the results are written to Rd.

**Operations:**

```

sa = imm3u[2:0];
if (sa > 0) {
    if (`u` form) { // SRLI8.u
        res[8:0] = ZE9(Rs1.B[x][7:sa-1]) + 1;
        Rd.B[x] = res[8:1];
    } else { // SRLI8
        Rd.B[x] = ZE8(Rs1.B[x][7:sa]);
    }
} else {
    Rd = Rs1;
}
for RV32: x=3...0,
for RV64: x=7...0

```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in unsigned long type

**Functions**

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KSLL8 (unsigned long a, unsigned int b)**

KSLL8 (SIMD 8-bit Saturating Shift Left Logical)

**Type:** SIMD

**Syntax:**

```
KSLL8 Rd, Rs1, Rs2
```

**Purpose :**

Do 8-bit elements logical left shift operations with saturation simultaneously. The shift amount is a variable from a GPR.

**Description :**

The 8-bit data elements in Rs1 are left-shifted logically. The shifted out bits are filled with zero and the shift amount is specified by the low-order 3-bits of the value in the Rs2 register. Any shifted value greater than  $2^7-1$  is saturated to  $2^7-1$ . Any shifted value smaller than  $-2^7$  is saturated to  $-2^7$ . And the saturated results are written to Rd. If any saturation is performed, set OV bit to 1.

**Operations:**

```

sa = Rs2[2:0];
if (sa != 0) {
    res[(7+sa):0] = Rs1.B[x] << sa;
    if (res > (2^7)-1) {
        res = 0x7f; OV = 1;
    } else if (res < -2^7) {
        res = 0x80; OV = 1;
    }
}

```

(continues on next page)

(continued from previous page)

```

}
Rd.B[x] = res[7:0];
} else {
  Rd = Rs1;
}
for RV32: x=3...0,
for RV64: x=7...0

```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KSLRA8 (unsigned long a, int b)**

KSLRA8 (SIMD 8-bit Shift Left Logical with Saturation or Shift Right Arithmetic)

**Type:** SIMD

**Syntax:**

```

KSLRA8 Rd, Rs1, Rs2
KSLRA8.u Rd, Rs1, Rs2

```

**Purpose :**

Do 8-bit elements logical left (positive) or arithmetic right (negative) shift operation with Q7 saturation for the left shift. The .u form performs additional rounding up operations for the right shift.

**Description :**

The 8-bit data elements of Rs1 are left-shifted logically or right-shifted arithmetically based on the value of Rs2[3:0]. Rs2[3:0] is in the signed range of  $[-2^3, 2^3-1]$ . A positive Rs2[3:0] means logical left shift and a negative Rs2[3:0] means arithmetic right shift. The shift amount is the absolute value of Rs2[3:0]. However, the behavior of Rs2[3:0] ==  $-2^3$  (0x8) is defined to be equivalent to the behavior of Rs2[3:0] ==  $-(2^3-1)$  (0x9). The left-shifted results are saturated to the 8-bit signed integer range of  $[-2^7, 2^7-1]$ . For the .u form of the instruction, the right-shifted results are added a 1 to the most significant discarded bit position for rounding effect. After the shift, saturation, or rounding, the final results are written to Rd. If any saturation happens, this instruction sets the OV flag. The value of Rs2[31:4] will not affect this instruction.

**Operations:**

```

if (Rs2[3:0] < 0) {
  sa = -Rs2[3:0];
  sa = (sa == 8)? 7 : sa;
  if (`.u` form) {
    res[7:-1] = SE9(Rs1.B[x][7:sa-1]) + 1;
    Rd.B[x] = res[7:0];
  } else {
    Rd.B[x] = SE8(Rs1.B[x][7:sa]);
  }
} else {

```

(continues on next page)

(continued from previous page)

```

sa = Rs2[2:0];
res[(7+sa):0] = Rs1.B[x] <<(logic) sa;
if (res > (2^7)-1) {
    res[7:0] = 0x7f; OV = 1;
} else if (res < -2^7) {
    res[7:0] = 0x80; OV = 1;
}
Rd.B[x] = res[7:0];
}
for RV32: x=3...0,
for RV64: x=7...0

```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] int type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KSLRA8\_U (unsigned long a, int b)**

KSLRA8.u (SIMD 8-bit Shift Left Logical with Saturation or Rounding Shift Right Arithmetic)

**Type:** SIMD

**Syntax:**

```

KSLRA8 Rd, Rs1, Rs2
KSLRA8.u Rd, Rs1, Rs2

```

**Purpose :**

Do 8-bit elements logical left (positive) or arithmetic right (negative) shift operation with Q7 saturation for the left shift. The .u form performs additional rounding up operations for the right shift.

**Description :**

The 8-bit data elements of Rs1 are left-shifted logically or right-shifted arithmetically based on the value of Rs2[3:0]. Rs2[3:0] is in the signed range of  $[-2^3, 2^3-1]$ . A positive Rs2[3:0] means logical left shift and a negative Rs2[3:0] means arithmetic right shift. The shift amount is the absolute value of Rs2[3:0]. However, the behavior of Rs2[3:0] ==  $-2^3$  (0x8) is defined to be equivalent to the behavior of Rs2[3:0] ==  $-(2^3-1)$  (0x9). The left-shifted results are saturated to the 8-bit signed integer range of  $[-2^7, 2^7-1]$ . For the .u form of the instruction, the right-shifted results are added a 1 to the most significant discarded bit position for rounding effect. After the shift, saturation, or rounding, the final results are written to Rd. If any saturation happens, this instruction sets the OV flag. The value of Rs2[31:4] will not affect this instruction.

**Operations:**

```

if (Rs2[3:0] < 0) {
    sa = -Rs2[3:0];
    sa = (sa == 8)? 7 : sa;
    if (`.u` form) {
        res[7:-1] = SE9(Rs1.B[x][7:sa-1]) + 1;
        Rd.B[x] = res[7:0];
    }
}

```

(continues on next page)

(continued from previous page)

```

    } else {
        Rd.B[x] = SE8(Rs1.B[x][7:sa]);
    }
} else {
    sa = Rs2[2:0];
    res[(7+sa):0] = Rs1.B[x] <<(logic) sa;
    if (res > (2^7)-1) {
        res[7:0] = 0x7f; OV = 1;
    } else if (res < -2^7) {
        res[7:0] = 0x80; OV = 1;
    }
    Rd.B[x] = res[7:0];
}
for RV32: x=3...0,
for RV64: x=7...0

```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] int type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SLL8 (unsigned long a, unsigned int b)**

SLL8 (SIMD 8-bit Shift Left Logical)

**Type:** SIMD**Syntax:**

SLL8 Rd, Rs1, Rs2

**Purpose :**

Do 8-bit elements logical left shift operations simultaneously. The shift amount is a variable from a GPR.

**Description :**

The 8-bit elements in Rs1 are left-shifted logically. And the results are written to Rd. The shifted out bits are filled with zero and the shift amount is specified by the low-order 3-bits of the value in the Rs2 register.

**Operations:**

```

sa = Rs2[2:0];
Rd.B[x] = Rs1.B[x] << sa;
for RV32: x=3...0,
for RV64: x=7...0

```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in unsigned long type



**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SRA8 (unsigned long a, unsigned int b)**

SRA8 (SIMD 8-bit Shift Right Arithmetic)

**Type:** SIMD

**Syntax:**

```
SRA8 Rd, Rs1, Rs2
SRA8.u Rd, Rs1, Rs2
```

**Purpose :**

Do 8-bit element arithmetic right shift operations simultaneously. The shift amount is a variable from a GPR. The .u form performs additional rounding up operations on the shifted results.

**Description :**

The 8-bit data elements in Rs1 are right-shifted arithmetically, that is, the shifted out bits are filled with the sign-bit of the data elements. The shift amount is specified by the low-order 3-bits of the value in the Rs2 register. For the rounding operation of the .u form, a value of 1 is added to the most significant discarded bit of each 8-bit data element to calculate the final results. And the results are written to Rd.

**Operations:**

```
sa = Rs2[2:0];
if (sa > 0) {
    if (`.u` form) { // SRA8.u
        res[7:-1] = SE9(Rs1.B[x][7:sa-1]) + 1;
        Rd.B[x] = res[7:0];
    } else { // SRA8
        Rd.B[x] = SE8(Rd.B[x][7:sa])
    }
} else {
    Rd = Rs1;
}
for RV32: x=3...0,
for RV64: x=7...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SRA8\_U (unsigned long a, unsigned int b)**

SRA8.u (SIMD 8-bit Rounding Shift Right Arithmetic)

**Type:** SIMD

**Syntax:**

```
SRA8 Rd, Rs1, Rs2
SRA8.u Rd, Rs1, Rs2
```

**Purpose :**

Do 8-bit element arithmetic right shift operations simultaneously. The shift amount is a variable from a GPR. The `.u` form performs additional rounding up operations on the shifted results.

**Description :**

The 8-bit data elements in Rs1 are right-shifted arithmetically, that is, the shifted out bits are filled with the sign-bit of the data elements. The shift amount is specified by the low-order 3-bits of the value in the Rs2 register. For the rounding operation of the `.u` form, a value of 1 is added to the most significant discarded bit of each 8-bit data element to calculate the final results. And the results are written to Rd.

**Operations:**

```
sa = Rs2[2:0];
if (sa > 0) {
    if (`.u` form) { // SRA8.u
        res[7:-1] = SE9(Rs1.B[x][7:sa-1]) + 1;
        Rd.B[x] = res[7:0];
    } else { // SRA8
        Rd.B[x] = SE8(Rd.B[x][7:sa])
    }
} else {
    Rd = Rs1;
}
for RV32: x=3...0,
for RV64: x=7...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SRL8 (unsigned long a, unsigned int b)**

SRL8 (SIMD 8-bit Shift Right Logical)

**Type:** SIMD

**Syntax:**

```
SRL8 Rt, Ra, Rb
SRL8.u Rt, Ra, Rb
```

**Purpose :**

Do 8-bit elements logical right shift operations simultaneously. The shift amount is a variable from a GPR. The `.u` form performs additional rounding up operations on the shifted results.

**Description :**

The 8-bit data elements in Rs1 are right-shifted logically, that is, the shifted out bits are filled with zero. The shift amount is specified by the low-order 3-bits of the value in the Rs2 register. For the rounding operation of the `.u` form, a value of 1 is added to the most significant discarded bit of each 8-bit data element to calculate the final results. And the results are written to Rd.

**Operations:**

```

sa = Rs2[2:0];
if (sa > 0) {
    if (`.u` form) { // SRL8.u
        res[8:0] = ZE9(Rs1.B[x][7:sa-1]) + 1;
        Rd.B[x] = res[8:1];
    } else { // SRL8
        Rd.B[x] = ZE8(Rs1.B[x][7:sa]);
    }
} else {
    Rd = Rs1;
}
for RV32: x=3...0,
for RV64: x=7...0

```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SRL8\_U (unsigned long a, unsigned int b)**

SRL8.u (SIMD 8-bit Rounding Shift Right Logical)

**Type:** SIMD

**Syntax:**

```

SRL8 Rt, Ra, Rb
SRL8.u Rt, Ra, Rb

```

**Purpose :**

Do 8-bit elements logical right shift operations simultaneously. The shift amount is a variable from a GPR. The .u form performs additional rounding up operations on the shifted results.

**Description :**

The 8-bit data elements in Rs1 are right-shifted logically, that is, the shifted out bits are filled with zero. The shift amount is specified by the low-order 3-bits of the value in the Rs2 register. For the rounding operation of the .u form, a value of 1 is added to the most significant discarded bit of each 8-bit data element to calculate the final results. And the results are written to Rd.

**Operations:**

```

sa = Rs2[2:0];
if (sa > 0) {
    if (`.u` form) { // SRL8.u
        res[8:0] = ZE9(Rs1.B[x][7:sa-1]) + 1;
        Rd.B[x] = res[8:1];
    } else { // SRL8
        Rd.B[x] = ZE8(Rs1.B[x][7:sa]);
    }
} else {

```

(continues on next page)

(continued from previous page)

```

    Rd = Rs1;
}
for RV32: x=3...0,
for RV64: x=7...0

```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in unsigned long type

**SIMD 16-bit Compare Instructions**

```
__STATIC_FORCEINLINE unsigned long __RV_CMPEQ16 (unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE unsigned long __RV_SCMPL16 (unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE unsigned long __RV_SCMPLT16 (unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE unsigned long __RV_UCMPL16 (unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE unsigned long __RV_UCMPLT16 (unsigned long a, unsigned long b)
```

*group* **SIMD 16-bit Compare Instructions**

SIMD 16-bit Compare Instructions.

there are 5 SIMD 16-bit Compare instructions.

**Functions**

```
__STATIC_FORCEINLINE unsigned long __RV_CMPEQ16 (unsigned long a, unsigned long b)
```

CMPEQ16 (SIMD 16-bit Integer Compare Equal)

**Type:** SIMD

**Syntax:**

```
CMPEQ16 Rd, Rs1, Rs2
```

**Purpose :**

Do 16-bit integer elements equal comparisons simultaneously.

**Description :**

This instruction compares the 16-bit integer elements in Rs1 with the 16-bit integer elements in Rs2 to see if they are equal. If they are equal, the result is 0xFFFF; otherwise, the result is 0x0. The 16-bit element comparison results are written to Rt.

**Note :**

This instruction can be used for either signed or unsigned numbers.

**Operations:**

```
Rd.H[x] = (Rs1.H[x] == Rs2.H[x])? 0xffff : 0x0;
for RV32: x=1...0,
for RV64: x=3...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SCMPL16 (unsigned long a, unsigned long b)**

SCMPL16 (SIMD 16-bit Signed Compare Less Than & Equal)

**Type:** SIMD

**Syntax:**

```
SCMPL16 Rd, Rs1, Rs2
```

**Purpose :**

Do 16-bit signed integer elements less than & equal comparisons simultaneously.

**Description :**

This instruction compares the 16-bit signed integer elements in Rs1 with the 16-bit signed integer elements in Rs2 to see if the one in Rs1 is less than or equal to the one in Rs2. If it is true, the result is 0xFFFF; otherwise, the result is 0x0. The element comparison results are written to Rd.

**Operations:**

```
Rd.H[x] = (Rs1.H[x] {le} Rs2.H[x])? 0xffff : 0x0;
for RV32: x=1...0,
for RV64: x=3...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SCMPLT16 (unsigned long a, unsigned long b)**

SCMPLT16 (SIMD 16-bit Signed Compare Less Than)

**Type:** SIMD

**Syntax:**

```
SCMPLT16 Rd, Rs1, Rs2
```

**Purpose :**

Do 16-bit signed integer elements less than comparisons simultaneously.

**Description :**

This instruction compares the 16-bit signed integer elements in Rs1 with the two 16-bit signed integer elements in Rs2 to see if the one in Rs1 is less than the one in Rs2. If it is true, the result is 0xFFFF; otherwise, the result is 0x0. The element comparison results are written to Rd.

**Operations:**

```
Rd.H[x] = (Rs1.H[x] < Rs2.H[x])? 0xffff : 0x0;
for RV32: x=1...0,
for RV64: x=3...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

```
__STATIC_FORCEINLINE unsigned long __RV_UCMPLE16 (unsigned long a, unsigned long b)
```

UCMPLE16 (SIMD 16-bit Unsigned Compare Less Than & Equal)

**Type:** SIMD

**Syntax:**

```
UCMPLE16 Rd, Rs1, Rs2
```

**Purpose :**

Do 16-bit unsigned integer elements less than & equal comparisons simultaneously.

**Description :**

This instruction compares the 16-bit unsigned integer elements in Rs1 with the 16-bit unsigned integer elements in Rs2 to see if the one in Rs1 is less than or equal to the one in Rs2. If it is true, the result is 0xFFFF; otherwise, the result is 0x0. The element comparison results are written to Rd.

**Operations:**

```
Rd.H[x] = (Rs1.H[x] <=u Rs2.H[x])? 0xffff : 0x0;
for RV32: x=1...0,
for RV64: x=3...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UCMPLT16 (unsigned long a, unsigned long b)**  
 UCMPLT16 (SIMD 16-bit Unsigned Compare Less Than)

**Type:** SIMD

**Syntax:**

UCMPLT16 Rd, Rs1, Rs2

**Purpose :**

Do 16-bit unsigned integer elements less than comparisons simultaneously.

**Description :**

This instruction compares the 16-bit unsigned integer elements in Rs1 with the 16-bit unsigned integer elements in Rs2 to see if the one in Rs1 is less than the one in Rs2. If it is true, the result is 0xFFFF; otherwise, the result is 0x0. The element comparison results are written to Rd.

**Operations:**

Rd.H[x] = (Rs1.H[x] <u Rs2.H[x])? 0xffff : 0x0;  
 for RV32: x=1...0,  
 for RV64: x=3...0

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

## SIMD 8-bit Compare Instructions

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_CMPEQ8 (unsigned long a, unsigned long b)**

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SCMPL8 (unsigned long a, unsigned long b)**

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SCMPLT8 (unsigned long a, unsigned long b)**

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UCMPLE8 (unsigned long a, unsigned long b)**

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UCMPLT8 (unsigned long a, unsigned long b)**

*group* **SIMD 8-bit Compare Instructions**

SIMD 8-bit Compare Instructions.

there are 5 SIMD 8-bit Compare instructions.

## Functions

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_CMPEQ8 (unsigned long a, unsigned long b)**

CMPEQ8 (SIMD 8-bit Integer Compare Equal)

**Type:** SIMD

**Syntax:**

```
CMPEQ8 Rs, Rs1, Rs2
```

**Purpose :**

Do 8-bit integer elements equal comparisons simultaneously.

**Description :**

This instruction compares the 8-bit integer elements in Rs1 with the 8-bit integer elements in Rs2 to see if they are equal. If they are equal, the result is 0xFF; otherwise, the result is 0x0. The 8-bit element comparison results are written to Rd.

**Note :**

This instruction can be used for either signed or unsigned numbers.

**Operations:**

```
Rd.B[x] = (Rs1.B[x] == Rs2.B[x])? 0xff : 0x0;  
for RV32: x=3...0,  
for RV64: x=7...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SCMPL8 (unsigned long a, unsigned long b)**

SCMPL8 (SIMD 8-bit Signed Compare Less Than & Equal)

**Type:** SIMD

**Syntax:**

```
SCMPL8 Rd, Rs1, Rs2
```

**Purpose :**

Do 8-bit signed integer elements less than & equal comparisons simultaneously.

**Description :**

This instruction compares the 8-bit signed integer elements in Rs1 with the 8-bit signed integer elements in Rs2 to see if the one in Rs1 is less than or equal to the one in Rs2. If it is true, the result is 0xFF; otherwise, the result is 0x0. The element comparison results are written to Rd

**Operations:**



```
Rd.B[x] = (Rs1.B[x] {le} Rs2.B[x])? 0xff : 0x0;
for RV32: x=3...0,
for RV64: x=7...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SCMLT8 (unsigned long a, unsigned long b)**

SCMLT8 (SIMD 8-bit Signed Compare Less Than)

**Type:** SIMD

**Syntax:**

```
SCMLT8 Rd, Rs1, Rs2
```

**Purpose :**

Do 8-bit signed integer elements less than comparisons simultaneously.

**Description :**

This instruction compares the 8-bit signed integer elements in Rs1 with the 8-bit signed integer elements in Rs2 to see if the one in Rs1 is less than the one in Rs2. If it is true, the result is 0xFF; otherwise, the result is 0x0. The element comparison results are written to Rd.

**Operations:**

```
Rd.B[x] = (Rs1.B[x] < Rs2.B[x])? 0xff : 0x0;
for RV32: x=3...0,
for RV64: x=7...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UCMPLE8 (unsigned long a, unsigned long b)**

UCMPLE8 (SIMD 8-bit Unsigned Compare Less Than & Equal)

**Type:** SIMD

**Syntax:**

```
UCMPLE8 Rd, Rs1, Rs2
```

**Purpose :**

Do 8-bit unsigned integer elements less than & equal comparisons simultaneously.

**Description :**

This instruction compares the 8-bit unsigned integer elements in Rs1 with the 8-bit unsigned integer elements in Rs2 to see if the one in Rs1 is less than or equal to the one in Rs2. If it is true, the result is 0xFF; otherwise, the result is 0x0. The four comparison results are written to Rd.

**Operations:**

```
Rd.B[x] = (Rs1.B[x] <=u Rs2.B[x])? 0xff : 0x0;
for RV32: x=3...0,
for RV64: x=7...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UCMPLT8 (unsigned long a, unsigned long b)**

UCMPLT8 (SIMD 8-bit Unsigned Compare Less Than)

**Type:** SIMD

**Syntax:**

```
UCMPLT8 Rd, Rs1, Rs2
```

**Purpose :**

Do 8-bit unsigned integer elements less than comparisons simultaneously.

**Description :**

This instruction compares the 8-bit unsigned integer elements in Rs1 with the 8-bit unsigned integer elements in Rs2 to see if the one in Rs1 is less than the one in Rs2. If it is true, the result is 0xFF; otherwise, the result is 0x0. The element comparison results are written to Rd.

**Operations:**

```
Rd.B[x] = (Rs1.B[x] <u Rs2.B[x])? 0xff : 0x0;
for RV32: x=3...0,
for RV64: x=7...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

## SIMD 16-bit Multiply Instructions

```
__STATIC_FORCEINLINE unsigned long __RV_KHM16 (unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE unsigned long __RV_KHMX16 (unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE unsigned long long __RV_SMUL16 (unsigned int a, unsigned int b)
```

```
__STATIC_FORCEINLINE unsigned long long __RV_SMULX16 (unsigned int a, unsigned int b)
```

```
__STATIC_FORCEINLINE unsigned long long __RV_UMUL16 (unsigned int a, unsigned int b)
```

```
__STATIC_FORCEINLINE unsigned long long __RV_UMULX16 (unsigned int a, unsigned int b)
```

### *group* SIMD 16-bit Multiply Instructions

SIMD 16-bit Multiply Instructions.

there are 6 SIMD 16-bit Multiply instructions.

## Functions

```
__STATIC_FORCEINLINE unsigned long __RV_KHM16 (unsigned long a, unsigned long b)
```

KHM16 (SIMD Signed Saturating Q15 Multiply)

Type: SIMD

Syntax:

```
KHM16 Rd, Rs1, Rs2
KHMX16 Rd, Rs1, Rs2
```

### Purpose :

Do Q15xQ15 element multiplications simultaneously. The Q30 results are then reduced to Q15 numbers again.

### Description :

For the KHM16 instruction, multiply the top 16-bit Q15 content of 32-bit chunks in Rs1 with the top 16-bit Q15 content of 32-bit chunks in Rs2. At the same time, multiply the bottom 16-bit Q15 content of 32-bit chunks in Rs1 with the bottom 16-bit Q15 content of 32-bit chunks in Rs2. For the KHMX16 instruction, multiply the top 16-bit Q15 content of 32-bit chunks in Rs1 with the bottom 16-bit Q15 content of 32-bit chunks in Rs2. At the same time, multiply the bottom 16-bit Q15 content of 32-bit chunks in Rs1 with the top 16-bit Q15 content of 32-bit chunks in Rs2. The Q30 results are then right-shifted 15-bits and saturated into Q15 values. The Q15 results are then written into Rd. When both the two Q15 inputs of a multiplication are 0x8000, saturation will happen. The result will be saturated to 0x7FFF and the overflow flag OV will be set.

### Operations:

```

if (is `KHM16`) {
    op1t = Rs1.H[x+1]; op2t = Rs2.H[x+1]; // top
    op1b = Rs1.H[x]; op2b = Rs2.H[x]; // bottom
} else if (is `KHM16`) {
    op1t = Rs1.H[x+1]; op2t = Rs2.H[x]; // Rs1 top
    op1b = Rs1.H[x]; op2b = Rs2.H[x+1]; // Rs1 bottom
}
for ((aop,bop,res) in [(op1t,op2t,rest), (op1b,op2b,resb)]) {
    if (0x8000 != aop | 0x8000 != bop) {
        res = (aop s* bop) >> 15;
    } else {
        res= 0x7FFF;
        OV = 1;
    }
}
Rd.W[x/2] = concat(rest, resb);
for RV32: x=0
for RV64: x=0,2

```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KHM16 (unsigned long a, unsigned long b)**

KHM16 (SIMD Signed Saturating Crossed Q15 Multiply)

**Type:** SIMD

**Syntax:**

```

KHM16 Rd, Rs1, Rs2
KHM16 Rd, Rs1, Rs2

```

**Purpose :**

Do Q15xQ15 element multiplications simultaneously. The Q30 results are then reduced to Q15 numbers again.

**Description :**

For the KHM16 instruction, multiply the top 16-bit Q15 content of 32-bit chunks in Rs1 with the top 16-bit Q15 content of 32-bit chunks in Rs2. At the same time, multiply the bottom 16-bit Q15 content of 32-bit chunks in Rs1 with the bottom 16-bit Q15 content of 32-bit chunks in Rs2. For the KHM16 instruction, multiply the top 16-bit Q15 content of 32-bit chunks in Rs1 with the bottom 16-bit Q15 content of 32-bit chunks in Rs2. At the same time, multiply the bottom 16-bit Q15 content of 32-bit chunks in Rs1 with the top 16-bit Q15 content of 32-bit chunks in Rs2. The Q30 results are then right-shifted 15-bits and saturated into Q15 values. The Q15 results are then written into Rd. When both the two Q15 inputs of a multiplication are 0x8000, saturation will happen. The result will be saturated to 0x7FFF and the overflow flag OV will be set.

**Operations:**

```

if (is `KHM16`) {
    op1t = Rs1.H[x+1]; op2t = Rs2.H[x+1]; // top
    op1b = Rs1.H[x]; op2b = Rs2.H[x]; // bottom
} else if (is `KHMx16`) {
    op1t = Rs1.H[x+1]; op2t = Rs2.H[x]; // Rs1 top
    op1b = Rs1.H[x]; op2b = Rs2.H[x+1]; // Rs1 bottom
}
for ((aop,bop,res) in [(op1t,op2t,rest), (op1b,op2b,resb)]) {
    if (0x8000 != aop | 0x8000 != bop) {
        res = (aop s* bop) >> 15;
    } else {
        res= 0x7FFF;
        OV = 1;
    }
}
Rd.W[x/2] = concat(rest, resb);
for RV32: x=0
for RV64: x=0,2

```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_SMUL16 (unsigned int a, unsigned int b)**  
 SMUL16 (SIMD Signed 16-bit Multiply)

**Type:** SIMD

**Syntax:**

```

SMUL16 Rd, Rs1, Rs2
SMULX16 Rd, Rs1, Rs2

```

**Purpose :**

Do signed 16-bit multiplications and generate two 32-bit results simultaneously.

**RV32 Description :**

For the SMUL16 instruction, multiply the top 16-bit Q15 content of Rs1 with the top 16-bit Q15 content of Rs2. At the same time, multiply the bottom 16-bit Q15 content of Rs1 with the bottom 16-bit Q15 content of Rs2. For the SMULX16 instruction, multiply the top 16-bit Q15 content of Rs1 with the bottom 16-bit Q15 content of Rs2. At the same time, multiply the bottom 16-bit Q15 content of Rs1 with the top 16-bit Q15 content of Rs2. The two Q30 results are then written into an even/odd pair of registers specified by Rd(4,1). Rd(4,1), i.e., d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the 32-bit result calculated from the top part of Rs1 and the even 2d register of the pair contains the 32-bit result calculated from the bottom part of Rs1.

**RV64 Description :**

For the SMUL16 instruction, multiply the top 16-bit Q15 content of the lower 32-bit word in Rs1 with the top 16-bit Q15 content of the lower 32-bit word in Rs2. At the same time, multiply the bottom 16-bit Q15

content of the lower 32-bit word in Rs1 with the bottom 16-bit Q15 content of the lower 32-bit word in Rs2. For the SMULX16 instruction, multiply the top 16-bit Q15 content of the lower 32-bit word in Rs1 with the bottom 16-bit Q15 content of the lower 32-bit word in Rs2. At the same time, multiply the bottom 16-bit Q15 content of the lower 32-bit word in Rs1 with the top 16-bit Q15 content of the lower 32-bit word in Rs2. The two 32-bit Q30 results are then written into Rd. The result calculated from the top 16-bit of the lower 32-bit word in Rs1 is written to Rd.W[1]. And the result calculated from the bottom 16-bit of the lower 32-bit word in Rs1 is written to Rd.W[0]

#### Operations:

```
* RV32:
if (is `SMUL16`) {
    op1t = Rs1.H[1]; op2t = Rs2.H[1]; // top
    op1b = Rs1.H[0]; op2b = Rs2.H[0]; // bottom
} else if (is `SMULX16`) {
    op1t = Rs1.H[1]; op2t = Rs2.H[0]; // Rs1 top
    op1b = Rs1.H[0]; op2b = Rs2.H[1]; // Rs1 bottom
}
for ((aop,bop,res) in [(op1t,op2t,rest), (op1b,op2b,resb)]) {
    res = aop s* bop;
}
t_L = CONCAT(Rd(4,1),1'b0); t_H = CONCAT(Rd(4,1),1'b1);
R[t_H] = rest;
R[t_L] = resb;
* RV64:
if (is `SMUL16`) {
    op1t = Rs1.H[1]; op2t = Rs2.H[1]; // top
    op1b = Rs1.H[0]; op2b = Rs2.H[0]; // bottom
} else if (is `SMULX16`) {
    op1t = Rs1.H[1]; op2t = Rs2.H[0]; // Rs1 top
    op1b = Rs1.H[0]; op2b = Rs2.H[1]; // Rs1 bottom
}
for ((aop,bop,res) in [(op1t,op2t,rest), (op1b,op2b,resb)]) {
    res = aop s* bop;
}
Rd.W[1] = rest;
Rd.W[0] = resb;
```

#### Parameters

- **a** – [in] unsigned int type of value stored in a
- **b** – [in] unsigned int type of value stored in b

#### Returns

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_SMULX16 (unsigned int a, unsigned int b)**

SMULX16 (SIMD Signed Crossed 16-bit Multiply)

**Type:** SIMD

**Syntax:**

```
SMUL16 Rd, Rs1, Rs2
SMULX16 Rd, Rs1, Rs2
```

**Purpose :**

Do signed 16-bit multiplications and generate two 32-bit results simultaneously.

**RV32 Description :**

For the SMUL16 instruction, multiply the top 16-bit Q15 content of Rs1 with the top 16-bit Q15 content of Rs2. At the same time, multiply the bottom 16-bit Q15 content of Rs1 with the bottom 16-bit Q15 content of Rs2. For the SMULX16 instruction, multiply the top 16-bit Q15 content of Rs1 with the bottom 16-bit Q15 content of Rs2. At the same time, multiply the bottom 16-bit Q15 content of Rs1 with the top 16-bit Q15 content of Rs2. The two Q30 results are then written into an even/odd pair of registers specified by Rd(4,1). Rd(4,1), i.e., d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the 32-bit result calculated from the top part of Rs1 and the even 2d register of the pair contains the 32-bit result calculated from the bottom part of Rs1.

**RV64 Description :**

For the SMUL16 instruction, multiply the top 16-bit Q15 content of the lower 32-bit word in Rs1 with the top 16-bit Q15 content of the lower 32-bit word in Rs2. At the same time, multiply the bottom 16-bit Q15 content of the lower 32-bit word in Rs1 with the bottom 16-bit Q15 content of the lower 32-bit word in Rs2. For the SMULX16 instruction, multiply the top 16-bit Q15 content of the lower 32-bit word in Rs1 with the bottom 16-bit Q15 content of the lower 32-bit word in Rs2. At the same time, multiply the bottom 16-bit Q15 content of the lower 32-bit word in Rs1 with the top 16-bit Q15 content of the lower 32-bit word in Rs2. The two 32-bit Q30 results are then written into Rd. The result calculated from the top 16-bit of the lower 32-bit word in Rs1 is written to Rd.W[1]. And the result calculated from the bottom 16-bit of the lower 32-bit word in Rs1 is written to Rd.W[0]

**Operations:**

```
* RV32:
if (is `SMUL16`) {
    op1t = Rs1.H[1]; op2t = Rs2.H[1]; // top
    op1b = Rs1.H[0]; op2b = Rs2.H[0]; // bottom
} else if (is `SMULX16`) {
    op1t = Rs1.H[1]; op2t = Rs2.H[0]; // Rs1 top
    op1b = Rs1.H[0]; op2b = Rs2.H[1]; // Rs1 bottom
}
for ((aop,bop,res) in [(op1t,op2t,rest), (op1b,op2b,resb)]) {
    res = aop s* bop;
}
t_L = CONCAT(Rd(4,1),1'b0); t_H = CONCAT(Rd(4,1),1'b1);
R[t_H] = rest;
R[t_L] = resb;
* RV64:
if (is `SMUL16`) {
    op1t = Rs1.H[1]; op2t = Rs2.H[1]; // top
    op1b = Rs1.H[0]; op2b = Rs2.H[0]; // bottom
} else if (is `SMULX16`) {
    op1t = Rs1.H[1]; op2t = Rs2.H[0]; // Rs1 top
    op1b = Rs1.H[0]; op2b = Rs2.H[1]; // Rs1 bottom
}
for ((aop,bop,res) in [(op1t,op2t,rest), (op1b,op2b,resb)]) {
```

(continues on next page)

(continued from previous page)

```

    res = aop s* bop;
}
Rd.W[1] = rest;
Rd.W[0] = resb;

```

**Parameters**

- **a** – [in] unsigned int type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_UMUL16 (unsigned int a, unsigned int b)**

UMUL16 (SIMD Unsigned 16-bit Multiply)

**Type:** SIMD

**Syntax:**

```

UMUL16 Rd, Rs1, Rs2
UMULX16 Rd, Rs1, Rs2

```

**Purpose :**

Do unsigned 16-bit multiplications and generate two 32-bit results simultaneously.

**RV32 Description :**

For the UMUL16 instruction, multiply the top 16-bit U16 content of Rs1 with the top 16-bit U16 content of Rs2. At the same time, multiply the bottom 16-bit U16 content of Rs1 with the bottom 16-bit U16 content of Rs2. For the UMULX16 instruction, multiply the top 16-bit U16 content of Rs1 with the bottom 16-bit U16 content of Rs2. At the same time, multiply the bottom 16-bit U16 content of Rs1 with the top 16-bit U16 content of Rs2. The two U32 results are then written into an even/odd pair of registers specified by Rd(4,1). Rd(4,1), i.e., d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the 32-bit result calculated from the top part of Rs1 and the even 2d register of the pair contains the 32-bit result calculated from the bottom part of Rs1.

**RV64 Description :**

For the UMUL16 instruction, multiply the top 16-bit U16 content of the lower 32-bit word in Rs1 with the top 16-bit U16 content of the lower 32-bit word in Rs2. At the same time, multiply the bottom 16-bit U16 content of the lower 32-bit word in Rs1 with the bottom 16-bit U16 content of the lower 32-bit word in Rs2. For the UMULX16 instruction, multiply the top 16-bit U16 content of the lower 32-bit word in Rs1 with the bottom 16-bit U16 content of the lower 32-bit word in Rs2. At the same time, multiply the bottom 16-bit U16 content of the lower 32-bit word in Rs1 with the top 16-bit U16 content of the lower 32-bit word in Rs2. The two 32-bit U32 results are then written into Rd. The result calculated from the top 16-bit of the lower 32-bit word in Rs1 is written to Rd.W[1]. And the result calculated from the bottom 16-bit of the lower 32-bit word in Rs1 is written to Rd.W[0]

**Operations:**

```

* RV32:
if (is `UMUL16`) {
    op1t = Rs1.H[1]; op2t = Rs2.H[1]; // top

```

(continues on next page)



(continued from previous page)

```

    op1b = Rs1.H[0]; op2b = Rs2.H[0]; // bottom
} else if (is `UMULX16`) {
    op1t = Rs1.H[1]; op2t = Rs2.H[0]; // Rs1 top
    op1b = Rs1.H[0]; op2b = Rs2.H[1]; // Rs1 bottom
}
for ((aop,bop,res) in [(op1t,op2t,rest), (op1b,op2b,resb)]) {
    res = aop u* bop;
}
t_L = CONCAT(Rd(4,1),1'b0); t_H = CONCAT(Rd(4,1),1'b1);
R[t_H] = rest;
R[t_L] = resb;
* RV64:
if (is `UMUL16`) {
    op1t = Rs1.H[1]; op2t = Rs2.H[1]; // top
    op1b = Rs1.H[0]; op2b = Rs2.H[0]; // bottom
} else if (is `UMULX16`) {
    op1t = Rs1.H[1]; op2t = Rs2.H[0]; // Rs1 top
    op1b = Rs1.H[0]; op2b = Rs2.H[1]; // Rs1 bottom
}
for ((aop,bop,res) in [(op1t,op2t,rest), (op1b,op2b,resb)]) {
    res = aop u* bop;
}
Rd.W[1] = rest;
Rd.W[0] = resb;

```

**Parameters**

- **a** – [in] unsigned int type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_UMULX16 (unsigned int a, unsigned int b)**

UMULX16 (SIMD Unsigned Crossed 16-bit Multiply)

**Type:** SIMD

**Syntax:**

```

UMUL16 Rd, Rs1, Rs2
UMULX16 Rd, Rs1, Rs2

```

**Purpose :**

Do unsigned 16-bit multiplications and generate two 32-bit results simultaneously.

**RV32 Description :**

For the UMUL16 instruction, multiply the top 16-bit U16 content of Rs1 with the top 16-bit U16 content of Rs2. At the same time, multiply the bottom 16-bit U16 content of Rs1 with the bottom 16-bit U16 content of Rs2. For the UMULX16 instruction, multiply the top 16-bit U16 content of Rs1 with the bottom 16-bit U16 content of Rs2. At the same time, multiply the bottom 16-bit U16 content of Rs1 with the top 16-bit U16 content of Rs2. The two U32 results are then written into an even/odd pair of registers specified by

Rd(4,1). Rd(4,1), i.e., d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the 32-bit result calculated from the top part of Rs1 and the even 2d register of the pair contains the 32-bit result calculated from the bottom part of Rs1.

#### RV64 Description :

For the UMUL16 instruction, multiply the top 16-bit U16 content of the lower 32-bit word in Rs1 with the top 16-bit U16 content of the lower 32-bit word in Rs2. At the same time, multiply the bottom 16-bit U16 content of the lower 32-bit word in Rs1 with the bottom 16-bit U16 content of the lower 32-bit word in Rs2. For the UMULX16 instruction, multiply the top 16-bit U16 content of the lower 32-bit word in Rs1 with the bottom 16-bit U16 content of the lower 32-bit word in Rs2. At the same time, multiply the bottom 16-bit U16 content of the lower 32-bit word in Rs1 with the top 16-bit U16 content of the lower 32-bit word in Rs2. The two 32-bit U32 results are then written into Rd. The result calculated from the top 16-bit of the lower 32-bit word in Rs1 is written to Rd.W[1]. And the result calculated from the bottom 16-bit of the lower 32-bit word in Rs1 is written to Rd.W[0]

#### Operations:

```
* RV32:
if (is `UMUL16`) {
    op1t = Rs1.H[1]; op2t = Rs2.H[1]; // top
    op1b = Rs1.H[0]; op2b = Rs2.H[0]; // bottom
} else if (is `UMULX16`) {
    op1t = Rs1.H[1]; op2t = Rs2.H[0]; // Rs1 top
    op1b = Rs1.H[0]; op2b = Rs2.H[1]; // Rs1 bottom
}
for ((aop,bop,res) in [(op1t,op2t,rest), (op1b,op2b,resb)]) {
    res = aop u* bop;
}
t_L = CONCAT(Rd(4,1),1'b0); t_H = CONCAT(Rd(4,1),1'b1);
R[t_H] = rest;
R[t_L] = resb;
* RV64:
if (is `UMUL16`) {
    op1t = Rs1.H[1]; op2t = Rs2.H[1]; // top
    op1b = Rs1.H[0]; op2b = Rs2.H[0]; // bottom
} else if (is `UMULX16`) {
    op1t = Rs1.H[1]; op2t = Rs2.H[0]; // Rs1 top
    op1b = Rs1.H[0]; op2b = Rs2.H[1]; // Rs1 bottom
}
for ((aop,bop,res) in [(op1t,op2t,rest), (op1b,op2b,resb)]) {
    res = aop u* bop;
}
Rd.W[1] = rest;
Rd.W[0] = resb;
```

#### Parameters

- **a** – [in] unsigned int type of value stored in a
- **b** – [in] unsigned int type of value stored in b

#### Returns

value stored in unsigned long long type

## SIMD 8-bit Multiply Instructions

```
__STATIC_FORCEINLINE unsigned long __RV_KHM8 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_KHMX8 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long long __RV_SMUL8 (unsigned int a, unsigned int b)

__STATIC_FORCEINLINE unsigned long long __RV_SMULX8 (unsigned int a, unsigned int b)

__STATIC_FORCEINLINE unsigned long long __RV_UMUL8 (unsigned int a, unsigned int b)

__STATIC_FORCEINLINE unsigned long long __RV_UMULX8 (unsigned int a, unsigned int b)
```

### *group* SIMD 8-bit Multiply Instructions

SIMD 8-bit Multiply Instructions.

there are 6 SIMD 8-bit Multiply instructions.

## Functions

```
__STATIC_FORCEINLINE unsigned long __RV_KHM8 (unsigned long a, unsigned long b)
```

KHM8 (SIMD Signed Saturating Q7 Multiply)

Type: SIMD

Syntax:

```
KHM8 Rd, Rs1, Rs2
KHMX8 Rd, Rs1, Rs2
```

**Purpose :**

Do Q7xQ7 element multiplications simultaneously. The Q14 results are then reduced to Q7 numbers again.

**Description :**

For the KHM8 instruction, multiply the top 8-bit Q7 content of 16-bit chunks in Rs1 with the top 8-bit Q7 content of 16-bit chunks in Rs2. At the same time, multiply the bottom 8-bit Q7 content of 16-bit chunks in Rs1 with the bottom 8-bit Q7 content of 16-bit chunks in Rs2. For the KHMX16 instruction, multiply the top 8-bit Q7 content of 16-bit chunks in Rs1 with the bottom 8-bit Q7 content of 16-bit chunks in Rs2. At the same time, multiply the bottom 8-bit Q7 content of 16-bit chunks in Rs1 with the top 8-bit Q7 content of 16-bit chunks in Rs2. The Q14 results are then right-shifted 7-bits and saturated into Q7 values. The Q7 results are then written into Rd. When both the two Q7 inputs of a multiplication are 0x80, saturation will happen. The result will be saturated to 0x7F and the overflow flag OV will be set.

**Operations:**

```
if (is `KHM8`) {
    op1t = Rs1.B[x+1]; op2t = Rs2.B[x+1]; // top
    op1b = Rs1.B[x]; op2b = Rs2.B[x]; // bottom
```

(continues on next page)

(continued from previous page)

```

} else if (is `KHMx8`) {
    op1t = Rs1.H[x+1]; op2t = Rs2.H[x]; // Rs1 top
    op1b = Rs1.H[x]; op2b = Rs2.H[x+1]; // Rs1 bottom
}
for ((aop,bop,res) in [(op1t,op2t,rest), (op1b,op2b,resb)]) {
    if (0x80 != aop | 0x80 != bop) {
        res = (aop s* bop) >> 7;
    } else {
        res= 0x7F;
        OV = 1;
    }
}
Rd.H[x/2] = concat(rest, resb);
for RV32, x=0,2
for RV64, x=0,2,4,6

```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KHMx8 (unsigned long a, unsigned long b)**

KHMx8 (SIMD Signed Saturating Crossed Q7 Multiply)

**Type:** SIMD

**Syntax:**

```

KHM8 Rd, Rs1, Rs2
KHMx8 Rd, Rs1, Rs2

```

**Purpose :**

Do Q7xQ7 element multiplications simultaneously. The Q14 results are then reduced to Q7 numbers again.

**Description :**

For the KHM8 instruction, multiply the top 8-bit Q7 content of 16-bit chunks in Rs1 with the top 8-bit Q7 content of 16-bit chunks in Rs2. At the same time, multiply the bottom 8-bit Q7 content of 16-bit chunks in Rs1 with the bottom 8-bit Q7 content of 16-bit chunks in Rs2. For the KHMx16 instruction, multiply the top 8-bit Q7 content of 16-bit chunks in Rs1 with the bottom 8-bit Q7 content of 16-bit chunks in Rs2. At the same time, multiply the bottom 8-bit Q7 content of 16-bit chunks in Rs1 with the top 8-bit Q7 content of 16-bit chunks in Rs2. The Q14 results are then right-shifted 7-bits and saturated into Q7 values. The Q7 results are then written into Rd. When both the two Q7 inputs of a multiplication are 0x80, saturation will happen. The result will be saturated to 0x7F and the overflow flag OV will be set.

**Operations:**

```

if (is `KHM8`) {
    op1t = Rs1.B[x+1]; op2t = Rs2.B[x+1]; // top
    op1b = Rs1.B[x]; op2b = Rs2.B[x]; // bottom
} else if (is `KHMx8`) {

```

(continues on next page)

(continued from previous page)

```

    op1t = Rs1.H[x+1]; op2t = Rs2.H[x]; // Rs1 top
    op1b = Rs1.H[x]; op2b = Rs2.H[x+1]; // Rs1 bottom
}
for ((aop,bop,res) in [(op1t,op2t,rest), (op1b,op2b,resb)]) {
    if (0x80 != aop | 0x80 != bop) {
        res = (aop s* bop) >> 7;
    } else {
        res= 0x7F;
        OV = 1;
    }
}
Rd.H[x/2] = concat(rest, resb);
for RV32, x=0,2
for RV64, x=0,2,4,6

```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_SMUL8 (unsigned int a, unsigned int b)**

SMUL8 (SIMD Signed 8-bit Multiply)

**Type:** SIMD

**Syntax:**

```

SMUL8 Rd, Rs1, Rs2
SMULX8 Rd, Rs1, Rs2

```

**Purpose :**

Do signed 8-bit multiplications and generate four 16-bit results simultaneously.

**RV32 Description :**

For the SMUL8 instruction, multiply the 8-bit data elements of Rs1 with the corresponding 8-bit data elements of Rs2. For the SMULX8 instruction, multiply the first and second 8-bit data elements of Rs1 with the second and first 8-bit data elements of Rs2. At the same time, multiply the third and fourth 8-bit data elements of Rs1 with the fourth and third 8-bit data elements of Rs2. The four 16-bit results are then written into an even/odd pair of registers specified by Rd(4,1). Rd(4,1), i.e., d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the two 16-bit results calculated from the top part of Rs1 and the even 2d register of the pair contains the two 16-bit results calculated from the bottom part of Rs1.

**RV64 Description :**

For the SMUL8 instruction, multiply the 8-bit data elements of Rs1 with the corresponding 8-bit data elements of Rs2. For the SMULX8 instruction, multiply the first and second 8-bit data elements of Rs1 with the second and first 8-bit data elements of Rs2. At the same time, multiply the third and fourth 8-bit data elements of Rs1 with the fourth and third 8-bit data elements of Rs2. The four 16-bit results are then written into Rd. The Rd.W[1] contains the two 16-bit results calculated from the top part of Rs1 and the Rd.W[0] contains the two 16-bit results calculated from the bottom part of Rs1.

**Operations:**

```

* RV32:
if (is `SMUL8`) {
    op1t[x/2] = Rs1.B[x+1]; op2t[x/2] = Rs2.B[x+1]; // top
    op1b[x/2] = Rs1.B[x]; op2b[x/2] = Rs2.B[x]; // bottom
} else if (is `SMULX8`) {
    op1t[x/2] = Rs1.B[x+1]; op2t[x/2] = Rs2.B[x]; // Rs1 top
    op1b[x/2] = Rs1.B[x]; op2b[x/2] = Rs2.B[x+1]; // Rs1 bottom
}
rest[x/2] = op1t[x/2] s* op2t[x/2];
resb[x/2] = op1b[x/2] s* op2b[x/2];
t_L = CONCAT(Rd(4,1),1'b0); t_H = CONCAT(Rd(4,1),1'b1);
R[t_H].H[1] = rest[1]; R[t_H].H[0] = resb[1];
R[t_L].H[1] = rest[0]; R[t_L].H[0] = resb[0];
x = 0 and 2

* RV64:
if (is `SMUL8`) {
    op1t[x/2] = Rs1.B[x+1]; op2t[x/2] = Rs2.B[x+1]; // top
    op1b[x/2] = Rs1.B[x]; op2b[x/2] = Rs2.B[x]; // bottom
} else if (is `SMULX8`) {
    op1t[x/2] = Rs1.B[x+1]; op2t[x/2] = Rs2.B[x]; // Rs1 top
    op1b[x/2] = Rs1.B[x]; op2b[x/2] = Rs2.B[x+1]; // Rs1 bottom
}
rest[x/2] = op1t[x/2] s* op2t[x/2];
resb[x/2] = op1b[x/2] s* op2b[x/2];
t_L = CONCAT(Rd(4,1),1'b0); t_H = CONCAT(Rd(4,1),1'b1);
Rd.W[1].H[1] = rest[1]; Rd.W[1].H[0] = resb[1];
Rd.W[0].H[1] = rest[0]; Rd.W[0].H[0] = resb[0];
x = 0 and 2

```

**Parameters**

- **a** – [in] unsigned int type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_SMULX8 (unsigned int a, unsigned int b)**

SMULX8 (SIMD Signed Crossed 8-bit Multiply)

**Type:** SIMD

**Syntax:**

```

SMUL8 Rd, Rs1, Rs2
SMULX8 Rd, Rs1, Rs2

```

**Purpose :**

Do signed 8-bit multiplications and generate four 16-bit results simultaneously.

**RV32 Description :**

For the SMUL8 instruction, multiply the 8-bit data elements of Rs1 with the corresponding 8-bit data elements of Rs2. For the SMULX8 instruction, multiply the first and second 8-bit data elements of Rs1 with the second and first 8-bit data elements of Rs2. At the same time, multiply the third and fourth 8-bit data elements of Rs1 with the fourth and third 8-bit data elements of Rs2. The four 16-bit results are then written into an even/odd pair of registers specified by Rd(4,1). Rd(4,1), i.e., d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the two 16-bit results calculated from the top part of Rs1 and the even 2d register of the pair contains the two 16-bit results calculated from the bottom part of Rs1.

#### RV64 Description :

For the SMUL8 instruction, multiply the 8-bit data elements of Rs1 with the corresponding 8-bit data elements of Rs2. For the SMULX8 instruction, multiply the first and second 8-bit data elements of Rs1 with the second and first 8-bit data elements of Rs2. At the same time, multiply the third and fourth 8-bit data elements of Rs1 with the fourth and third 8-bit data elements of Rs2. The four 16-bit results are then written into Rd. The Rd.W[1] contains the two 16-bit results calculated from the top part of Rs1 and the Rd.W[0] contains the two 16-bit results calculated from the bottom part of Rs1.

#### Operations:

```
* RV32:
if (is `SMUL8`) {
    op1t[x/2] = Rs1.B[x+1]; op2t[x/2] = Rs2.B[x+1]; // top
    op1b[x/2] = Rs1.B[x]; op2b[x/2] = Rs2.B[x]; // bottom
} else if (is `SMULX8`) {
    op1t[x/2] = Rs1.B[x+1]; op2t[x/2] = Rs2.B[x]; // Rs1 top
    op1b[x/2] = Rs1.B[x]; op2b[x/2] = Rs2.B[x+1]; // Rs1 bottom
}
rest[x/2] = op1t[x/2] s* op2t[x/2];
resb[x/2] = op1b[x/2] s* op2b[x/2];
t_L = CONCAT(Rd(4,1),1'b0); t_H = CONCAT(Rd(4,1),1'b1);
R[t_H].H[1] = rest[1]; R[t_H].H[0] = resb[1];
R[t_L].H[1] = rest[0]; R[t_L].H[0] = resb[0];
x = 0 and 2

* RV64:
if (is `SMUL8`) {
    op1t[x/2] = Rs1.B[x+1]; op2t[x/2] = Rs2.B[x+1]; // top
    op1b[x/2] = Rs1.B[x]; op2b[x/2] = Rs2.B[x]; // bottom
} else if (is `SMULX8`) {
    op1t[x/2] = Rs1.B[x+1]; op2t[x/2] = Rs2.B[x]; // Rs1 top
    op1b[x/2] = Rs1.B[x]; op2b[x/2] = Rs2.B[x+1]; // Rs1 bottom
}
rest[x/2] = op1t[x/2] s* op2t[x/2];
resb[x/2] = op1b[x/2] s* op2b[x/2];
t_L = CONCAT(Rd(4,1),1'b0); t_H = CONCAT(Rd(4,1),1'b1);
Rd.W[1].H[1] = rest[1]; Rd.W[1].H[0] = resb[1];
Rd.W[0].H[1] = rest[0]; Rd.W[0].H[0] = resb[0];
x = 0 and 2
```

#### Parameters

- **a** – [in] unsigned int type of value stored in a
- **b** – [in] unsigned int type of value stored in b

#### Returns

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_UMUL8 (unsigned int a, unsigned int b)**  
 UMUL8 (SIMD Unsigned 8-bit Multiply)

**Type:** SIMD

**Syntax:**

```
UMUL8 Rd, Rs1, Rs2
UMULX8 Rd, Rs1, Rs2
```

**Purpose :**

Do unsigned 8-bit multiplications and generate four 16-bit results simultaneously.

**RV32 Description :**

For the UMUL8 instruction, multiply the unsigned 8-bit data elements of Rs1 with the corresponding unsigned 8-bit data elements of Rs2. For the UMULX8 instruction, multiply the first and second unsigned 8-bit data elements of Rs1 with the second and first unsigned 8-bit data elements of Rs2. At the same time, multiply the third and fourth unsigned 8-bit data elements of Rs1 with the fourth and third unsigned 8-bit data elements of Rs2. The four 16-bit results are then written into an even/odd pair of registers specified by Rd(4,1). Rd(4,1), i.e., d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the two 16-bit results calculated from the top part of Rs1 and the even 2d register of the pair contains the two 16-bit results calculated from the bottom part of Rs1.

**RV64 Description :**

For the UMUL8 instruction, multiply the unsigned 8-bit data elements of Rs1 with the corresponding unsigned 8-bit data elements of Rs2. For the UMULX8 instruction, multiply the first and second unsigned 8-bit data elements of Rs1 with the second and first unsigned 8-bit data elements of Rs2. At the same time, multiply the third and fourth unsigned 8-bit data elements of Rs1 with the fourth and third unsigned 8-bit data elements of Rs2. The four 16-bit results are then written into Rd. The Rd.W[1] contains the two 16-bit results calculated from the top part of Rs1 and the Rd.W[0] contains the two 16-bit results calculated from the bottom part of Rs1.

**Operations:**

```
* RV32:
if (is `UMUL8`) {
    op1t[x/2] = Rs1.B[x+1]; op2t[x/2] = Rs2.B[x+1]; // top
    op1b[x/2] = Rs1.B[x]; op2b[x/2] = Rs2.B[x]; // bottom
} else if (is `UMULX8`) {
    op1t[x/2] = Rs1.B[x+1]; op2t[x/2] = Rs2.B[x]; // Rs1 top
    op1b[x/2] = Rs1.B[x]; op2b[x/2] = Rs2.B[x+1]; // Rs1 bottom
}
rest[x/2] = op1t[x/2] u* op2t[x/2];
resb[x/2] = op1b[x/2] u* op2b[x/2];
t_L = CONCAT(Rd(4,1),1'b0); t_H = CONCAT(Rd(4,1),1'b1);
R[t_H].H[1] = rest[1]; R[t_H].H[0] = resb[1];
R[t_L].H[1] = rest[0]; R[t_L].H[0] = resb[0];
x = 0 and 2
* RV64:
if (is `UMUL8`) {
    op1t[x/2] = Rs1.B[x+1]; op2t[x/2] = Rs2.B[x+1]; // top
    op1b[x/2] = Rs1.B[x]; op2b[x/2] = Rs2.B[x]; // bottom
} else if (is `UMULX8`) {
```

(continues on next page)



(continued from previous page)

```

    op1t[x/2] = Rs1.B[x+1]; op2t[x/2] = Rs2.B[x]; // Rs1 top
    op1b[x/2] = Rs1.B[x]; op2b[x/2] = Rs2.B[x+1]; // Rs1 bottom
}
rest[x/2] = op1t[x/2] u* op2t[x/2];
resb[x/2] = op1b[x/2] u* op2b[x/2];
t_L = CONCAT(Rd(4,1),1'b0); t_H = CONCAT(Rd(4,1),1'b1);
Rd.W[1].H[1] = rest[1]; Rd.W[1].H[0] = resb[1];
Rd.W[0].H[1] = rest[0]; Rd.W[0].H[0] = resb[0]; x = 0 and 2

```

**Parameters**

- **a** – [in] unsigned int type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_UMULX8 (unsigned int a, unsigned int b)**

UMULX8 (SIMD Unsigned Crossed 8-bit Multiply)

**Type:** SIMD

**Syntax:**

```

UMUL8 Rd, Rs1, Rs2
UMULX8 Rd, Rs1, Rs2

```

**Purpose :**

Do unsigned 8-bit multiplications and generate four 16-bit results simultaneously.

**RV32 Description :**

For the UMUL8 instruction, multiply the unsigned 8-bit data elements of Rs1 with the corresponding unsigned 8-bit data elements of Rs2. For the UMULX8 instruction, multiply the first and second unsigned 8-bit data elements of Rs1 with the second and first unsigned 8-bit data elements of Rs2. At the same time, multiply the third and fourth unsigned 8-bit data elements of Rs1 with the fourth and third unsigned 8-bit data elements of Rs2. The four 16-bit results are then written into an even/odd pair of registers specified by Rd(4,1). Rd(4,1), i.e., d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the two 16-bit results calculated from the top part of Rs1 and the even 2d register of the pair contains the two 16-bit results calculated from the bottom part of Rs1.

**RV64 Description :**

For the UMUL8 instruction, multiply the unsigned 8-bit data elements of Rs1 with the corresponding unsigned 8-bit data elements of Rs2. For the UMULX8 instruction, multiply the first and second unsigned 8-bit data elements of Rs1 with the second and first unsigned 8-bit data elements of Rs2. At the same time, multiply the third and fourth unsigned 8-bit data elements of Rs1 with the fourth and third unsigned 8-bit data elements of Rs2. The four 16-bit results are then written into Rd. The Rd.W[1] contains the two 16-bit results calculated from the top part of Rs1 and the Rd.W[0] contains the two 16-bit results calculated from the bottom part of Rs1.

**Operations:**

```

* RV32:
if (is `UMUL8`) {
    op1t[x/2] = Rs1.B[x+1]; op2t[x/2] = Rs2.B[x+1]; // top
    op1b[x/2] = Rs1.B[x]; op2b[x/2] = Rs2.B[x]; // bottom
} else if (is `UMULX8`) {
    op1t[x/2] = Rs1.B[x+1]; op2t[x/2] = Rs2.B[x]; // Rs1 top
    op1b[x/2] = Rs1.B[x]; op2b[x/2] = Rs2.B[x+1]; // Rs1 bottom
}
rest[x/2] = op1t[x/2] u* op2t[x/2];
resb[x/2] = op1b[x/2] u* op2b[x/2];
t_L = CONCAT(Rd(4,1),1'b0); t_H = CONCAT(Rd(4,1),1'b1);
R[t_H].H[1] = rest[1]; R[t_H].H[0] = resb[1];
R[t_L].H[1] = rest[0]; R[t_L].H[0] = resb[0];
x = 0 and 2

* RV64:
if (is `UMUL8`) {
    op1t[x/2] = Rs1.B[x+1]; op2t[x/2] = Rs2.B[x+1]; // top
    op1b[x/2] = Rs1.B[x]; op2b[x/2] = Rs2.B[x]; // bottom
} else if (is `UMULX8`) {
    op1t[x/2] = Rs1.B[x+1]; op2t[x/2] = Rs2.B[x]; // Rs1 top
    op1b[x/2] = Rs1.B[x]; op2b[x/2] = Rs2.B[x+1]; // Rs1 bottom
}
rest[x/2] = op1t[x/2] u* op2t[x/2];
resb[x/2] = op1b[x/2] u* op2b[x/2];
t_L = CONCAT(Rd(4,1),1'b0); t_H = CONCAT(Rd(4,1),1'b1);
Rd.W[1].H[1] = rest[1]; Rd.W[1].H[0] = resb[1];
Rd.W[0].H[1] = rest[0]; Rd.W[0].H[0] = resb[0]; x = 0 and 2

```

#### Parameters

- **a** – [in] unsigned int type of value stored in a
- **b** – [in] unsigned int type of value stored in b

#### Returns

value stored in unsigned long long type

### SIMD 16-bit Miscellaneous Instructions

```
__STATIC_FORCEINLINE unsigned long __RV_CLRS16 (unsigned long a)
```

```
__STATIC_FORCEINLINE unsigned long __RV_CLO16 (unsigned long a)
```

```
__STATIC_FORCEINLINE unsigned long __RV_CLZ16 (unsigned long a)
```

```
__STATIC_FORCEINLINE unsigned long __RV_KABS16 (unsigned long a)
```

```
__STATIC_FORCEINLINE unsigned long __RV_SMAX16 (unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE unsigned long __RV_SMIN16 (unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE unsigned long __RV_UMAX16 (unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE unsigned long __RV_UMIN16 (unsigned long a, unsigned long b)
```

```
__RV_SCLIP16(a, b)
```

```
__RV_UCLIP16(a, b)
```

### group SIMD 16-bit Miscellaneous Instructions

SIMD 16-bit Miscellaneous Instructions.

there are 10 SIMD 16-bit Misc instructions.

### Defines

```
__RV_SCLIP16(a, b)
```

SCLIP16 (SIMD 16-bit Signed Clip Value)

**Type:** SIMD

**Syntax:**

```
SCLIP16 Rd, Rs1, imm4u[3:0]
```

**Purpose :**

Limit the 16-bit signed integer elements of a register into a signed range simultaneously.

**Description :**

This instruction limits the 16-bit signed integer elements stored in Rs1 into a signed integer range between  $2^{\text{imm4u}}-1$  and  $-2^{\text{imm4u}}$ , and writes the limited results to Rd. For example, if imm4u is 3, the 16-bit input values should be saturated between 7 and -8. If saturation is performed, set OV bit to 1.

**Operations:**

```
src = Rs1.H[x];
if (src > (2^imm4u)-1) {
    src = (2^imm4u)-1;
    OV = 1;
} else if (src < -2^imm4u) {
    src = -2^imm4u;
    OV = 1;
}
Rd.H[x] = src
for RV32: x=1...0,
for RV64: x=3...0
```

### Parameters

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_RV\_UCLIP16(a, b)**

UCLIP16 (SIMD 16-bit Unsigned Clip Value)

**Type:** SIMD

**Syntax:**

```
UCLIP16 Rt, Ra, imm4u
```

**Purpose :**

Limit the 16-bit signed elements of a register into an unsigned range simultaneously.

**Description :**

This instruction limits the 16-bit signed elements stored in Rs1 into an unsigned integer range between 2imm4u-1 and 0, and writes the limited results to Rd. For example, if imm4u is 3, the 16-bit input values should be saturated between 7 and 0. If saturation is performed, set OV bit to 1.

**Operations:**

```
src = Rs1.H[x];
if (src > (2^imm4u)-1) {
    src = (2^imm4u)-1;
    OV = 1;
} else if (src < 0) {
    src = 0;
    OV = 1;
}
Rd.H[x] = src;
for RV32: x=1...0,
for RV64: x=3...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in unsigned long type

**Functions**

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_CLRS16 (unsigned long a)**

CLRS16 (SIMD 16-bit Count Leading Redundant Sign)

**Type:** SIMD

**Syntax:**

```
CLRS16 Rd, Rs1
```

**Purpose :**

Count the number of redundant sign bits of the 16-bit elements of a general register.

**Description :**

Starting from the bits next to the sign bits of the 16-bit elements of Rs1, this instruction counts the number of redundant sign bits and writes the result to the corresponding 16-bit elements of Rd.

**Operations:**

```
snum[x] = Rs1.H[x];
cnt[x] = 0;
for (i = 14 to 0) {
    if (snum[x](i) == snum[x](15)) {
        cnt[x] = cnt[x] + 1;
    } else {
        break;
    }
}
Rd.H[x] = cnt[x];
for RV32: x=1...0
for RV64: x=3...0
```

**Parameters**

**a** – [in] unsigned long type of value stored in a

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_CLO16 (unsigned long a)**

CLO16 (SIMD 16-bit Count Leading One)

**Type:** SIMD

**Syntax:**

CLO16 Rd, Rs1

**Purpose :**

Count the number of leading one bits of the 16-bit elements of a general register.

**Description :**

Starting from the most significant bits of the 16-bit elements of Rs1, this instruction counts the number of leading one bits and writes the results to the corresponding 16-bit elements of Rd.

**Operations:**

```
snum[x] = Rs1.H[x];
cnt[x] = 0;
for (i = 15 to 0) {
    if (snum[x](i) == 1) {
        cnt[x] = cnt[x] + 1;
    } else {
        break;
    }
}
```

(continues on next page)

(continued from previous page)

```

}
Rd.H[x] = cnt[x];
for RV32: x=1...0
for RV64: x=3...0

```

**Parameters**

**a** – [in] unsigned long type of value stored in a

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_CLZ16 (unsigned long a)**

CLZ16 (SIMD 16-bit Count Leading Zero)

**Type:** SIMD

**Syntax:**

```
CLZ16 Rd, Rs1
```

**Purpose :**

Count the number of leading zero bits of the 16-bit elements of a general register.

**Description :**

Starting from the most significant bits of the 16-bit elements of Rs1, this instruction counts the number of leading zero bits and writes the results to the corresponding 16-bit elements of Rd.

**Operations:**

```

snum[x] = Rs1.H[x];
cnt[x] = 0;
for (i = 15 to 0) {
    if (snum[x](i) == 0) {
        cnt[x] = cnt[x] + 1;
    } else {
        break;
    }
}
Rd.H[x] = cnt[x];
for RV32: x=1...0
for RV64: x=3...0

```

**Parameters**

**a** – [in] unsigned long type of value stored in a

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KABS16 (unsigned long a)**

KABS16 (SIMD 16-bit Saturating Absolute)

**Type:** SIMD

**Syntax:**

KABS16 Rd, Rs1

**Purpose :**

Get the absolute value of 16-bit signed integer elements simultaneously.

**Description :**

This instruction calculates the absolute value of 16-bit signed integer elements stored in Rs1 and writes the element results to Rd. If the input number is 0x8000, this instruction generates 0x7fff as the output and sets the OV bit to 1.

**Operations:**

```
src = Rs1.H[x];
if (src == 0x8000) {
    src = 0x7fff;
    OV = 1;
} else if (src[15] == 1)
    src = -src;
}
Rd.H[x] = src;
for RV32: x=1...0,
for RV64: x=3...0
```

**Parameters**

a – [in] unsigned long type of value stored in a

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SMAX16 (unsigned long a, unsigned long b)**

SMAX16 (SIMD 16-bit Signed Maximum)

**Type:** SIMD

**Syntax:**

SMAX16 Rd, Rs1, Rs2

**Purpose :**

Do 16-bit signed integer elements finding maximum operations simultaneously.

**Description :**

This instruction compares the 16-bit signed integer elements in Rs1 with the 16-bit signed integer elements in Rs2 and selects the numbers that is greater than the other one. The selected results are written to Rd.

**Operations:**

```
Rd.H[x] = (Rs1.H[x] > Rs2.H[x])? Rs1.H[x] : Rs2.H[x];
for RV32: x=1...0,
for RV64: x=3...0
```

**Parameters**

• a – [in] unsigned long type of value stored in a

- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SMIN16 (unsigned long a, unsigned long b)**

SMIN16 (SIMD 16-bit Signed Minimum)

**Type:** SIMD

**Syntax:**

SMIN16 Rd, Rs1, Rs2

**Purpose :**

Do 16-bit signed integer elements finding minimum operations simultaneously.

**Description :**

This instruction compares the 16-bit signed integer elements in Rs1 with the 16-bit signed integer elements in Rs2 and selects the numbers that is less than the other one. The selected results are written to Rd.

**Operations:**

Rd.H[x] = (Rs1.H[x] < Rs2.H[x])? Rs1.H[x] : Rs2.H[x];  
for RV32: x=1...0,  
for RV64: x=3...0

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UMAX16 (unsigned long a, unsigned long b)**

UMAX16 (SIMD 16-bit Unsigned Maximum)

**Type:** SIMD

**Syntax:**

UMAX16 Rd, Rs1, Rs2

**Purpose :**

Do 16-bit unsigned integer elements finding maximum operations simultaneously.

**Description :**

This instruction compares the 16-bit unsigned integer elements in Rs1 with the 16-bit unsigned integer elements in Rs2 and selects the numbers that is greater than the other one. The selected results are written to Rd.

**Operations:**



```
Rd.H[x] = (Rs1.H[x] >u Rs2.H[x])? Rs1.H[x] : Rs2.H[x];
for RV32: x=1...0,
for RV64: x=3...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UMIN16 (unsigned long a, unsigned long b)**

UMIN16 (SIMD 16-bit Unsigned Minimum)

**Type:** SIMD

**Syntax:**

```
UMIN16 Rd, Rs1, Rs2
```

**Purpose :**

Do 16-bit unsigned integer elements finding minimum operations simultaneously.

**Description :**

This instruction compares the 16-bit unsigned integer elements in Rs1 with the 16-bit unsigned integer elements in Rs2 and selects the numbers that is less than the other one. The selected results are written to Rd.

**Operations:**

```
Rd.H[x] = (Rs1.H[x] <u Rs2.H[x])? Rs1.H[x] : Rs2.H[x];
for RV32: x=1...0,
for RV64: x=3...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**SIMD 8-bit Miscellaneous Instructions**

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_CLRS8 (unsigned long a)**

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_CLO8 (unsigned long a)**

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_CLZ8 (unsigned long a)**

```
__STATIC_FORCEINLINE unsigned long __RV_KABS8 (unsigned long a)
```

```
__STATIC_FORCEINLINE unsigned long __RV_SMAX8 (unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE unsigned long __RV_SMIN8 (unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE unsigned long __RV_UMAX8 (unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE unsigned long __RV_UMIN8 (unsigned long a, unsigned long b)
```

```
__RV_SCLIP8(a, b)
```

```
__RV_UCLIP8(a, b)
```

### *group* SIMD 8-bit Miscellaneous Instructions

SIMD 8-bit Miscellaneous Instructions.

there are 10 SIMD 8-bit Miscellaneous instructions.

#### Defines

**\_\_RV\_SCLIP8(a, b)**

SCLIP8 (SIMD 8-bit Signed Clip Value)

**Type:** SIMD

**Syntax:**

```
SCLIP8 Rd, Rs1, imm3u[2:0]
```

#### **Purpose :**

Limit the 8-bit signed integer elements of a register into a signed range simultaneously.

#### **Description :**

This instruction limits the 8-bit signed integer elements stored in Rs1 into a signed integer range between  $2^{\text{imm3u}-1}$  and  $-2^{\text{imm3u}}$ , and writes the limited results to Rd. For example, if imm3u is 3, the 8-bit input values should be saturated between 7 and -8. If saturation is performed, set OV bit to 1.

#### **Operations:**

```
src = Rs1.B[x];
if (src > (2^imm3u)-1) {
    src = (2^imm3u)-1;
    OV = 1;
} else if (src < -2^imm3u) {
    src = -2^imm3u;
    OV = 1;
}
Rd.B[x] = src
for RV32: x=3...0,
for RV64: x=7...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_RV\_UCLIP8(a, b)**

UCLIP8 (SIMD 8-bit Unsigned Clip Value)

**Type:** SIMD

**Syntax:**

UCLIP8 Rt, Ra, imm3u

**Purpose :**

Limit the 8-bit signed elements of a register into an unsigned range simultaneously.

**Description :**

This instruction limits the 8-bit signed elements stored in Rs1 into an unsigned integer range between  $2^{\text{imm3u}}-1$  and 0, and writes the limited results to Rd. For example, if imm3u is 3, the 8-bit input values should be saturated between 7 and 0. If saturation is performed, set OV bit to 1.

**Operations:**

```
src = Rs1.H[x];
if (src > (2^imm3u)-1) {
    src = (2^imm3u)-1;
    OV = 1;
} else if (src < 0) {
    src = 0;
    OV = 1;
}
Rd.H[x] = src;
for RV32: x=3...0,
for RV64: x=7...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in unsigned long type

## Functions

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_CLRS8 (unsigned long a)**

CLRS8 (SIMD 8-bit Count Leading Redundant Sign)

**Type:** SIMD

**Syntax:**

CLRS8 Rd, Rs1

**Purpose :**

Count the number of redundant sign bits of the 8-bit elements of a general register.

**Description :**

Starting from the bits next to the sign bits of the 8-bit elements of Rs1, this instruction counts the number of redundant sign bits and writes the result to the corresponding 8-bit elements of Rd.

**Operations:**

```
snum[x] = Rs1.B[x];
cnt[x] = 0;
for (i = 6 to 0) {
    if (snum[x](i) == snum[x](7)) {
        cnt[x] = cnt[x] + 1;
    } else {
        break;
    }
}
Rd.B[x] = cnt[x];
for RV32: x=3...0
for RV64: x=7...0
```

**Parameters**

**a** – [in] unsigned long type of value stored in a

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_CLO8 (unsigned long a)**

CLO8 (SIMD 8-bit Count Leading One)

**Type:** SIMD

**Syntax:**

CLO8 Rd, Rs1

**Purpose :**

Count the number of leading one bits of the 8-bit elements of a general register.

**Description :**

Starting from the most significant bits of the 8-bit elements of Rs1, this instruction counts the number of leading one bits and writes the results to the corresponding 8-bit elements of Rd.

**Operations:**

```

snum[x] = Rs1.B[x];
cnt[x] = 0;
for (i = 7 to 0) {
    if (snum[x](i) == 1) {
        cnt[x] = cnt[x] + 1;
    } else {
        break;
    }
}
Rd.B[x] = cnt[x];
for RV32: x=3...0
for RV64: x=7...0

```

**Parameters**

**a** – [in] unsigned long type of value stored in a

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_CLZ8 (unsigned long a)**

CLZ8 (SIMD 8-bit Count Leading Zero)

**Type:** SIMD

**Syntax:**

CLZ8 Rd, Rs1

**Purpose :**

Count the number of leading zero bits of the 8-bit elements of a general register.

**Description :**

Starting from the most significant bits of the 8-bit elements of Rs1, this instruction counts the number of leading zero bits and writes the results to the corresponding 8-bit elements of Rd.

**Operations:**

```

snum[x] = Rs1.B[x];
cnt[x] = 0;
for (i = 7 to 0) {
    if (snum[x](i) == 0) {
        cnt[x] = cnt[x] + 1;
    } else {
        break;
    }
}
Rd.B[x] = cnt[x];
for RV32: x=3...0
for RV64: x=7...0

```

**Parameters**

**a** – [in] unsigned long type of value stored in a

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KABS8 (unsigned long a)**

KABS8 (SIMD 8-bit Saturating Absolute)

**Type:** SIMD

**Syntax:**

KABS8 Rd, Rs1

**Purpose :**

Get the absolute value of 8-bit signed integer elements simultaneously.

**Description :**

This instruction calculates the absolute value of 8-bit signed integer elements stored in Rs1 and writes the element results to Rd. If the input number is 0x80, this instruction generates 0x7f as the output and sets the OV bit to 1.

**Operations:**

```
src = Rs1.B[x];
if (src == 0x80) {
    src = 0x7f;
    OV = 1;
} else if (src[7] == 1)
    src = -src;
}
Rd.B[x] = src;
for RV32: x=3...0,
for RV64: x=7...0
```

**Parameters**

**a** – [in] unsigned long type of value stored in a

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SMAX8 (unsigned long a, unsigned long b)**

SMAX8 (SIMD 8-bit Signed Maximum)

**Type:** SIMD

**Syntax:**

SMAX8 Rd, Rs1, Rs2

**Purpose :**

Do 8-bit signed integer elements finding maximum operations simultaneously.

**Description :**

This instruction compares the 8-bit signed integer elements in Rs1 with the 8-bit signed integer elements in Rs2 and selects the numbers that is greater than the other one. The selected results are written to Rd.

**Operations:**

```
Rd.B[x] = (Rs1.B[x] > Rs2.B[x])? Rs1.B[x] : Rs2.B[x];
for RV32: x=3...0,
for RV64: x=7...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SMIN8 (unsigned long a, unsigned long b)**

SMIN8 (SIMD 8-bit Signed Minimum)

**Type:** SIMD

**Syntax:**

```
SMIN8 Rd, Rs1, Rs2
```

**Purpose :**

Do 8-bit signed integer elements finding minimum operations simultaneously.

**Description :**

This instruction compares the 8-bit signed integer elements in Rs1 with the 8-bit signed integer elements in Rs2 and selects the numbers that is less than the other one. The selected results are written to Rd.

**Operations:**

```
Rd.B[x] = (Rs1.B[x] < Rs2.B[x])? Rs1.B[x] : Rs2.B[x];
for RV32: x=3...0,
for RV64: x=7...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UMAX8 (unsigned long a, unsigned long b)**

UMAX8 (SIMD 8-bit Unsigned Maximum)

**Type:** SIMD

**Syntax:**

```
UMAX8 Rd, Rs1, Rs2
```

**Purpose :**

Do 8-bit unsigned integer elements finding maximum operations simultaneously.

**Description :**

This instruction compares the 8-bit unsigned integer elements in Rs1 with the four 8-bit unsigned integer elements in Rs2 and selects the numbers that is greater than the other one. The two selected results are written to Rd.

**Operations:**

```
Rd.B[x] = (Rs1.B[x] >u Rs2.B[x])? Rs1.B[x] : Rs2.B[x];  
for RV32: x=3...0,  
for RV64: x=7...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UMIN8 (unsigned long a, unsigned long b)**

UMIN8 (SIMD 8-bit Unsigned Minimum)

**Type:** SIMD

**Syntax:**

```
UMIN8 Rd, Rs1, Rs2
```

**Purpose :**

Do 8-bit unsigned integer elements finding minimum operations simultaneously.

**Description :**

This instruction compares the 8-bit unsigned integer elements in Rs1 with the 8-bit unsigned integer elements in Rs2 and selects the numbers that is less than the other one. The selected results are written to Rd.

**Operations:**

```
Rd.B[x] = (Rs1.B[x] <u Rs2.B[x])? Rs1.B[x] : Rs2.B[x];  
for RV32: x=3...0,  
for RV64: x=7...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type



## SIMD 8-bit Unpacking Instructions

```

__STATIC_FORCEINLINE unsigned long __RV_SUNPKD810 (unsigned long a)

__STATIC_FORCEINLINE unsigned long __RV_SUNPKD820 (unsigned long a)

__STATIC_FORCEINLINE unsigned long __RV_SUNPKD830 (unsigned long a)

__STATIC_FORCEINLINE unsigned long __RV_SUNPKD831 (unsigned long a)

__STATIC_FORCEINLINE unsigned long __RV_SUNPKD832 (unsigned long a)

__STATIC_FORCEINLINE unsigned long __RV_ZUNPKD810 (unsigned long a)

__STATIC_FORCEINLINE unsigned long __RV_ZUNPKD820 (unsigned long a)

__STATIC_FORCEINLINE unsigned long __RV_ZUNPKD830 (unsigned long a)

__STATIC_FORCEINLINE unsigned long __RV_ZUNPKD831 (unsigned long a)

__STATIC_FORCEINLINE unsigned long __RV_ZUNPKD832 (unsigned long a)

```

### group SIMD 8-bit Unpacking Instructions

SIMD 8-bit Unpacking Instructions.

there are 8 SIMD 8-bit Unpacking instructions.

## Functions

```
__STATIC_FORCEINLINE unsigned long __RV_SUNPKD810 (unsigned long a)
```

SUNPKD810 (Signed Unpacking Bytes 1 & 0)

**Type:** DSP

**Syntax:**

```

SUNPKD8xy Rd, Rs1
xy = {10, 20, 30, 31, 32}

```

**Purpose :**

Unpack byte *x* and byte *y* of 32-bit chunks in a register into two 16-bit signed halfwords of 32-bit chunks in a register.

**Description :**

For the SUNPKD8(*x*)(*\*y*\*) instruction, it unpacks byte *x* and byte *y* of 32-bit chunks in Rs1 into two 16-bit signed halfwords and writes the results to the top part and the bottom part of 32-bit chunks in Rd.

**Operations:**

```

Rd.W[m].H[1] = SE16(Rs1.W[m].B[x])
Rd.W[m].H[0] = SE16(Rs1.W[m].B[y])
// SUNPKD810, x=1,y=0
// SUNPKD820, x=2,y=0
// SUNPKD830, x=3,y=0
// SUNPKD831, x=3,y=1
// SUNPKD832, x=3,y=2
for RV32: m=0,
for RV64: m=1..0

```

**Parameters**

**a** – [in] unsigned long type of value stored in a

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SUNPKD820 (unsigned long a)**

SUNPKD820 (Signed Unpacking Bytes 2 & 0)

**Type:** DSP

**Syntax:**

```

SUNPKD8xy Rd, Rs1
xy = {10, 20, 30, 31, 32}

```

**Purpose :**

Unpack byte *x* and byte *y* of 32-bit chunks in a register into two 16-bit signed halfwords of 32-bit chunks in a register.

**Description :**

For the SUNPKD8(*x*)(*\*y*\*) instruction, it unpacks byte *x* and byte *y* of 32-bit chunks in Rs1 into two 16-bit signed halfwords and writes the results to the top part and the bottom part of 32-bit chunks in Rd.

**Operations:**

```

Rd.W[m].H[1] = SE16(Rs1.W[m].B[x])
Rd.W[m].H[0] = SE16(Rs1.W[m].B[y])
// SUNPKD810, x=1,y=0
// SUNPKD820, x=2,y=0
// SUNPKD830, x=3,y=0
// SUNPKD831, x=3,y=1
// SUNPKD832, x=3,y=2
for RV32: m=0,
for RV64: m=1..0

```

**Parameters**

**a** – [in] unsigned long type of value stored in a

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SUNPKD830 (unsigned long a)**

SUNPKD830 (Signed Unpacking Bytes 3 & 0)

**Type:** DSP

**Syntax:**

```
SUNPKD8xy Rd, Rs1
xy = {10, 20, 30, 31, 32}
```

**Purpose :**

Unpack byte *x* and byte *y* of 32-bit chunks in a register into two 16-bit signed halfwords of 32-bit chunks in a register.

**Description :**

For the SUNPKD8(*x*)(\**y*\*) instruction, it unpacks byte *x* and byte *y* of 32-bit chunks in Rs1 into two 16-bit signed halfwords and writes the results to the top part and the bottom part of 32-bit chunks in Rd.

**Operations:**

```
Rd.W[m].H[1] = SE16(Rs1.W[m].B[x])
Rd.W[m].H[0] = SE16(Rs1.W[m].B[y])
// SUNPKD810, x=1,y=0
// SUNPKD820, x=2,y=0
// SUNPKD830, x=3,y=0
// SUNPKD831, x=3,y=1
// SUNPKD832, x=3,y=2
for RV32: m=0,
for RV64: m=1...0
```

**Parameters**

**a** – [in] unsigned long type of value stored in a

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SUNPKD831 (unsigned long a)**

SUNPKD831 (Signed Unpacking Bytes 3 & 1)

**Type:** DSP

**Syntax:**

```
SUNPKD8xy Rd, Rs1
xy = {10, 20, 30, 31, 32}
```

**Purpose :**

Unpack byte *x* and byte *y* of 32-bit chunks in a register into two 16-bit signed halfwords of 32-bit chunks in a register.

**Description :**

For the SUNPKD8(*x*)(\**y*\*) instruction, it unpacks byte *x* and byte *y* of 32-bit chunks in Rs1 into two 16-bit signed halfwords and writes the results to the top part and the bottom part of 32-bit chunks in Rd.

**Operations:**

```

Rd.W[m].H[1] = SE16(Rs1.W[m].B[x])
Rd.W[m].H[0] = SE16(Rs1.W[m].B[y])
// SUNPKD810, x=1,y=0
// SUNPKD820, x=2,y=0
// SUNPKD830, x=3,y=0
// SUNPKD831, x=3,y=1
// SUNPKD832, x=3,y=2
for RV32: m=0,
for RV64: m=1..0

```

**Parameters**

**a** – [in] unsigned long type of value stored in a

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SUNPKD832 (unsigned long a)**

SUNPKD832 (Signed Unpacking Bytes 3 & 2)

**Type:** DSP

**Syntax:**

```

SUNPKD8xy Rd, Rs1
xy = {10, 20, 30, 31, 32}

```

**Purpose :**

Unpack byte *x* and byte *y* of 32-bit chunks in a register into two 16-bit signed halfwords of 32-bit chunks in a register.

**Description :**

For the SUNPKD8(*x*)(*\*y*\*) instruction, it unpacks byte *x* and byte *y* of 32-bit chunks in Rs1 into two 16-bit signed halfwords and writes the results to the top part and the bottom part of 32-bit chunks in Rd.

**Operations:**

```

Rd.W[m].H[1] = SE16(Rs1.W[m].B[x])
Rd.W[m].H[0] = SE16(Rs1.W[m].B[y])
// SUNPKD810, x=1,y=0
// SUNPKD820, x=2,y=0
// SUNPKD830, x=3,y=0
// SUNPKD831, x=3,y=1
// SUNPKD832, x=3,y=2
for RV32: m=0,
for RV64: m=1..0

```

**Parameters**

**a** – [in] unsigned long type of value stored in a

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_ZUNPKD810 (unsigned long a)**

ZUNPKD810 (Unsigned Unpacking Bytes 1 & 0)

**Type:** DSP

**Syntax:**

```
ZUNPKD8xy Rd, Rs1
xy = {10, 20, 30, 31, 32}
```

**Purpose :**

Unpack byte *x* and byte *y* of 32-bit chunks in a register into two 16-bit unsigned halfwords of 32-bit chunks in a register.

**Description :**

For the ZUNPKD8(*x*)(\**y*\*) instruction, it unpacks byte *x* and byte *y* of 32-bit chunks in Rs1 into two 16-bit unsigned halfwords and writes the results to the top part and the bottom part of 32-bit chunks in Rd.

**Operations:**

```
Rd.W[m].H[1] = ZE16(Rs1.W[m].B[x])
Rd.W[m].H[0] = ZE16(Rs1.W[m].B[y])
// ZUNPKD810, x=1,y=0
// ZUNPKD820, x=2,y=0
// ZUNPKD830, x=3,y=0
// ZUNPKD831, x=3,y=1
// ZUNPKD832, x=3,y=2
for RV32: m=0,
for RV64: m=1...0
```

**Parameters**

**a** – [in] unsigned long type of value stored in a

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_ZUNPKD820 (unsigned long a)**

ZUNPKD820 (Unsigned Unpacking Bytes 2 & 0)

**Type:** DSP

**Syntax:**

```
ZUNPKD8xy Rd, Rs1
xy = {10, 20, 30, 31, 32}
```

**Purpose :**

Unpack byte *x* and byte *y* of 32-bit chunks in a register into two 16-bit unsigned halfwords of 32-bit chunks in a register.

**Description :**

For the ZUNPKD8(*x*)(\**y*\*) instruction, it unpacks byte *x* and byte *y* of 32-bit chunks in Rs1 into two 16-bit unsigned halfwords and writes the results to the top part and the bottom part of 32-bit chunks in Rd.

**Operations:**

```

Rd.W[m].H[1] = ZE16(Rs1.W[m].B[x])
Rd.W[m].H[0] = ZE16(Rs1.W[m].B[y])
// ZUNPKD810, x=1,y=0
// ZUNPKD820, x=2,y=0
// ZUNPKD830, x=3,y=0
// ZUNPKD831, x=3,y=1
// ZUNPKD832, x=3,y=2
for RV32: m=0,
for RV64: m=1..0

```

**Parameters**

**a** – [in] unsigned long type of value stored in a

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_ZUNPKD830 (unsigned long a)**

ZUNPKD830 (Unsigned Unpacking Bytes 3 & 0)

**Type:** DSP

**Syntax:**

```

ZUNPKD8xy Rd, Rs1
xy = {10, 20, 30, 31, 32}

```

**Purpose :**

Unpack byte x and byte y of 32-bit chunks in a register into two 16-bit unsigned halfwords of 32-bit chunks in a register.

**Description :**

For the ZUNPKD8(x)(\*y\*) instruction, it unpacks byte *x* and byte *y* of 32-bit chunks in Rs1 into two 16-bit unsigned halfwords and writes the results to the top part and the bottom part of 32-bit chunks in Rd.

**Operations:**

```

Rd.W[m].H[1] = ZE16(Rs1.W[m].B[x])
Rd.W[m].H[0] = ZE16(Rs1.W[m].B[y])
// ZUNPKD810, x=1,y=0
// ZUNPKD820, x=2,y=0
// ZUNPKD830, x=3,y=0
// ZUNPKD831, x=3,y=1
// ZUNPKD832, x=3,y=2
for RV32: m=0,
for RV64: m=1..0

```

**Parameters**

**a** – [in] unsigned long type of value stored in a

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_ZUNPKD831 (unsigned long a)**

ZUNPKD831 (Unsigned Unpacking Bytes 3 & 1)

**Type:** DSP

**Syntax:**

```
ZUNPKD8xy Rd, Rs1
xy = {10, 20, 30, 31, 32}
```

**Purpose :**

Unpack byte *x* and byte *y* of 32-bit chunks in a register into two 16-bit unsigned halfwords of 32-bit chunks in a register.

**Description :**

For the ZUNPKD8(*x*)(*\*y*\*) instruction, it unpacks byte *x* and byte *y* of 32-bit chunks in Rs1 into two 16-bit unsigned halfwords and writes the results to the top part and the bottom part of 32-bit chunks in Rd.

**Operations:**

```
Rd.W[m].H[1] = ZE16(Rs1.W[m].B[x])
Rd.W[m].H[0] = ZE16(Rs1.W[m].B[y])
// ZUNPKD810, x=1,y=0
// ZUNPKD820, x=2,y=0
// ZUNPKD830, x=3,y=0
// ZUNPKD831, x=3,y=1
// ZUNPKD832, x=3,y=2
for RV32: m=0,
for RV64: m=1...0
```

**Parameters**

**a** – [in] unsigned long type of value stored in a

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_ZUNPKD832 (unsigned long a)**

ZUNPKD832 (Unsigned Unpacking Bytes 3 & 2)

**Type:** DSP

**Syntax:**

```
ZUNPKD8xy Rd, Rs1
xy = {10, 20, 30, 31, 32}
```

**Purpose :**

Unpack byte *x* and byte *y* of 32-bit chunks in a register into two 16-bit unsigned halfwords of 32-bit chunks in a register.

**Description :**

For the ZUNPKD8(*x*)(*\*y*\*) instruction, it unpacks byte *x* and byte *y* of 32-bit chunks in Rs1 into two 16-bit unsigned halfwords and writes the results to the top part and the bottom part of 32-bit chunks in Rd.

**Operations:**

```
Rd.W[m].H[1] = ZE16(Rs1.W[m].B[x])
Rd.W[m].H[0] = ZE16(Rs1.W[m].B[y])
// ZUNPKD810, x=1,y=0
// ZUNPKD820, x=2,y=0
// ZUNPKD830, x=3,y=0
// ZUNPKD831, x=3,y=1
// ZUNPKD832, x=3,y=2
for RV32: m=0,
for RV64: m=1..0
```

**Parameters**

**a** – [in] unsigned long type of value stored in a

**Returns**

value stored in unsigned long type

*group* **SIMD Data Processing Instructions**

SIMD Data Processing Instructions.

**Non-SIMD Instructions****Non-SIMD Q15 saturation ALU Instructions**

`__STATIC_FORCEINLINE long __RV_KADDH (int a, int b)`

`__STATIC_FORCEINLINE long __RV_KHMBB (unsigned int a, unsigned int b)`

`__STATIC_FORCEINLINE long __RV_KHMBT (unsigned int a, unsigned int b)`

`__STATIC_FORCEINLINE long __RV_KHMTT (unsigned int a, unsigned int b)`

`__STATIC_FORCEINLINE long __RV_KSUBH (int a, int b)`

`__STATIC_FORCEINLINE unsigned long __RV_UKADDH (unsigned int a, unsigned int b)`

`__STATIC_FORCEINLINE unsigned long __RV_UKSUBH (unsigned int a, unsigned int b)`

*group* **Non-SIMD Q15 saturation ALU Instructions**

Non-SIMD Q15 saturation ALU Instructions.

there are 7 Non-SIMD Q15 saturation ALU Instructions



## Functions

**\_\_STATIC\_FORCEINLINE long \_\_RV\_KADDH (int a, int b)**

KADDH (Signed Addition with Q15 Saturation)

**Type:** DSP

**Syntax:**

KADDH Rd, Rs1, Rs2

**Purpose :**

Add the signed lower 32-bit content of two registers with Q15 saturation.

**Description :**

The signed lower 32-bit content of Rs1 is added with the signed lower 32-bit content of Rs2. And the result is saturated to the 16-bit signed integer range of  $[-2^{15}, 2^{15}-1]$  and then sign-extended and written to Rd. If saturation happens, this instruction sets the OV flag.

**Operations:**

```
tmp = Rs1.W[0] + Rs2.W[0];
if (tmp > 32767) {
    res = 32767;
    OV = 1;
} else if (tmp < -32768) {
    res = -32768;
    OV = 1;
} else {
    res = tmp;
}
Rd = SE(tmp[15:0]);
```

**Parameters**

- **a** – [in] int type of value stored in a
- **b** – [in] int type of value stored in b

**Returns**

value stored in long type

**\_\_STATIC\_FORCEINLINE long \_\_RV\_KHMBB (unsigned int a, unsigned int b)**

KHMBB (Signed Saturating Half Multiply B16 x B16)

**Type:** DSP

**Syntax:**

KHMxy Rd, Rs1, Rs2 (xy = BB, BT, TT)

**Purpose :**

Multiply the signed Q15 number contents of two 16-bit data in the corresponding portion of the lower 32-bit chunk in registers and then right-shift 15 bits to turn the Q30 result into a Q15 number again and saturate the Q15 result into the destination register. If saturation happens, an overflow flag OV will be set.

**Description :**

Multiply the top or bottom 16-bit Q15 content of the lower 32-bit portion in Rs1 with the top or bottom 16-bit Q15 content of the lower 32-bit portion in Rs2. The Q30 result is then right- shifted 15-bits and saturated into a Q15 value. The Q15 value is then sing-extended and written into Rd. When both the two Q15 inputs are 0x8000, saturation will happen. The result will be saturated to 0x7FFF and the overflow flag OV will be set.

**Operations:**

```

aop = Rs1.H[0]; bop = Rs2.H[0]; // KHMBB
aop = Rs1.H[0]; bop = Rs2.H[1]; // KHMBT
aop = Rs1.H[1]; bop = Rs2.H[1]; // KHMTT
If (0x8000 != aop | 0x8000 != bop) {
    Mresult[31:0] = aop * bop;
    res[15:0] = Mresult[30:15];
} else {
    res[15:0] = 0x7FFF;
    OV = 1;
}
Rd = SE32(res[15:0]); // Rv32
Rd = SE64(res[15:0]); // RV64

```

**Parameters**

- **a** – [in] unsigned int type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in long type

**\_\_STATIC\_FORCEINLINE long \_\_RV\_KHMBT (unsigned int a, unsigned int b)**

KHMBT (Signed Saturating Half Multiply B16 x T16)

**Type:** DSP

**Syntax:**

KHMxy Rd, Rs1, Rs2 (xy = BB, BT, TT)

**Purpose :**

Multiply the signed Q15 number contents of two 16-bit data in the corresponding portion of the lower 32-bit chunk in registers and then right-shift 15 bits to turn the Q30 result into a Q15 number again and saturate the Q15 result into the destination register. If saturation happens, an overflow flag OV will be set.

**Description :**

Multiply the top or bottom 16-bit Q15 content of the lower 32-bit portion in Rs1 with the top or bottom 16-bit Q15 content of the lower 32-bit portion in Rs2. The Q30 result is then right- shifted 15-bits and saturated into a Q15 value. The Q15 value is then sing-extended and written into Rd. When both the two Q15 inputs are 0x8000, saturation will happen. The result will be saturated to 0x7FFF and the overflow flag OV will be set.

**Operations:**

```

aop = Rs1.H[0]; bop = Rs2.H[0]; // KHMBB
aop = Rs1.H[0]; bop = Rs2.H[1]; // KHMBT
aop = Rs1.H[1]; bop = Rs2.H[1]; // KHMTT
If (0x8000 != aop | 0x8000 != bop) {
    Mresult[31:0] = aop * bop;
    res[15:0] = Mresult[30:15];
} else {
    res[15:0] = 0x7FFF;
    OV = 1;
}
Rd = SE32(res[15:0]); // Rv32
Rd = SE64(res[15:0]); // RV64

```

#### Parameters

- **a** – [in] unsigned int type of value stored in a
- **b** – [in] unsigned int type of value stored in b

#### Returns

value stored in long type

**\_\_STATIC\_FORCEINLINE long \_\_RV\_KHMTT (unsigned int a, unsigned int b)**

KHMTT (Signed Saturating Half Multiply T16 x T16)

**Type:** DSP

**Syntax:**

KHMxy Rd, Rs1, Rs2 (xy = BB, BT, TT)

#### Purpose :

Multiply the signed Q15 number contents of two 16-bit data in the corresponding portion of the lower 32-bit chunk in registers and then right-shift 15 bits to turn the Q30 result into a Q15 number again and saturate the Q15 result into the destination register. If saturation happens, an overflow flag OV will be set.

#### Description :

Multiply the top or bottom 16-bit Q15 content of the lower 32-bit portion in Rs1 with the top or bottom 16-bit Q15 content of the lower 32-bit portion in Rs2. The Q30 result is then right- shifted 15-bits and saturated into a Q15 value. The Q15 value is then sing-extended and written into Rd. When both the two Q15 inputs are 0x8000, saturation will happen. The result will be saturated to 0x7FFF and the overflow flag OV will be set.

#### Operations:

```

aop = Rs1.H[0]; bop = Rs2.H[0]; // KHMBB
aop = Rs1.H[0]; bop = Rs2.H[1]; // KHMBT
aop = Rs1.H[1]; bop = Rs2.H[1]; // KHMTT
If (0x8000 != aop | 0x8000 != bop) {
    Mresult[31:0] = aop * bop;
    res[15:0] = Mresult[30:15];
} else {
    res[15:0] = 0x7FFF;
    OV = 1;
}

```

(continues on next page)

(continued from previous page)

```

}
Rd = SE32(res[15:0]); // Rv32
Rd = SE64(res[15:0]); // RV64

```

**Parameters**

- **a** – [in] unsigned int type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in long type

**\_\_STATIC\_FORCEINLINE long \_\_RV\_KSUBH (int a, int b)**

KSUBH (Signed Subtraction with Q15 Saturation)

**Type:** DSP

**Syntax:**

```
KSUBH Rd, Rs1, Rs2
```

**Purpose :**

Subtract the signed lower 32-bit content of two registers with Q15 saturation.

**Description :**

The signed lower 32-bit content of Rs2 is subtracted from the signed lower 32-bit content of Rs1. And the result is saturated to the 16-bit signed integer range of  $[-2^{15}, 2^{15}-1]$  and then sign-extended and written to Rd. If saturation happens, this instruction sets the OV flag.

**Operations:**

```

tmp = Rs1.W[0] - Rs2.W[0];
if (tmp > (2^15)-1) {
    res = (2^15)-1;
    OV = 1;
} else if (tmp < -2^15) {
    res = -2^15;
    OV = 1;
} else {
    res = tmp;
}
Rd = SE(res[15:0]);

```

**Parameters**

- **a** – [in] int type of value stored in a
- **b** – [in] int type of value stored in b

**Returns**

value stored in long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UKADDH (unsigned int a, unsigned int b)**

UKADDH (Unsigned Addition with U16 Saturation)

**Type:** DSP

**Syntax:**

```
UKADDH Rd, Rs1, Rs2
```

**Purpose :**

Add the unsigned lower 32-bit content of two registers with U16 saturation.

**Description :**

The unsigned lower 32-bit content of Rs1 is added with the unsigned lower 32-bit content of Rs2. And the result is saturated to the 16-bit unsigned integer range of  $[0, 2^{16}-1]$  and then sign-extended and written to Rd. If saturation happens, this instruction sets the OV flag.

**Operations:**

```
tmp = Rs1.W[0] + Rs2.W[0];
if (tmp > (2^16)-1) {
    tmp = (2^16)-1;
    OV = 1;
}
Rd = SE(tmp[15:0]);
```

**Parameters**

- **a** – [in] unsigned int type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UKSUBH (unsigned int a, unsigned int b)**

UKSUBH (Unsigned Subtraction with U16 Saturation)

**Type:** DSP

**Syntax:**

```
UKSUBH Rd, Rs1, Rs2
```

**Purpose :**

Subtract the unsigned lower 32-bit content of two registers with U16 saturation.

**Description :**

The unsigned lower 32-bit content of Rs2 is subtracted from the unsigned lower 32-bit content of Rs1. And the result is saturated to the 16-bit unsigned integer range of  $[0, 2^{16}-1]$  and then sign-extended and written to Rd. If saturation happens, this instruction sets the OV flag.

**Operations:**

```
tmp = Rs1.W[0] - Rs2.W[0];
if (tmp > (2^16)-1) {
    tmp = (2^16)-1;
    OV = 1;
}
else if (tmp < 0) {
    tmp = 0;
    OV = 1;
}
Rd = SE(tmp[15:0]);
```

**Parameters**

- **a** – [in] unsigned int type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in unsigned long type

**Non-SIMD Q31 saturation ALU Instructions**

`__STATIC_FORCEINLINE unsigned long __RV_KABSW (signed long a)`

`__STATIC_FORCEINLINE long __RV_KADDW (int a, int b)`

`__STATIC_FORCEINLINE long __RV_KDMBB (unsigned int a, unsigned int b)`

`__STATIC_FORCEINLINE long __RV_KDMBT (unsigned int a, unsigned int b)`

`__STATIC_FORCEINLINE long __RV_KDMTT (unsigned int a, unsigned int b)`

`__STATIC_FORCEINLINE long __RV_KDMABB (long t, unsigned int a, unsigned int b)`

`__STATIC_FORCEINLINE long __RV_KDMABT (long t, unsigned int a, unsigned int b)`

`__STATIC_FORCEINLINE long __RV_KDMATT (long t, unsigned int a, unsigned int b)`

`__STATIC_FORCEINLINE long __RV_KSLW (long a, unsigned int b)`

`__STATIC_FORCEINLINE long __RV_KSLRAW (int a, int b)`

`__STATIC_FORCEINLINE long __RV_KSLRAW_U (int a, int b)`

`__STATIC_FORCEINLINE long __RV_KSUBW (int a, int b)`

```
__STATIC_FORCEINLINE unsigned long __RV_UKADDW (unsigned int a, unsigned int b)
```

```
__STATIC_FORCEINLINE unsigned long __RV_UKSUBW (unsigned int a, unsigned int b)
```

```
__RV_KSLLIW(a, b)
```

#### group Non-SIMD Q31 saturation ALU Instructions

Non-SIMD Q31 saturation ALU Instructions.

there are Non-SIMD Q31 saturation ALU Instructions

#### Defines

```
__RV_KSLLIW(a, b)
```

KSLLIW (Saturating Shift Left Logical Immediate for Word)

Type: DSP

Syntax:

```
KSLLIW Rd, Rs1, imm5u
```

#### Purpose :

Do logical left shift operation with saturation on a 32-bit word. The shift amount is an immediate value.

#### Description :

The first word data in Rs1 is left-shifted logically. The shifted out bits are filled with zero and the shift amount is specified by the imm5u constant. Any shifted value greater than  $2^{31}-1$  is saturated to  $2^{31}-1$ . Any shifted value smaller than  $-2^{31}$  is saturated to  $-2^{31}$ . And the saturated result is sign-extended and written to Rd. If any saturation is performed, set OV bit to 1.

#### Operations:

```
sa = imm5u;
res[(31+sa):0] = Rs1.W[0] << sa;
if (res > (2^31)-1) {
    res = 0x7fffffff; OV = 1;
} else if (res < -2^31) {
    res = 0x80000000; OV = 1;
}
Rd[31:0] = res[31:0]; // RV32
Rd[63:0] = SE(res[31:0]); // RV64
```

#### Parameters

- **a** – [in] long type of value stored in a
- **b** – [in] unsigned int type of value stored in b

#### Returns

value stored in long type

## Functions

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KABSW (signed long a)**

KABSW (Scalar 32-bit Absolute Value with Saturation)

**Type:** DSP

**Syntax:**

KABSW Rd, Rs1

**Purpose :**

Get the absolute value of a signed 32-bit integer in a general register.

**Description :**

This instruction calculates the absolute value of a signed 32-bit integer stored in Rs1. The result is sign-extended (for RV64) and written to Rd. This instruction with the minimum negative integer input of 0x80000000 will produce a saturated output of maximum positive integer of 0x7fffffff and the OV flag will be set to 1.

**Operations:**

```
if (Rs1.W[0] >= 0) {
    res = Rs1.W[0];
} else {
    If (Rs1.W[0] == 0x80000000) {
        res = 0x7fffffff;
        OV = 1;
    } else {
        res = -Rs1.W[0];
    }
}
Rd = SE32(res);
```

**Parameters**

**a** – [in] signed long type of value stored in a

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE long \_\_RV\_KADDW (int a, int b)**

KADDW (Signed Addition with Q31 Saturation)

**Type:** DSP

**Syntax:**

KADDW Rd, Rs1, Rs2

**Purpose :**

Add the lower 32-bit signed content of two registers with Q31 saturation.

**Description :**



The lower 32-bit signed content of Rs1 is added with the lower 32-bit signed content of Rs2. And the result is saturated to the 32-bit signed integer range of  $[-2^{31}, 2^{31}-1]$  and then sign-extended and written to Rd. If saturation happens, this instruction sets the OV flag.

#### Operations:

```
tmp = Rs1.W[0] + Rs2.W[0];
if (tmp > (2^31)-1) {
    res = (2^31)-1;
    OV = 1;
} else if (tmp < -2^31) {
    res = -2^31;
    OV = 1;
} else {
    res = tmp;
}
Rd = res[31:0]; // RV32
Rd = SE(res[31:0]) // RV64
```

#### Parameters

- **a** – [in] int type of value stored in a
- **b** – [in] int type of value stored in b

#### Returns

value stored in long type

**\_\_STATIC\_FORCEINLINE long \_\_RV\_KDMBB (unsigned int a, unsigned int b)**

KDMBB (Signed Saturating Double Multiply B16 x B16)

**Type:** DSP

**Syntax:**

KDMxy Rd, Rs1, Rs2 (xy = BB, BT, TT)

#### Purpose :

Multiply the signed Q15 integer contents of two 16-bit data in the corresponding portion of the lower 32-bit chunk in registers and then double and saturate the Q31 result. The result is written into the destination register for RV32 or sign-extended to 64-bits and written into the destination register for RV64. If saturation happens, an overflow flag OV will be set.

#### Description :

Multiply the top or bottom 16-bit Q15 content of the lower 32-bit portion in Rs1 with the top or bottom 16-bit Q15 content of the lower 32-bit portion in Rs2. The Q30 result is then doubled and saturated into a Q31 value. The Q31 value is then written into Rd (sign-extended in RV64). When both the two Q15 inputs are 0x8000, saturation will happen. The result will be saturated to 0x7FFFFFFF and the overflow flag OV will be set.

#### Operations:

```
aop = Rs1.H[0]; bop = Rs2.H[0]; // KDMBB
aop = Rs1.H[0]; bop = Rs2.H[1]; // KDMBT
aop = Rs1.H[1]; bop = Rs2.H[1]; // KDMTT
If (0x8000 != aop | 0x8000 != bop) {
```

(continues on next page)

(continued from previous page)

```

Mresult = aop * bop;
resQ31 = Mresult << 1;
Rd = resQ31; // RV32
Rd = SE(resQ31); // RV64
} else {
resQ31 = 0x7FFFFFFF;
Rd = resQ31; // RV32
Rd = SE(resQ31); // RV64
OV = 1;
}

```

**Parameters**

- **a** – [in] unsigned int type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in long type

**\_\_STATIC\_FORCEINLINE long \_\_RV\_KDMBT (unsigned int a, unsigned int b)**

KDMBT (Signed Saturating Double Multiply B16 x T16)

**Type:** DSP**Syntax:**

KDMxy Rd, Rs1, Rs2 (xy = BB, BT, TT)

**Purpose :**

Multiply the signed Q15 integer contents of two 16-bit data in the corresponding portion of the lower 32-bit chunk in registers and then double and saturate the Q31 result. The result is written into the destination register for RV32 or sign-extended to 64-bits and written into the destination register for RV64. If saturation happens, an overflow flag OV will be set.

**Description :**

Multiply the top or bottom 16-bit Q15 content of the lower 32-bit portion in Rs1 with the top or bottom 16-bit Q15 content of the lower 32-bit portion in Rs2. The Q30 result is then doubled and saturated into a Q31 value. The Q31 value is then written into Rd (sign-extended in RV64). When both the two Q15 inputs are 0x8000, saturation will happen. The result will be saturated to 0x7FFFFFFF and the overflow flag OV will be set.

**Operations:**

```

aop = Rs1.H[0]; bop = Rs2.H[0]; // KDMBB
aop = Rs1.H[0]; bop = Rs2.H[1]; // KDMBT
aop = Rs1.H[1]; bop = Rs2.H[1]; // KDMTT
If (0x8000 != aop | 0x8000 != bop) {
Mresult = aop * bop;
resQ31 = Mresult << 1;
Rd = resQ31; // RV32
Rd = SE(resQ31); // RV64
} else {
resQ31 = 0x7FFFFFFF;

```

(continues on next page)

(continued from previous page)

```

Rd = resQ31; // RV32
Rd = SE(resQ31); // RV64
OV = 1;
}

```

**Parameters**

- **a** – [in] unsigned int type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in long type

**\_\_STATIC\_FORCEINLINE long \_\_RV\_KDMTT (unsigned int a, unsigned int b)**

KDMTT (Signed Saturating Double Multiply T16 x T16)

**Type:** DSP

**Syntax:**

```
KDMxy Rd, Rs1, Rs2 (xy = BB, BT, TT)
```

**Purpose :**

Multiply the signed Q15 integer contents of two 16-bit data in the corresponding portion of the lower 32-bit chunk in registers and then double and saturate the Q31 result. The result is written into the destination register for RV32 or sign-extended to 64-bits and written into the destination register for RV64. If saturation happens, an overflow flag OV will be set.

**Description :**

Multiply the top or bottom 16-bit Q15 content of the lower 32-bit portion in Rs1 with the top or bottom 16-bit Q15 content of the lower 32-bit portion in Rs2. The Q30 result is then doubled and saturated into a Q31 value. The Q31 value is then written into Rd (sign-extended in RV64). When both the two Q15 inputs are 0x8000, saturation will happen. The result will be saturated to 0x7FFFFFFF and the overflow flag OV will be set.

**Operations:**

```

aop = Rs1.H[0]; bop = Rs2.H[0]; // KDMBB
aop = Rs1.H[0]; bop = Rs2.H[1]; // KDMBT
aop = Rs1.H[1]; bop = Rs2.H[1]; // KDMTT
If (0x8000 != aop | 0x8000 != bop) {
    Mresult = aop * bop;
    resQ31 = Mresult << 1;
    Rd = resQ31; // RV32
    Rd = SE(resQ31); // RV64
} else {
    resQ31 = 0x7FFFFFFF;
    Rd = resQ31; // RV32
    Rd = SE(resQ31); // RV64
    OV = 1;
}

```

**Parameters**

- **a** – [in] unsigned int type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in long type

**\_\_STATIC\_FORCEINLINE long \_\_RV\_KDMABB (long t, unsigned int a, unsigned int b)**

KDMABB (Signed Saturating Double Multiply Addition B16 x B16)

**Type:** DSP

**Syntax:**

KDMAxy Rd, Rs1, Rs2 (xy = BB, BT, TT)

**Purpose :**

Multiply the signed Q15 integer contents of two 16-bit data in the corresponding portion of the lower 32-bit chunk in registers and then double and saturate the Q31 result, add the result with the sign-extended lower 32-bit chunk destination register and write the saturated addition result into the destination register. If saturation happens, an overflow flag OV will be set.

**Description :**

Multiply the top or bottom 16-bit Q15 content of the lower 32-bit portion in Rs1 with the top or bottom 16-bit Q15 content of the lower 32-bit portion in Rs2. The Q30 result is then doubled and saturated into a Q31 value. The Q31 value is then added with the content of Rd. If the addition result is beyond the Q31 number range ( $-2^{31} \leq Q31 \leq 2^{31}-1$ ), it is saturated to the range and the OV flag is set to 1. The result after saturation is written to Rd. When both the two Q15 inputs are 0x8000, saturation will happen and the overflow flag OV will be set.

**Operations:**

```
aop = Rs1.H[0]; bop = Rs2.H[0]; // KDMABB
aop = Rs1.H[0]; bop = Rs2.H[1]; // KDMABT
aop = Rs1.H[1]; bop = Rs2.H[1]; // KDMATT
If (0x8000 != aop | 0x8000 != bop) {
    Mresult = aop * bop;
    resQ31 = Mresult << 1;
} else {
    resQ31 = 0x7FFFFFFF;
    OV = 1;
}
resadd = Rd + resQ31; // RV32
resadd = Rd.W[0] + resQ31; // RV64
if (resadd > (2^31)-1) {
    resadd = (2^31)-1;
    OV = 1;
} else if (resadd < -2^31) {
    resadd = -2^31;
    OV = 1;
}
Rd = resadd; // RV32
Rd = SE(resadd); // RV64
```

**Parameters**

- **t** – [in] long type of value stored in t
- **a** – [in] unsigned int type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in long type

**\_\_STATIC\_FORCEINLINE long \_\_RV\_KDMABT (long t, unsigned int a, unsigned int b)**

KDMABT (Signed Saturating Double Multiply Addition B16 x T16)

**Type:** DSP

**Syntax:**

KDMAxy Rd, Rs1, Rs2 (xy = BB, BT, TT)

**Purpose :**

Multiply the signed Q15 integer contents of two 16-bit data in the corresponding portion of the lower 32-bit chunk in registers and then double and saturate the Q31 result, add the result with the sign-extended lower 32-bit chunk destination register and write the saturated addition result into the destination register. If saturation happens, an overflow flag OV will be set.

**Description :**

Multiply the top or bottom 16-bit Q15 content of the lower 32-bit portion in Rs1 with the top or bottom 16-bit Q15 content of the lower 32-bit portion in Rs2. The Q30 result is then doubled and saturated into a Q31 value. The Q31 value is then added with the content of Rd. If the addition result is beyond the Q31 number range ( $-2^{31} \leq Q31 \leq 2^{31}-1$ ), it is saturated to the range and the OV flag is set to 1. The result after saturation is written to Rd. When both the two Q15 inputs are 0x8000, saturation will happen and the overflow flag OV will be set.

**Operations:**

```
aop = Rs1.H[0]; bop = Rs2.H[0]; // KDMABB
aop = Rs1.H[0]; bop = Rs2.H[1]; // KDMABT
aop = Rs1.H[1]; bop = Rs2.H[1]; // KDMATT
If (0x8000 != aop | 0x8000 != bop) {
    Mresult = aop * bop;
    resQ31 = Mresult << 1;
} else {
    resQ31 = 0x7FFFFFFF;
    OV = 1;
}
resadd = Rd + resQ31; // RV32
resadd = Rd.W[0] + resQ31; // RV64
if (resadd > (2^31)-1) {
    resadd = (2^31)-1;
    OV = 1;
} else if (resadd < -2^31) {
    resadd = -2^31;
    OV = 1;
}
Rd = resadd; // RV32
Rd = SE(resadd); // RV64
```

**Parameters**

- **t** – [in] long type of value stored in t
- **a** – [in] unsigned int type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in long type

**\_\_STATIC\_FORCEINLINE long \_\_RV\_KDMATT (long t, unsigned int a, unsigned int b)**

KDMATT (Signed Saturating Double Multiply Addition T16 x T16)

**Type:** DSP

**Syntax:**

KDMAxy Rd, Rs1, Rs2 (xy = BB, BT, TT)

**Purpose :**

Multiply the signed Q15 integer contents of two 16-bit data in the corresponding portion of the lower 32-bit chunk in registers and then double and saturate the Q31 result, add the result with the sign-extended lower 32-bit chunk destination register and write the saturated addition result into the destination register. If saturation happens, an overflow flag OV will be set.

**Description :**

Multiply the top or bottom 16-bit Q15 content of the lower 32-bit portion in Rs1 with the top or bottom 16-bit Q15 content of the lower 32-bit portion in Rs2. The Q30 result is then doubled and saturated into a Q31 value. The Q31 value is then added with the content of Rd. If the addition result is beyond the Q31 number range ( $-2^{31} \leq Q31 \leq 2^{31}-1$ ), it is saturated to the range and the OV flag is set to 1. The result after saturation is written to Rd. When both the two Q15 inputs are 0x8000, saturation will happen and the overflow flag OV will be set.

**Operations:**

```

aop = Rs1.H[0]; bop = Rs2.H[0]; // KDMABB
aop = Rs1.H[0]; bop = Rs2.H[1]; // KDMABT
aop = Rs1.H[1]; bop = Rs2.H[1]; // KDMATT
If (0x8000 != aop | 0x8000 != bop) {
    Mresult = aop * bop;
    resQ31 = Mresult << 1;
} else {
    resQ31 = 0x7FFFFFFF;
    OV = 1;
}
resadd = Rd + resQ31; // RV32
resadd = Rd.W[0] + resQ31; // RV64
if (resadd > (2^31)-1) {
    resadd = (2^31)-1;
    OV = 1;
} else if (resadd < -2^31) {
    resadd = -2^31;
    OV = 1;
}

```

(continues on next page)

(continued from previous page)

```
Rd = resadd; // RV32
Rd = SE(resadd); // RV64
```

**Parameters**

- **t** – [in] long type of value stored in t
- **a** – [in] unsigned int type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in long type

```
__STATIC_FORCEINLINE long __RV_KSLW (long a, unsigned int b)
```

KSLW (Saturating Shift Left Logical for Word)

**Type:** DSP

**Syntax:**

```
KSLW Rd, Rs1, Rs2
```

**Purpose :**

Do logical left shift operation with saturation on a 32-bit word. The shift amount is a variable from a GPR.

**Description :**

The first word data in Rs1 is left-shifted logically. The shifted out bits are filled with zero and the shift amount is specified by the low-order 5-bits of the value in the Rs2 register. Any shifted value greater than  $2^{31}-1$  is saturated to  $2^{31}-1$ . Any shifted value smaller than  $-2^{31}$  is saturated to  $-2^{31}$ . And the saturated result is sign-extended and written to Rd. If any saturation is performed, set OV bit to 1.

**Operations:**

```
sa = Rs2[4:0];
res[(31+sa):0] = Rs1.W[0] << sa;
if (res > (2^31)-1) {
    res = 0x7fffffff; OV = 1;
} else if (res < -2^31) {
    res = 0x80000000; OV = 1;
}
Rd[31:0] = res[31:0]; // RV32
Rd[63:0] = SE(res[31:0]); // RV64
```

**Parameters**

- **a** – [in] long type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in long type

```
__STATIC_FORCEINLINE long __RV_KSLRAW (int a, int b)
```

KSLRAW (Shift Left Logical with Q31 Saturation or Shift Right Arithmetic)

**Type:** DSP**Syntax:**

KSLRAW Rd, Rs1, Rs2

**Purpose :**

Perform a logical left (positive) or arithmetic right (negative) shift operation with Q31 saturation for the left shift on a 32-bit data.

**Description :**

The lower 32-bit content of Rs1 is left-shifted logically or right-shifted arithmetically based on the value of Rs2[5:0]. Rs2[5:0] is in the signed range of [-25, 25-1]. A positive Rs2[5:0] means logical left shift and a negative Rs2[5:0] means arithmetic right shift. The shift amount is the absolute value of Rs2[5:0] clamped to the actual shift range of [0, 31]. The left-shifted result is saturated to the 32-bit signed integer range of  $[-2^{31}, 2^{31}-1]$ . After the shift operation, the final result is bit-31 sign-extended and written to Rd. If any saturation happens, this instruction sets the OV flag. The value of Rs2[31:6] will not affected the operation of this instruction.

**Operations:**

```

if (Rs2[5:0] < 0) {
    sa = -Rs2[5:0];
    sa = (sa == 32)? 31 : sa;
    res[31:0] = Rs1.W[0] >>(arith) sa;
} else {
    sa = Rs2[5:0];
    tmp = Rs1.W[0] <<(logic) sa;
    if (tmp > (2^31)-1) {
        res[31:0] = (2^31)-1;
        OV = 1;
    } else if (tmp < -2^31) {
        res[31:0] = -2^31;
        OV = 1;
    } else {
        res[31:0] = tmp[31:0];
    }
}
Rd = res[31:0]; // RV32
Rd = SE64(res[31:0]); // RV64

```

**Parameters**

- **a** – [in] int type of value stored in a
- **b** – [in] int type of value stored in b

**Returns**

value stored in long type

```
__STATIC_FORCEINLINE long __RV_KSLRAW_U (int a, int b)
```

KSLRAW.u (Shift Left Logical with Q31 Saturation or Rounding Shift Right Arithmetic)

**Type:** DSP**Syntax:**



KSLRAW.u Rd, Rs1, Rs2

**Purpose :**

Perform a logical left (positive) or arithmetic right (negative) shift operation with Q31 saturation for the left shift and a rounding up operation for the right shift on a 32-bit data.

**Description :**

The lower 32-bit content of Rs1 is left-shifted logically or right-shifted arithmetically based on the value of Rs2[5:0]. Rs2[5:0] is in the signed range of [-25, 25-1]. A positive Rs2[5:0] means logical left shift and a negative Rs2[5:0] means arithmetic right shift. The shift amount is the absolute value of Rs2[5:0] clamped to the actual shift range of [0, 31]. The left-shifted result is saturated to the 32-bit signed integer range of  $[-2^{31}, 2^{31}-1]$ . The right-shifted result is added a 1 to the most significant discarded bit position for rounding effect. After the shift, saturation, or rounding, the final result is bit-31 sign-extended and written to Rd. If any saturation happens, this instruction sets the OV flag. The value of Rs2[31:6] will not affect the operation of this instruction.

**Operations:**

```
if (Rs2[5:0] < 0) {
    sa = -Rs2[5:0];
    sa = (sa == 32)? 31 : sa;
    res[31:-1] = SE33(Rs1[31:(sa-1)]) + 1;
    rst[31:0] = res[31:0];
} else {
    sa = Rs2[5:0];
    tmp = Rs1.W[0] <<(logic) sa;
    if (tmp > (2^31)-1) {
        rst[31:0] = (2^31)-1;
        OV = 1;
    } else if (tmp < -2^31) {
        rst[31:0] = -2^31;
        OV = 1;
    } else {
        rst[31:0] = tmp[31:0];
    }
}
Rd = rst[31:0]; // RV32
Rd = SE64(rst[31:0]); // RV64
```

**Parameters**

- **a** – [in] int type of value stored in a
- **b** – [in] int type of value stored in b

**Returns**

value stored in long type

**\_\_STATIC\_FORCEINLINE long \_\_RV\_KSUBW (int a, int b)**

KSUBW (Signed Subtraction with Q31 Saturation)

**Type:** DSP

**Syntax:**

```
KSUBW Rd, Rs1, Rs2
```

**Purpose :**

Subtract the signed lower 32-bit content of two registers with Q31 saturation.

**Description :**

The signed lower 32-bit content of Rs2 is subtracted from the signed lower 32-bit content of Rs1. And the result is saturated to the 32-bit signed integer range of  $[-2^{31}, 2^{31}-1]$  and then sign-extended and written to Rd. If saturation happens, this instruction sets the OV flag.

**Operations:**

```
tmp = Rs1.W[0] - Rs2.W[0];
if (tmp > (2^31)-1) {
    res = (2^31)-1;
    OV = 1;
} else if (tmp < -2^31) {
    res = -2^31;
    OV = 1;
} else {
    res = tmp;
}
Rd = res[31:0]; // RV32
Rd = SE(res[31:0]); // RV64
```

**Parameters**

- **a** – [in] int type of value stored in a
- **b** – [in] int type of value stored in b

**Returns**

value stored in long type

```
__STATIC_FORCEINLINE unsigned long __RV_UKADDW (unsigned int a, unsigned int b)
```

UKADDW (Unsigned Addition with U32 Saturation)

**Type:** DSP

**Syntax:**

```
UKADDW Rd, Rs1, Rs2
```

**Purpose :**

Add the unsigned lower 32-bit content of two registers with U32 saturation.

**Description :**

The unsigned lower 32-bit content of Rs1 is added with the unsigned lower 32-bit content of Rs2. And the result is saturated to the 32-bit unsigned integer range of  $[0, 2^{32}-1]$  and then sign-extended and written to Rd. If saturation happens, this instruction sets the OV flag.

**Operations:**

```

tmp = Rs1.W[0] + Rs2.W[0];
if (tmp > (2^32)-1) {
    tmp[31:0] = (2^32)-1;
    OV = 1;
}
Rd = tmp[31:0]; // RV32
Rd = SE(tmp[31:0]); // RV64

```

**Parameters**

- **a** – [in] unsigned int type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UKSUBW (unsigned int a, unsigned int b)**

UKSUBW (Unsigned Subtraction with U32 Saturation)

**Type:** DSP

**Syntax:**

```
UKSUBW Rd, Rs1, Rs2
```

**Purpose :**

Subtract the unsigned lower 32-bit content of two registers with unsigned 32-bit saturation.

**Description :**

The unsigned lower 32-bit content of Rs2 is subtracted from the unsigned lower 32-bit content of Rs1. And the result is saturated to the 32-bit unsigned integer range of  $[0, 2^{32}-1]$  and then sign-extended and written to Rd. If saturation happens, this instruction sets the OV flag.

**Operations:**

```

tmp = Rs1.W[0] - Rs2.W[0];
if (tmp < 0) {
    tmp[31:0] = 0;
    OV = 1;
}
Rd = tmp[31:0]; // RV32
Rd = SE(tmp[31:0]); // RV64

```

**Parameters**

- **a** – [in] unsigned int type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in unsigned long type

### 32-bit Computation Instructions

```
__STATIC_FORCEINLINE long __RV_MAXW (int a, int b)
```

```
__STATIC_FORCEINLINE long __RV_MINW (int a, int b)
```

```
__STATIC_FORCEINLINE unsigned long long __RV_MULR64 (unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE long long __RV_MULSR64 (long a, long b)
```

```
__STATIC_FORCEINLINE long __RV_RADDW (int a, int b)
```

```
__STATIC_FORCEINLINE long __RV_RSUBW (int a, int b)
```

```
__STATIC_FORCEINLINE unsigned long __RV_URADDW (unsigned int a, unsigned int b)
```

```
__STATIC_FORCEINLINE unsigned long __RV_URSUBW (unsigned int a, unsigned int b)
```

#### *group* 32-bit Computation Instructions

32-bit Computation Instructions

there are 8 32-bit Computation Instructions

### Functions

```
__STATIC_FORCEINLINE long __RV_MAXW (int a, int b)
```

MAXW (32-bit Signed Word Maximum)

**Type:** DSP

**Syntax:**

```
MAXW Rd, Rs1, Rs2
```

**Purpose :**

Get the larger value from the 32-bit contents of two general registers.

**Description :**

This instruction compares two signed 32-bit integers stored in Rs1 and Rs2, picks the larger value as the result, and writes the result to Rd.

**Operations:**

```
if (Rs1.W[0] >= Rs2.W[0]) {  
    Rd = SE(Rs1.W[0]);  
} else {  
    Rd = SE(Rs2.W[0]);  
}
```

**Parameters**

- **a** – [in] int type of value stored in a
- **b** – [in] int type of value stored in b

**Returns**

value stored in long type

```
__STATIC_FORCEINLINE long __RV_MINW (int a, int b)
```

MINW (32-bit Signed Word Minimum)

**Type:** DSP

**Syntax:**

```
MINW Rd, Rs1, Rs2
```

**Purpose :**

Get the smaller value from the 32-bit contents of two general registers.

**Description :**

This instruction compares two signed 32-bit integers stored in Rs1 and Rs2, picks the smaller value as the result, and writes the result to Rd.

**Operations:**

```
if (Rs1.W[0] >= Rs2.W[0]) { Rd = SE(Rs2.W[0]); } else { Rd = SE(Rs1.W[0]); }
```

**Parameters**

- **a** – [in] int type of value stored in a
- **b** – [in] int type of value stored in b

**Returns**

value stored in long type

```
__STATIC_FORCEINLINE unsigned long long __RV_MULR64 (unsigned long a,  
unsigned long b)
```

MULR64 (Multiply Word Unsigned to 64-bit Data)

**Type:** DSP

**Syntax:**

```
MULR64 Rd, Rs1, Rs2
```

**Purpose :**

Multiply the 32-bit unsigned integer contents of two registers and write the 64-bit result.

**RV32 Description :**

This instruction multiplies the 32-bit content of Rs1 with that of Rs2 and writes the 64-bit multiplication result to an even/odd pair of registers containing Rd. Rd(4,1) index d determines the even/odd pair group of the two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the result and the even 2d register of the pair contains the low 32-bit of the result. The lower 32-bit contents of Rs1 and Rs2 are treated as unsigned integers.

**RV64 Description :**

This instruction multiplies the lower 32-bit content of Rs1 with that of Rs2 and writes the 64-bit multiplication result to Rd. The lower 32-bit contents of Rs1 and Rs2 are treated as unsigned integers.

**Operations:**

```
RV32:
Mresult = CONCAT(1'b0, Rs1) u* CONCAT(1'b0, Rs2);
R[Rd(4,1).1(0)][31:0] = Mresult[63:32];
R[Rd(4,1).0(0)][31:0] = Mresult[31:0];
RV64:
Rd = Mresult[63:0];
Mresult = CONCAT(1'b0, Rs1.W[0]) u* CONCAT(1'b0, Rs2.W[0]);
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long long type

```
__STATIC_FORCEINLINE long long __RV_MULSR64 (long a, long b)
```

MULSR64 (Multiply Word Signed to 64-bit Data)

**Type:** DSP

**Syntax:**

```
MULSR64 Rd, Rs1, Rs2
```

**Purpose :**

Multiply the 32-bit signed integer contents of two registers and write the 64-bit result.

**RV32 Description :**

This instruction multiplies the lower 32-bit content of Rs1 with the lower 32-bit content of Rs2 and writes the 64-bit multiplication result to an even/odd pair of registers containing Rd. Rd(4,1) index d determines the even/odd pair group of the two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the result and the even 2d register of the pair contains the low 32-bit of the result. The lower 32-bit contents of Rs1 and Rs2 are treated as signed integers.

**RV64 Description :**

This instruction multiplies the lower 32-bit content of Rs1 with the lower 32-bit content of Rs2 and writes the 64-bit multiplication result to Rd. The lower 32-bit contents of Rs1 and Rs2 are treated as signed integers.

**Operations:**

```
RV32:
Mresult = Ra s* Rb;
R[Rd(4,1).1(0)][31:0] = Mresult[63:32];
R[Rd(4,1).0(0)][31:0] = Mresult[31:0];
RV64:
Mresult = Ra.W[0] s* Rb.W[0];
Rd = Mresult[63:0];
```

**Parameters**

- **a** – [in] long type of value stored in a
- **b** – [in] long type of value stored in b

**Returns**

value stored in long long type

**\_\_STATIC\_FORCEINLINE long \_\_RV\_RADDW (int a, int b)**

RADDW (32-bit Signed Halving Addition)

**Type:** DSP

**Syntax:**

RADDW Rd, Rs1, Rs2

**Purpose :**

Add 32-bit signed integers and the results are halved to avoid overflow or saturation.

**Description :**

This instruction adds the first 32-bit signed integer in Rs1 with the first 32-bit signed integer in Rs2. The result is first arithmetically right-shifted by 1 bit and then sign-extended and written to Rd.

**Examples:**

```
* Rs1 = 0x7FFFFFFF, Rs2 = 0x7FFFFFFF, Rd = 0x7FFFFFFF
* Rs1 = 0x80000000, Rs2 = 0x80000000, Rd = 0x80000000
* Rs1 = 0x40000000, Rs2 = 0x80000000, Rd = 0xE0000000
```

**Operations:**

```
RV32:
Rd[31:0] = (Rs1[31:0] + Rs2[31:0]) s>> 1;
RV64:
resw[31:0] = (Rs1[31:0] + Rs2[31:0]) s>> 1;
Rd[63:0] = SE(resw[31:0]);
```

**Parameters**

- **a** – [in] int type of value stored in a
- **b** – [in] int type of value stored in b

**Returns**

value stored in long type

**\_\_STATIC\_FORCEINLINE long \_\_RV\_RSUBW (int a, int b)**

RSUBW (32-bit Signed Halving Subtraction)

**Type:** DSP

**Syntax:**

RSUBW Rd, Rs1, Rs2

**Purpose :**

Subtract 32-bit signed integers and the result is halved to avoid overflow or saturation.

**Description :**

This instruction subtracts the first 32-bit signed integer in Rs2 from the first 32-bit signed integer in Rs1. The result is first arithmetically right-shifted by 1 bit and then sign-extended and written to Rd.

**Examples:**

```
* Rs1 = 0x7FFFFFFF, Rs2 = 0x80000000, Rd = 0x7FFFFFFF
* Rs1 = 0x80000000, Rs2 = 0x7FFFFFFF, Rd = 0x80000000
* Rs1 = 0x80000000, Rs2 = 0x40000000, Rd = 0xA0000000
```

**Operations:**

```
RV32:
Rd[31:0] = (Rs1[31:0] - Rs2[31:0]) s>> 1;
RV64:
resw[31:0] = (Rs1[31:0] - Rs2[31:0]) s>> 1;
Rd[63:0] = SE(resw[31:0]);
```

**Parameters**

- **a** – [in] int type of value stored in a
- **b** – [in] int type of value stored in b

**Returns**

value stored in long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_URADDW (unsigned int a, unsigned int b)**

URADDW (32-bit Unsigned Halving Addition)

**Type:** DSP

**Syntax:**

```
URADDW Rd, Rs1, Rs2
```

**Purpose :**

Add 32-bit unsigned integers and the results are halved to avoid overflow or saturation.

**Description :**

This instruction adds the first 32-bit unsigned integer in Rs1 with the first 32-bit unsigned integer in Rs2. The result is first logically right-shifted by 1 bit and then sign-extended and written to Rd.

**Examples:**

```
* Ra = 0x7FFFFFFF, Rb = 0x7FFFFFFF Rt = 0x7FFFFFFF
* Ra = 0x80000000, Rb = 0x80000000 Rt = 0x80000000
* Ra = 0x40000000, Rb = 0x80000000 Rt = 0x60000000
```

**Operations:**



```
* RV32:
Rd[31:0] = (Rs1[31:0] + Rs2[31:0]) u>> 1;
* RV64:
resw[31:0] = (Rs1[31:0] + Rs2[31:0]) u>> 1;
Rd[63:0] = SE(resw[31:0]);
```

**Parameters**

- **a** – [in] unsigned int type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_URSUBW (unsigned int a, unsigned int b)**

URSUBW (32-bit Unsigned Halving Subtraction)

**Type:** DSP

**Syntax:**

```
URSUBW Rd, Rs1, Rs2
```

**Purpose :**

Subtract 32-bit unsigned integers and the result is halved to avoid overflow or saturation.

**Description :**

This instruction subtracts the first 32-bit signed integer in Rs2 from the first 32-bit signed integer in Rs1. The result is first logically right-shifted by 1 bit and then sign-extended and written to Rd.

**Examples:**

```
* Ra = 0x7FFFFFFF, Rb = 0x80000000 Rt = 0xFFFFFFFF
* Ra = 0x80000000, Rb = 0x7FFFFFFF Rt = 0x00000000
* Ra = 0x80000000, Rb = 0x40000000 Rt = 0x20000000
```

**Operations:**

```
* RV32:
Rd[31:0] = (Rs1[31:0] - Rs2[31:0]) u>> 1;
* RV64:
resw[31:0] = (Rs1[31:0] - Rs2[31:0]) u>> 1;
Rd[63:0] = SE(resw[31:0]);
```

**Parameters**

- **a** – [in] unsigned int type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in unsigned long type

## OV (Overflow) flag Set/Clear Instructions

```
__STATIC_FORCEINLINE void __RV_CLROV (void)
```

```
__STATIC_FORCEINLINE unsigned long __RV_RDOV (void)
```

### group OV (Overflow) flag Set/Clear Instructions

OV (Overflow) flag Set/Clear Instructions.

The following table lists the user instructions related to Overflow (OV) flag manipulation. there are 2 OV (Overflow) flag Set/Clear Instructions

### Functions

```
__STATIC_FORCEINLINE void __RV_CLROV (void)
```

CLROV (Clear OV flag)

**Type:** DSP

**Syntax:**

```
CLROV # pseudo mnemonic
```

**Purpose :**

This pseudo instruction is an alias to CSRRCI x0, ucode, 1 instruction.

```
__STATIC_FORCEINLINE unsigned long __RV_RDOV (void)
```

RDOV (Read OV flag)

**Type:** DSP

**Syntax:**

```
RDOV Rd # pseudo mnemonic
```

**Purpose :**

This pseudo instruction is an alias to CSRR Rd, ucode instruction which maps to the real instruction of CSRRS Rd, ucode, x0.

**Returns**

value stored in unsigned long type

## Non-SIMD Miscellaneous Instructions

`__STATIC_FORCEINLINE long __RV_AVE (long a, long b)`

`__STATIC_FORCEINLINE unsigned long __RV_BITREV (unsigned long a, unsigned long b)`

`__STATIC_FORCEINLINE unsigned long __RV_BPICK (unsigned long a, unsigned long b, unsigned long c)`

`__STATIC_FORCEINLINE unsigned long __RV_MADDR32 (unsigned long t, unsigned long a, unsigned long b)`

`__STATIC_FORCEINLINE unsigned long __RV_MSUBR32 (unsigned long t, unsigned long a, unsigned long b)`

`__STATIC_FORCEINLINE long __RV_SRA_U (long a, unsigned int b)`

`__STATIC_FORCEINLINE unsigned long __RV_SWAP8 (unsigned long a)`

`__STATIC_FORCEINLINE unsigned long __RV_SWAP16 (unsigned long a)`

`__STATIC_FORCEINLINE unsigned long __RV_WEXT (long long a, unsigned int b)`

`__RV_BITREVI(a, b)`

`__RV_INSB(t, a, b)`

`__RV_SRAI_U(a, b)`

`__RV_WEXTI(a, b)`

### *group* Non-SIMD Miscellaneous Instructions

Non-SIMD Miscellaneous Instructions.

There are 13 Miscellaneous Instructions here.

## Defines

`__RV_BITREVI(a, b)`

BITREVI (Bit Reverse Immediate)

**Type:** DSP

**Syntax:**

(RV32) BITREVI Rd, Rs1, imm[4:0]

(RV64) BITREVI Rd, Rs1, imm[5:0]

**Purpose :**

Reverse the bit positions of the source operand within a specified width starting from bit 0. The reversed width is an immediate value.

**Description :**

This instruction reverses the bit positions of the content of Rs1. The reversed bit width is calculated as imm[4:0]+1 (RV32) or imm[5:0]+1 (RV64). The upper bits beyond the reversed width are filled with zeros. After the bit reverse operation, the result is written to Rd.

**Operations:**

```
msb = imm[4:0]; (RV32)
msb = imm[5:0]; (RV64)
rev[0:msb] = Rs1[msb:0];
Rd = ZE(rev[msb:0]);
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_RV\_INSB**(t, a, b)

INSB (Insert Byte)

**Type:** DSP

**Syntax:**

```
(RV32) INSB Rd, Rs1, imm[1:0]
(RV64) INSB Rd, Rs1, imm[2:0]
```

**Purpose :**

Insert byte 0 of a 32-bit or 64-bit register into one of the byte elements of another register.

**Description :**

This instruction inserts byte 0 of Rs1 into byte imm[1:0] (RV32) or imm[2:0] (RV64) of Rd.

**Operations:**

```
bpos = imm[1:0]; (RV32)
bpos = imm[2:0]; (RV64)
Rd.B[bpos] = Rs1.B[0]
```

**Parameters**

- **t** – [in] unsigned long type of value stored in t
- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_RV\_SRAI\_U(a, b)**

SRAI.u (Rounding Shift Right Arithmetic Immediate)

**Type:** DSP**Syntax:**

```
SRAI.u Rd, Rs1, imm6u[4:0] (RV32)
SRAI.u Rd, Rs1, imm6u[5:0] (RV64)
```

**Purpose :**

Perform an arithmetic right shift operation with rounding. The shift amount is an immediate value.

**Description :**

This instruction right-shifts the content of Rs1 arithmetically. The shifted out bits are filled with the sign-bit and the shift amount is specified by the imm6u[4:0] (RV32) or imm6u[5:0] (RV64) constant . For the rounding operation, a value of 1 is added to the most significant discarded bit of the data to calculate the final result. And the result is written to Rd.

**Operations:**

```
* RV32:
sa = imm6u[4:0];
if (sa > 0) {
    res[31:-1] = SE33(Rs1[31:(sa-1)]) + 1;
    Rd = res[31:0];
} else {
    Rd = Rs1;
}
* RV64:
sa = imm6u[5:0];
if (sa > 0) {
    res[63:-1] = SE65(Rs1[63:(sa-1)]) + 1;
    Rd = res[63:0];
} else {
    Rd = Rs1;
}
```

**Parameters**

- **a** – [in] long type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in long type

**\_\_RV\_WEXTI(a, b)**

WEXTI (Extract Word from 64-bit Immediate)

**Type:** DSP**Syntax:**

```
WEXTI Rd, Rs1, #LSBLoc
```

**Purpose :**

Extract a 32-bit word from a 64-bit value stored in an even/odd pair of registers (RV32) or a register (RV64) starting from a specified immediate LSB bit position.

**RV32 Description :**

This instruction extracts a 32-bit word from a 64-bit value of an even/odd pair of registers specified by Rs1(4,1) starting from a specified immediate LSB bit position, #LSBloc. The extracted word is written to Rd. Rs1(4,1), i.e., d, determines the even/odd pair group of the two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the 64-bit value and the even 2d register of the pair contains the low 32-bit of the 64-bit value.

**RV64 Description :**

This instruction extracts a 32-bit word from a 64-bit value in Rs1 starting from a specified immediate LSB bit position, #LSBloc. The extracted word is sign-extended and written to lower 32-bit of Rd.

**Operations:**

```
* RV32:
Idx0 = CONCAT(Rs1(4,1), 1'b0); Idx1 = CONCAT(Rs2(4,1), 1'b1);
src[63:0] = Concat(R[Idx1], R[Idx0]);
Rd = src[31+LSBloc:LSBloc];
* RV64:
ExtractW = Rs1[31+LSBloc:LSBloc];
Rd = SE(ExtractW)
```

**Parameters**

- **a** – [in] long long type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in unsigned long type

**Functions**

**\_\_STATIC\_FORCEINLINE long \_\_RV\_AVE (long a, long b)**

AVE (Average with Rounding)

**Type:** DSP

**Syntax:**

AVE Rd, Rs1, Rs2

**Purpose :**

Calculate the average of the contents of two general registers.

**Description :**

This instruction calculates the average value of two signed integers stored in Rs1 and Rs2, rounds up a half-integer result to the nearest integer, and writes the result to Rd.

**Operations:**

```

Sum = CONCAT(Rs1[MSB],Rs1[MSB:0]) + CONCAT(Rs2[MSB],Rs2[MSB:0]) + 1;
Rd = Sum[(MSB+1):1];
for RV32: MSB=31,
for RV64: MSB=63

```

**Parameters**

- **a** – [in] long type of value stored in a
- **b** – [in] long type of value stored in b

**Returns**

value stored in long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_BITREV (unsigned long a, unsigned long b)**

BITREV (Bit Reverse)

**Type:** DSP

**Syntax:**

```
BITREV Rd, Rs1, Rs2
```

**Purpose :**

Reverse the bit positions of the source operand within a specified width starting from bit 0. The reversed width is a variable from a GPR.

**Description :**

This instruction reverses the bit positions of the content of Rs1. The reversed bit width is calculated as Rs2[4:0]+1 (RV32) or Rs2[5:0]+1 (RV64). The upper bits beyond the reversed width are filled with zeros. After the bit reverse operation, the result is written to Rd.

**Operations:**

```

msb = Rs2[4:0]; (for RV32)
msb = Rs2[5:0]; (for RV64)
rev[0:msb] = Rs1[msb:0];
Rd = ZE(rev[msb:0]);

```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_BPICK (unsigned long a, unsigned long b, unsigned long c)**

BPICK (Bit-wise Pick)

**Type:** DSP

**Syntax:**

```
BPICK Rd, Rs1, Rs2, Rc
```

**Purpose :**

Select from two source operands based on a bit mask in the third operand.

**Description :**

This instruction selects individual bits from Rs1 or Rs2, based on the bit mask value in Rc. If a bit in Rc is 1, the corresponding bit is from Rs1; otherwise, the corresponding bit is from Rs2. The selection results are written to Rd.

**Operations:**

```
Rd[x] = Rc[x] ? Rs1[x] : Rs2[x];
for RV32, x=31..0
for RV64, x=63..0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b
- **c** – [in] unsigned long type of value stored in c

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_MADDR32 (unsigned long t, unsigned long a, unsigned long b)**

MADDR32 (Multiply and Add to 32-Bit Word)

**Type:** DSP

**Syntax:**

```
MADDR32 Rd, Rs1, Rs2
```

**Purpose :**

Multiply the 32-bit contents of two registers and add the lower 32-bit multiplication result to the 32-bit content of a destination register. Write the final result back to the destination register.

**Description :**

This instruction multiplies the lower 32-bit content of Rs1 with that of Rs2. It adds the lower 32-bit multiplication result to the lower 32-bit content of Rd and writes the final result (RV32) or sign-extended result (RV64) back to Rd. The contents of Rs1 and Rs2 can be either signed or unsigned integers.

**Operations:**

```
RV32:
Mresult = Rs1 * Rs2;
Rd = Rd + Mresult.W[0];
RV64:
Mresult = Rs1.W[0] * Rs2.W[0];
tres[31:0] = Rd.W[0] + Mresult.W[0];
Rd = SE64(tres[31:0]);
```



**Parameters**

- **t** – [in] unsigned long type of value stored in t
- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_MSUBR32 (unsigned long t, unsigned long a, unsigned long b)**

MSUBR32 (Multiply and Subtract from 32-Bit Word)

**Type:** DSP

**Syntax:**

```
MSUBR32 Rd, Rs1, Rs2
```

**Purpose :**

Multiply the 32-bit contents of two registers and subtract the lower 32-bit multiplication result from the 32-bit content of a destination register. Write the final result back to the destination register.

**Description :**

This instruction multiplies the lower 32-bit content of Rs1 with that of Rs2, subtracts the lower 32-bit multiplication result from the lower 32-bit content of Rd, then writes the final result (RV32) or sign-extended result (RV64) back to Rd. The contents of Rs1 and Rs2 can be either signed or unsigned integers.

**Operations:**

```
RV32:
Mresult = Rs1 * Rs2;
Rd = Rd - Mresult.W[0];
RV64:
Mresult = Rs1.W[0] * Rs2.W[0];
tres[31:0] = Rd.W[0] - Mresult.W[0];
Rd = SE64(tres[31:0]);
```

**Parameters**

- **t** – [in] unsigned long type of value stored in t
- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE long \_\_RV\_SRA\_U (long a, unsigned int b)**

SRA.u (Rounding Shift Right Arithmetic)

**Type:** DSP

**Syntax:**

```
SRA.u Rd, Rs1, Rs2
```

**Purpose :**

Perform an arithmetic right shift operation with rounding. The shift amount is a variable from a GPR.

**Description :**

This instruction right-shifts the content of Rs1 arithmetically. The shifted out bits are filled with the sign-bit and the shift amount is specified by the low-order 5-bits (RV32) or 6-bits (RV64) of the Rs2 register. For the rounding operation, a value of 1 is added to the most significant discarded bit of the data to calculate the final result. And the result is written to Rd.

**Operations:**

```
* RV32:
sa = Rs2[4:0];
if (sa > 0) {
    res[31:-1] = SE33(Rs1[31:(sa-1)]) + 1;
    Rd = res[31:0];
} else {
    Rd = Rs1;
}
* RV64:
sa = Rs2[5:0];
if (sa > 0) {
    res[63:-1] = SE65(Rs1[63:(sa-1)]) + 1;
    Rd = res[63:0];
} else {
    Rd = Rs1;
}
```

**Parameters**

- **a** – [in] long type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in long type

```
__STATIC_FORCEINLINE unsigned long __RV_SWAP8 (unsigned long a)
```

SWAP8 (Swap Byte within Halfword)

**Type:** DSP

**Syntax:**

```
SWAP8 Rd, Rs1
```

**Purpose :**

Swap the bytes within each halfword of a register.

**Description :**

This instruction swaps the bytes within each halfword of Rs1 and writes the result to Rd.

**Operations:**

```
Rd.H[x] = CONCAT(Rs1.H[x][7:0],Rs1.H[x][15:8]);
for RV32: x=1...0,
for RV64: x=3...0
```

**Parameters**

**a** – [in] unsigned long type of value stored in a

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SWAP16 (unsigned long a)**

SWAP16 (Swap Halfword within Word)

**Type:** DSP

**Syntax:**

```
SWAP16 Rd, Rs1
```

**Purpose :**

Swap the 16-bit halfwords within each word of a register.

**Description :**

This instruction swaps the 16-bit halfwords within each word of Rs1 and writes the result to Rd.

**Operations:**

```
Rd.W[x] = CONCAT(Rs1.W[x][15:0],Rs1.H[x][31:16]);
for RV32: x=0,
for RV64: x=1...0
```

**Parameters**

**a** – [in] unsigned long type of value stored in a

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_WEXT (long long a, unsigned int b)**

WEXT (Extract Word from 64-bit)

**Type:** DSP

**Syntax:**

```
WEXT Rd, Rs1, Rs2
```

**Purpose :**

Extract a 32-bit word from a 64-bit value stored in an even/odd pair of registers (RV32) or a register (RV64) starting from a specified LSB bit position in a register.

**RV32 Description :**

This instruction extracts a 32-bit word from a 64-bit value of an even/odd pair of registers specified by Rs1(4,1) starting from a specified LSB bit position, specified in Rs2[4:0]. The extracted word is written to Rd. Rs1(4,1), i.e., d, determines the even/odd pair group of the two registers. Specifically, the register

pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the 64-bit value and the even 2d register of the pair contains the low 32-bit of the 64-bit value.

**Operations:**

```
* RV32:
Idx0 = CONCAT(Rs1(4,1),1'b0); Idx1 = CONCAT(Rs1(4,1),1'b1);
src[63:0] = Concat(R[Idx1], R[Idx0]);
LSBloc = Rs2[4:0];
Rd = src[31+LSBloc:LSBloc];
* RV64:
LSBloc = Rs2[4:0];
ExtractW = Rs1[31+LSBloc:LSBloc];
Rd = SE(ExtractW)
```

**Parameters**

- **a** – [in] long long type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in unsigned long type

*group* **Non-SIMD Instructions**

Non-SIMD Instructions.

**Partial-SIMD Data Processing Instructions****SIMD 16-bit Packing Instructions**

```
__STATIC_FORCEINLINE unsigned long __RV_PKBB16 (unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE unsigned long __RV_PKBT16 (unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE unsigned long __RV_PKTT16 (unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE unsigned long __RV_PKTB16 (unsigned long a, unsigned long b)
```

*group* **SIMD 16-bit Packing Instructions**

SIMD 16-bit Packing Instructions.

there are 4 SIMD16-bit Packing Instructions.

## Functions

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_PKBB16 (unsigned long a, unsigned long b)**

PKBB16 (Pack Two 16-bit Data from Both Bottom Half)

**Type:** DSP

**Syntax:**

```
PKBB16 Rd, Rs1, Rs2
PKBT16 Rd, Rs1, Rs2
PKTT16 Rd, Rs1, Rs2
PKTB16 Rd, Rs1, Rs2
```

**Purpose :**

Pack 16-bit data from 32-bit chunks in two registers.

- PKBB16: bottom.bottom
- PKBT16 bottom.top
- PKTT16 top.top
- PKTB16 top.bottom

**Description :**

(PKBB16) moves Rs1.W[x][15:0] to Rd.W[x][31:16] and moves Rs2.W[x][15:0] to Rd.W[x][15:0].  
 (PKBT16) moves Rs1.W[x][15:0] to Rd.W[x][31:16] and moves Rs2.W[x][31:16] to Rd.W[x][15:0].  
 (PKTT16) moves Rs1.W[x][31:16] to Rd.W[x][31:16] and moves Rs2.W[x][31:16] to Rd.W[x][15:0].  
 (PKTB16) moves Rs1.W[x][31:16] to Rd.W[x][31:16] and moves Rs2.W[x][15:0] to Rd.W[x][15:0].

**Operations:**

```
Rd.W[x][31:0] = CONCAT(Rs1.W[x][15:0], Rs2.W[x][15:0]); // PKBB16
Rd.W[x][31:0] = CONCAT(Rs1.W[x][15:0], Rs2.W[x][31:16]); // PKBT16
Rd.W[x][31:0] = CONCAT(Rs1.W[x][31:16], Rs2.W[x][15:0]); // PKTB16
Rd.W[x][31:0] = CONCAT(Rs1.W[x][31:16], Rs2.W[x][31:16]); // PKTT16
for RV32: x=0,
for RV64: x=1...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_PKBT16 (unsigned long a, unsigned long b)**

PKBT16 (Pack Two 16-bit Data from Bottom and Top Half)

**Type:** DSP

**Syntax:**

```
PKBB16 Rd, Rs1, Rs2
PKBT16 Rd, Rs1, Rs2
PKTT16 Rd, Rs1, Rs2
PKTB16 Rd, Rs1, Rs2
```

**Purpose :**

Pack 16-bit data from 32-bit chunks in two registers.

- PKBB16: bottom.bottom
- PKBT16 bottom.top
- PKTT16 top.top
- PKTB16 top.bottom

**Description :**

(PKBB16) moves Rs1.W[x][15:0] to Rd.W[x][31:16] and moves Rs2.W[x] [15:0] to Rd.W[x] [15:0].  
 (PKBT16) moves Rs1.W[x] [15:0] to Rd.W[x] [31:16] and moves Rs2.W[x] [31:16] to Rd.W[x] [15:0].  
 (PKTT16) moves Rs1.W[x] [31:16] to Rd.W[x] [31:16] and moves Rs2.W[x] [31:16] to Rd.W[x] [15:0].  
 (PKTB16) moves Rs1.W[x] [31:16] to Rd.W[x] [31:16] and moves Rs2.W[x] [15:0] to Rd.W[x] [15:0].

**Operations:**

```
Rd.W[x][31:0] = CONCAT(Rs1.W[x][15:0], Rs2.W[x][15:0]); // PKBB16
Rd.W[x][31:0] = CONCAT(Rs1.W[x][15:0], Rs2.W[x][31:16]); // PKBT16
Rd.W[x][31:0] = CONCAT(Rs1.W[x][31:16], Rs2.W[x][15:0]); // PKTB16
Rd.W[x][31:0] = CONCAT(Rs1.W[x][31:16], Rs2.W[x][31:16]); // PKTT16
for RV32: x=0,
for RV64: x=1..0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_PKTT16 (unsigned long a, unsigned long b)**

PKTT16 (Pack Two 16-bit Data from Both Top Half)

**Type:** DSP

**Syntax:**

```
PKBB16 Rd, Rs1, Rs2
PKBT16 Rd, Rs1, Rs2
PKTT16 Rd, Rs1, Rs2
PKTB16 Rd, Rs1, Rs2
```

**Purpose :**

Pack 16-bit data from 32-bit chunks in two registers.

- PKBB16: bottom.bottom
- PKBT16 bottom.top

- PKTT16 top.top
- PKTB16 top.bottom

**Description :**

(PKBB16) moves Rs1.W[x][15:0] to Rd.W[x][31:16] and moves Rs2.W[x] [15:0] to Rd.W[x] [15:0].  
 (PKBT16) moves Rs1.W[x] [15:0] to Rd.W[x] [31:16] and moves Rs2.W[x] [31:16] to Rd.W[x] [15:0].  
 (PKTT16) moves Rs1.W[x] [31:16] to Rd.W[x] [31:16] and moves Rs2.W[x] [31:16] to Rd.W[x] [15:0].  
 (PKTB16) moves Rs1.W[x] [31:16] to Rd.W[x] [31:16] and moves Rs2.W[x] [15:0] to Rd.W[x] [15:0].

**Operations:**

```
Rd.W[x][31:0] = CONCAT(Rs1.W[x][15:0], Rs2.W[x][15:0]); // PKBB16
Rd.W[x][31:0] = CONCAT(Rs1.W[x][15:0], Rs2.W[x][31:16]); // PKBT16
Rd.W[x][31:0] = CONCAT(Rs1.W[x][31:16], Rs2.W[x][15:0]); // PKTB16
Rd.W[x][31:0] = CONCAT(Rs1.W[x][31:16], Rs2.W[x][31:16]); // PKTT16
for RV32: x=0,
for RV64: x=1...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_PKTB16 (unsigned long a, unsigned long b)**

PKTB16 (Pack Two 16-bit Data from Top and Bottom Half)

**Type:** DSP

**Syntax:**

```
PKBB16 Rd, Rs1, Rs2
PKBT16 Rd, Rs1, Rs2
PKTT16 Rd, Rs1, Rs2
PKTB16 Rd, Rs1, Rs2
```

**Purpose :**

Pack 16-bit data from 32-bit chunks in two registers.

- PKBB16: bottom.bottom
- PKBT16 bottom.top
- PKTT16 top.top
- PKTB16 top.bottom

**Description :**

(PKBB16) moves Rs1.W[x][15:0] to Rd.W[x][31:16] and moves Rs2.W[x] [15:0] to Rd.W[x] [15:0].  
 (PKBT16) moves Rs1.W[x] [15:0] to Rd.W[x] [31:16] and moves Rs2.W[x] [31:16] to Rd.W[x] [15:0].  
 (PKTT16) moves Rs1.W[x] [31:16] to Rd.W[x] [31:16] and moves Rs2.W[x] [31:16] to Rd.W[x] [15:0].  
 (PKTB16) moves Rs1.W[x] [31:16] to Rd.W[x] [31:16] and moves Rs2.W[x] [15:0] to Rd.W[x] [15:0].

**Operations:**

```
Rd.W[x][31:0] = CONCAT(Rs1.W[x][15:0], Rs2.W[x][15:0]); // PKBB16
Rd.W[x][31:0] = CONCAT(Rs1.W[x][15:0], Rs2.W[x][31:16]); // PKBT16
Rd.W[x][31:0] = CONCAT(Rs1.W[x][31:16], Rs2.W[x][15:0]); // PKTB16
Rd.W[x][31:0] = CONCAT(Rs1.W[x][31:16], Rs2.W[x][31:16]); // PKTT16
for RV32: x=0,
for RV64: x=1...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**Signed MSW 32x32 Multiply and Add Instructions**

```
__STATIC_FORCEINLINE long __RV_KMMAC (long t, long a, long b)
```

```
__STATIC_FORCEINLINE long __RV_KMMAC_U (long t, long a, long b)
```

```
__STATIC_FORCEINLINE long __RV_KMMSB (long t, long a, long b)
```

```
__STATIC_FORCEINLINE long __RV_KMMSB_U (long t, long a, long b)
```

```
__STATIC_FORCEINLINE long __RV_KWMMUL (long a, long b)
```

```
__STATIC_FORCEINLINE long __RV_KWMMUL_U (long a, long b)
```

```
__STATIC_FORCEINLINE long __RV_SMMUL (long a, long b)
```

```
__STATIC_FORCEINLINE long __RV_SMMUL_U (long a, long b)
```

**group Signed MSW 32x32 Multiply and Add Instructions**

Signed MSW 32x32 Multiply and Add Instructions.

there are 8 Signed MSW 32x32 Multiply and Add Instructions



## Functions

`__STATIC_FORCEINLINE long __RV_KMMAC (long t, long a, long b)`

KMMAC (SIMD Saturating MSW Signed Multiply Word and Add)

**Type:** SIMD

**Syntax:**

```
KMMAC Rd, Rs1, Rs2
KMMAC.u Rd, Rs1, Rs2
```

### Purpose :

Multiply the signed 32-bit integer elements of two registers and add the most significant 32-bit results with the signed 32-bit integer elements of a third register. The addition results are saturated first and then written back to the third register. The `.u` form performs an additional rounding up operation on the multiplication results before adding the most significant 32-bit part of the results.

### Description :

This instruction multiplies the signed 32-bit elements of Rs1 with the signed 32-bit elements of Rs2 and adds the most significant 32-bit multiplication results with the signed 32-bit elements of Rd. If the addition result is beyond the Q31 number range ( $-2^{31} \leq Q31 \leq 2^{31}-1$ ), it is saturated to the range and the OV bit is set to 1. The results after saturation are written to Rd. The `.u` form of the instruction additionally rounds up the most significant 32-bit of the 64-bit multiplication results by adding a 1 to bit 31 of the results.

### Operations:

```
Mres[x][63:0] = Rs1.W[x] * Rs2.W[x];
if (`.u` form) {
    Round[x][32:0] = Mres[x][63:31] + 1;
    res[x] = Rd.W[x] + Round[x][32:1];
} else {
    res[x] = Rd.W[x] + Mres[x][63:32];
}
if (res[x] > (2^31)-1) {
    res[x] = (2^31)-1;
    OV = 1;
} else if (res[x] < -2^31) {
    res[x] = -2^31;
    OV = 1;
}
Rd.W[x] = res[x];
for RV32: x=0
for RV64: x=1...0
```

### Parameters

- **t** – [in] long type of value stored in t
- **a** – [in] long type of value stored in a
- **b** – [in] long type of value stored in b

### Returns

value stored in long type

```
__STATIC_FORCEINLINE long __RV_KMMAC_U (long t, long a, long b)
```

KMMAC.u (SIMD Saturating MSW Signed Multiply Word and Add with Rounding)

**Type:** SIMD

**Syntax:**

```
KMMAC Rd, Rs1, Rs2
KMMAC.u Rd, Rs1, Rs2
```

**Purpose :**

Multiply the signed 32-bit integer elements of two registers and add the most significant 32-bit results with the signed 32-bit integer elements of a third register. The addition results are saturated first and then written back to the third register. The .u form performs an additional rounding up operation on the multiplication results before adding the most significant 32-bit part of the results.

**Description :**

This instruction multiplies the signed 32-bit elements of Rs1 with the signed 32-bit elements of Rs2 and adds the most significant 32-bit multiplication results with the signed 32-bit elements of Rd. If the addition result is beyond the Q31 number range ( $-2^{31} \leq Q31 \leq 2^{31}-1$ ), it is saturated to the range and the OV bit is set to 1. The results after saturation are written to Rd. The .u form of the instruction additionally rounds up the most significant 32-bit of the 64-bit multiplication results by adding a 1 to bit 31 of the results.

**Operations:**

```
Mres[x][63:0] = Rs1.W[x] * Rs2.W[x];
if (`u` form) {
    Round[x][32:0] = Mres[x][63:31] + 1;
    res[x] = Rd.W[x] + Round[x][32:1];
} else {
    res[x] = Rd.W[x] + Mres[x][63:32];
}
if (res[x] > (2^31)-1) {
    res[x] = (2^31)-1;
    OV = 1;
} else if (res[x] < -2^31) {
    res[x] = -2^31;
    OV = 1;
}
Rd.W[x] = res[x];
for RV32: x=0
for RV64: x=1...0
```

**Parameters**

- **t** – [in] long type of value stored in t
- **a** – [in] long type of value stored in a
- **b** – [in] long type of value stored in b

**Returns**

value stored in long type

```
__STATIC_FORCEINLINE long __RV_KMMSB (long t, long a, long b)
```

KMMSB (SIMD Saturating MSW Signed Multiply Word and Subtract)

**Type:** SIMD

**Syntax:**

```
KMMSB Rd, Rs1, Rs2
KMMSB.u Rd, Rs1, Rs2
```

**Purpose :**

Multiply the signed 32-bit integer elements of two registers and subtract the most significant 32-bit results from the signed 32-bit elements of a third register. The subtraction results are written to the third register. The .u form performs an additional rounding up operation on the multiplication results before subtracting the most significant 32-bit part of the results.

**Description :**

This instruction multiplies the signed 32-bit elements of Rs1 with the signed 32-bit elements of Rs2 and subtracts the most significant 32-bit multiplication results from the signed 32-bit elements of Rd. If the subtraction result is beyond the Q31 number range ( $-2^{31} \leq Q31 \leq 2^{31}-1$ ), it is saturated to the range and the OV bit is set to 1. The results after saturation are written to Rd. The .u form of the instruction additionally rounds up the most significant 32-bit of the 64-bit multiplication results by adding a 1 to bit 31 of the results.

**Operations:**

```
Mres[x][63:0] = Rs1.W[x] * Rs2.W[x];
if (`u` form) {
    Round[x][32:0] = Mres[x][63:31] + 1;
    res[x] = Rd.W[x] - Round[x][32:1];
} else {
    res[x] = Rd.W[x] - Mres[x][63:32];
}
if (res[x] > (2^31)-1) {
    res[x] = (2^31)-1;
    OV = 1;
} else if (res[x] < -2^31) {
    res[x] = -2^31;
    OV = 1;
}
Rd.W[x] = res[x];
for RV32: x=0
for RV64: x=1...0
```

**Parameters**

- **t** – [in] long type of value stored in t
- **a** – [in] long type of value stored in a
- **b** – [in] long type of value stored in b

**Returns**

value stored in long type

```
__STATIC_FORCEINLINE long __RV_KMMSB_U (long t, long a, long b)
```

KMMSB.u (SIMD Saturating MSW Signed Multiply Word and Subtraction with Rounding)

**Type:** SIMD

**Syntax:**

```
KMMSB Rd, Rs1, Rs2
KMMSB.u Rd, Rs1, Rs2
```

**Purpose :**

Multiply the signed 32-bit integer elements of two registers and subtract the most significant 32-bit results from the signed 32-bit elements of a third register. The subtraction results are written to the third register. The .u form performs an additional rounding up operation on the multiplication results before subtracting the most significant 32-bit part of the results.

**Description :**

This instruction multiplies the signed 32-bit elements of Rs1 with the signed 32-bit elements of Rs2 and subtracts the most significant 32-bit multiplication results from the signed 32-bit elements of Rd. If the subtraction result is beyond the Q31 number range ( $-2^{31} \leq Q31 \leq 2^{31}-1$ ), it is saturated to the range and the OV bit is set to 1. The results after saturation are written to Rd. The .u form of the instruction additionally rounds up the most significant 32-bit of the 64-bit multiplication results by adding a 1 to bit 31 of the results.

**Operations:**

```
Mres[x][63:0] = Rs1.W[x] * Rs2.W[x];
if (`u` form) {
    Round[x][32:0] = Mres[x][63:31] + 1;
    res[x] = Rd.W[x] - Round[x][32:1];
} else {
    res[x] = Rd.W[x] - Mres[x][63:32];
}
if (res[x] > (2^31)-1) {
    res[x] = (2^31)-1;
    OV = 1;
} else if (res[x] < -2^31) {
    res[x] = -2^31;
    OV = 1;
}
Rd.W[x] = res[x];
for RV32: x=0
for RV64: x=1...0
```

**Parameters**

- **t** – [in] long type of value stored in t
- **a** – [in] long type of value stored in a
- **b** – [in] long type of value stored in b

**Returns**

value stored in long type

```
__STATIC_FORCEINLINE long __RV_KMMUL (long a, long b)
```

KWMMUL (SIMD Saturating MSW Signed Multiply Word & Double)

**Type:** SIMD

**Syntax:**

```
KWMMUL Rd, Rs1, Rs2
KWMMUL.u Rd, Rs1, Rs2
```

**Purpose :**

Multiply the signed 32-bit integer elements of two registers, shift the results left 1-bit, saturate, and write the most significant 32-bit results to a register. The .u form additionally rounds up the multiplication results from the most signification discarded bit.

**Description :**

This instruction multiplies the 32-bit elements of Rs1 with the 32-bit elements of Rs2. It then shifts the multiplication results one bit to the left and takes the most significant 32-bit results. If the shifted result is greater than  $2^{31}-1$ , it is saturated to  $2^{31}-1$  and the OV flag is set to 1. The final element result is written to Rd. The 32-bit elements of Rs1 and Rs2 are treated as signed integers. The .u form of the instruction additionally rounds up the 64-bit multiplication results by adding a 1 to bit 30 before the shift and saturation operations.

**Operations:**

```
if ((0x80000000 != Rs1.W[x]) | (0x80000000 != Rs2.W[x])) {
    Mres[x][63:0] = Rs1.W[x] * Rs2.W[x];
    if (`.u` form) {
        Round[x][33:0] = Mres[x][63:30] + 1;
        Rd.W[x] = Round[x][32:1];
    } else {
        Rd.W[x] = Mres[x][62:31];
    }
} else {
    Rd.W[x] = 0x7fffffff;
    OV = 1;
}
for RV32: x=0
for RV64: x=1...0
```

**Parameters**

- **a** – [in] long type of value stored in a
- **b** – [in] long type of value stored in b

**Returns**

value stored in long type

**\_\_STATIC\_FORCEINLINE long \_\_RV\_KWMMUL\_U (long a, long b)**

KWMMUL.u (SIMD Saturating MSW Signed Multiply Word & Double with Rounding)

**Type:** SIMD

**Syntax:**

```
KWMMUL Rd, Rs1, Rs2
KWMMUL.u Rd, Rs1, Rs2
```

**Purpose :**

Multiply the signed 32-bit integer elements of two registers, shift the results left 1-bit, saturate, and write the most significant 32-bit results to a register. The `.u` form additionally rounds up the multiplication results from the most significant discarded bit.

**Description :**

This instruction multiplies the 32-bit elements of Rs1 with the 32-bit elements of Rs2. It then shifts the multiplication results one bit to the left and takes the most significant 32-bit results. If the shifted result is greater than  $2^{31}-1$ , it is saturated to  $2^{31}-1$  and the OV flag is set to 1. The final element result is written to Rd. The 32-bit elements of Rs1 and Rs2 are treated as signed integers. The `.u` form of the instruction additionally rounds up the 64-bit multiplication results by adding a 1 to bit 30 before the shift and saturation operations.

**Operations:**

```
if ((0x80000000 != Rs1.W[x]) | (0x80000000 != Rs2.W[x])) {
    Mres[x][63:0] = Rs1.W[x] * Rs2.W[x];
    if (`.u` form) {
        Round[x][33:0] = Mres[x][63:30] + 1;
        Rd.W[x] = Round[x][32:1];
    } else {
        Rd.W[x] = Mres[x][62:31];
    }
} else {
    Rd.W[x] = 0x7fffffff;
    OV = 1;
}
for RV32: x=0
for RV64: x=1...0
```

**Parameters**

- **a** – [in] long type of value stored in a
- **b** – [in] long type of value stored in b

**Returns**

value stored in long type

```
__STATIC_FORCEINLINE long __RV_SMMUL (long a, long b)
```

SMMUL (SIMD MSW Signed Multiply Word)

**Type:** SIMD

**Syntax:**

```
SMMUL Rd, Rs1, Rs2
SMMUL.u Rd, Rs1, Rs2
```

**Purpose :**

Multiply the 32-bit signed integer elements of two registers and write the most significant 32-bit results to the corresponding 32-bit elements of a register. The `.u` form performs an additional rounding up operation on the multiplication results before taking the most significant 32-bit part of the results.

**Description :**

This instruction multiplies the 32-bit elements of `Rs1` with the 32-bit elements of `Rs2` and writes the most significant 32-bit multiplication results to the corresponding 32-bit elements of `Rd`. The 32-bit elements of `Rs1` and `Rs2` are treated as signed integers. The `.u` form of the instruction rounds up the most significant 32-bit of the 64-bit multiplication results by adding a 1 to bit 31 of the results.

- For `smmul`/RV32 instruction, it is an alias to `mulh`/RV32 instruction.

**Operations:**

```
Mres[x][63:0] = Rs1.W[x] * Rs2.W[x];
if (`.u` form) {
    Round[x][32:0] = Mres[x][63:31] + 1;
    Rd.W[x] = Round[x][32:1];
} else {
    Rd.W[x] = Mres[x][63:32];
}
for RV32: x=0
for RV64: x=1...0
```

**Parameters**

- **a** – [in] long type of value stored in a
- **b** – [in] long type of value stored in b

**Returns**

value stored in long type

`__STATIC_FORCEINLINE long __RV_SMMUL_U (long a, long b)`

SMMUL.u (SIMD MSW Signed Multiply Word with Rounding)

**Type:** SIMD

**Syntax:**

```
SMMUL Rd, Rs1, Rs2
SMMUL.u Rd, Rs1, Rs2
```

**Purpose :**

Multiply the 32-bit signed integer elements of two registers and write the most significant 32-bit results to the corresponding 32-bit elements of a register. The `.u` form performs an additional rounding up operation on the multiplication results before taking the most significant 32-bit part of the results.

**Description :**

This instruction multiplies the 32-bit elements of `Rs1` with the 32-bit elements of `Rs2` and writes the most significant 32-bit multiplication results to the corresponding 32-bit elements of `Rd`. The 32-bit elements of `Rs1` and `Rs2` are treated as signed integers. The `.u` form of the instruction rounds up the most significant 32-bit of the 64-bit multiplication results by adding a 1 to bit 31 of the results.

- For `smmul`/RV32 instruction, it is an alias to `mulh`/RV32 instruction.

**Operations:**

```
Mres[x][63:0] = Rs1.W[x] * Rs2.W[x];
if (`.u` form) {
    Round[x][32:0] = Mres[x][63:31] + 1;
    Rd.W[x] = Round[x][32:1];
} else {
    Rd.W[x] = Mres[x][63:32];
}
for RV32: x=0
for RV64: x=1...0
```

**Parameters**

- **a** – [in] long type of value stored in a
- **b** – [in] long type of value stored in b

**Returns**

value stored in long type

**Signed MSW 32x16 Multiply and Add Instructions**

\_\_STATIC\_FORCEINLINE long \_\_RV\_KMMAWB (long t, unsigned long a, unsigned long b)

\_\_STATIC\_FORCEINLINE long \_\_RV\_KMMAWB\_U (long t, unsigned long a, unsigned long b)

\_\_STATIC\_FORCEINLINE long \_\_RV\_KMMAWB2 (long t, unsigned long a, unsigned long b)

\_\_STATIC\_FORCEINLINE long \_\_RV\_KMMAWB2\_U (long t, unsigned long a, unsigned long b)

\_\_STATIC\_FORCEINLINE long \_\_RV\_KMMAWT (long t, unsigned long a, unsigned long b)

\_\_STATIC\_FORCEINLINE long \_\_RV\_KMMAWT\_U (long t, unsigned long a, unsigned long b)

\_\_STATIC\_FORCEINLINE long \_\_RV\_KMMAWT2 (long t, unsigned long a, unsigned long b)

\_\_STATIC\_FORCEINLINE long \_\_RV\_KMMAWT2\_U (long t, unsigned long a, unsigned long b)

\_\_STATIC\_FORCEINLINE long \_\_RV\_KMMWB (long a, unsigned long b)

\_\_STATIC\_FORCEINLINE long \_\_RV\_KMMWB2\_U (long a, unsigned long b)

\_\_STATIC\_FORCEINLINE long \_\_RV\_KMMWT2 (long a, unsigned long b)

\_\_STATIC\_FORCEINLINE long \_\_RV\_KMMWT2\_U (long a, unsigned long b)

\_\_STATIC\_FORCEINLINE long \_\_RV\_SMMWB (long a, unsigned long b)



```
__STATIC_FORCEINLINE long __RV_SMMWB_U (long a, unsigned long b)
```

```
__STATIC_FORCEINLINE long __RV_SMMWT (long a, unsigned long b)
```

```
__STATIC_FORCEINLINE long __RV_SMMWT_U (long a, unsigned long b)
```

#### group Signed MSW 32x16 Multiply and Add Instructions

Signed MSW 32x16 Multiply and Add Instructions.

there are 15 Signed MSW 32x16 Multiply and Add Instructions

### Functions

```
__STATIC_FORCEINLINE long __RV_KMMAWB (long t, unsigned long a, unsigned long b)
```

KMMAWB (SIMD Saturating MSW Signed Multiply Word and Bottom Half and Add)

Type: SIMD

Syntax:

```
KMMAWB Rd, Rs1, Rs2
KMMAWB.u Rd, Rs1, Rs2
```

#### Purpose :

Multiply the signed 32-bit integer elements of one register and the bottom 16-bit of the corresponding 32-bit elements of another register and add the most significant 32-bit results with the corresponding signed 32-bit elements of a third register. The addition result is written to the corresponding 32-bit elements of the third register. The .u form rounds up the multiplication results from the most significant discarded bit before the addition operations.

#### Description :

This instruction multiplies the signed 32-bit elements of Rs1 with the signed bottom 16-bit content of the corresponding 32-bit elements of Rs2 and adds the most significant 32-bit multiplication results with the corresponding signed 32-bit elements of Rd. If the addition result is beyond the Q31 number range ( $-2^{31} \leq Q31 \leq 2^{31}-1$ ), it is saturated to the range and the OV bit is set to 1. The results after saturation are written to the corresponding 32-bit elements of Rd. The .u form of the instruction rounds up the most significant 32-bit of the 48-bit multiplication results by adding a 1 to bit 15 of the result before the addition operations.

#### Operations:

```
Mres[x][47:0] = Rs1.W[x] * Rs2.W[x].H[0];
if (`.u` form) {
    Round[x][32:0] = Mres[x][47:15] + 1;
    res[x] = Rd.W[x] + Round[x][32:1];
} else {
    res[x] = Rd.W[x] + Mres[x][47:16];
}
if (res[x] > (2^31)-1) {
    res[x] = (2^31)-1;
    OV = 1;
```

(continues on next page)

(continued from previous page)

```

} else if (res[x] < -2^31) {
    res[x] = -2^31;
    OV = 1;
}
Rd.W[x] = res[x];
for RV32: x=0
for RV64: x=1...0

```

**Parameters**

- **t** – [in] long type of value stored in t
- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in long type

**\_\_STATIC\_FORCEINLINE long \_\_RV\_KMMAWB\_U (long t, unsigned long a, unsigned long b)**

KMMAWB.u (SIMD Saturating MSW Signed Multiply Word and Bottom Half and Add with Rounding)

**Type:** SIMD

**Syntax:**

```

KMMAWB Rd, Rs1, Rs2
KMMAWB.u Rd, Rs1, Rs2

```

**Purpose :**

Multiply the signed 32-bit integer elements of one register and the bottom 16-bit of the corresponding 32-bit elements of another register and add the most significant 32-bit results with the corresponding signed 32-bit elements of a third register. The addition result is written to the corresponding 32-bit elements of the third register. The .u form rounds up the multiplication results from the most significant discarded bit before the addition operations.

**Description :**

This instruction multiplies the signed 32-bit elements of Rs1 with the signed bottom 16-bit content of the corresponding 32-bit elements of Rs2 and adds the most significant 32-bit multiplication results with the corresponding signed 32-bit elements of Rd. If the addition result is beyond the Q31 number range ( $-2^{31} \leq Q31 \leq 2^{31}-1$ ), it is saturated to the range and the OV bit is set to 1. The results after saturation are written to the corresponding 32-bit elements of Rd. The .u form of the instruction rounds up the most significant 32-bit of the 48-bit multiplication results by adding a 1 to bit 15 of the result before the addition operations.

**Operations:**

```

Mres[x][47:0] = Rs1.W[x] * Rs2.W[x].H[0];
if (`.u` form) {
    Round[x][32:0] = Mres[x][47:15] + 1;
    res[x] = Rd.W[x] + Round[x][32:1];
} else {
    res[x] = Rd.W[x] + Mres[x][47:16];
}

```

(continues on next page)

(continued from previous page)

```

if (res[x] > (2^31)-1) {
    res[x] = (2^31)-1;
    OV = 1;
} else if (res[x] < -2^31) {
    res[x] = -2^31;
    OV = 1;
}
Rd.W[x] = res[x];
for RV32: x=0
for RV64: x=1...0

```

**Parameters**

- **t** – [in] long type of value stored in t
- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in long type

**\_\_STATIC\_FORCEINLINE long \_\_RV\_KMMAWB2 (long t, unsigned long a, unsigned long b)**

KMMAWB2 (SIMD Saturating MSW Signed Multiply Word and Bottom Half & 2 and Add)

**Type:** SIMD

**Syntax:**

```

KMMAWB2 Rd, Rs1, Rs2
KMMAWB2.u Rd, Rs1, Rs2

```

**Purpose :**

Multiply the signed 32-bit elements of one register and the bottom 16-bit of the corresponding 32-bit elements of another register, double the multiplication results and add the saturated most significant 32-bit results with the corresponding signed 32-bit elements of a third register. The saturated addition result is written to the corresponding 32-bit elements of the third register. The `.u` form rounds up the multiplication results from the most significant discarded bit before the addition operations.

**Description :**

This instruction multiplies the signed 32-bit Q31 elements of Rs1 with the signed bottom 16-bit Q15 content of the corresponding 32-bit elements of Rs2, doubles the Q46 results to Q47 numbers and adds the saturated most significant 32-bit Q31 multiplication results with the corresponding signed 32-bit elements of Rd. If the addition result is beyond the Q31 number range ( $-2^{31} \leq Q31 \leq 2^{31}-1$ ), it is saturated to the range and the OV bit is set to 1. The results after saturation are written to the corresponding 32-bit elements of Rd. The `.u` form of the instruction rounds up the most significant 32-bit of the 48-bit Q47 multiplication results by adding a 1 to bit 15 (i.e., bit 14 before doubling) of the result before the addition operations.

**Operations:**

```

if ((Rs1.W[x] == 0x80000000) & (Rs2.W[x].H[0] == 0x8000)) {
    addop.W[x] = 0x7fffffff;
    OV = 1;
} else {

```

(continues on next page)

(continued from previous page)

```

Mres[x][47:0] = Rs1.W[x] s* Rs2.W[x].H[0];
if (`.u` form) {
    Mres[x][47:14] = Mres[x][47:14] + 1;
}
addop.W[x] = Mres[x][46:15]; // doubling
}
res[x] = Rd.W[x] + addop.W[x];
if (res[x] > (2^31)-1) {
    res[x] = (2^31)-1;
    OV = 1;
} else if (res[x] < -2^31) {
    res[x] = -2^31;
    OV = 1;
}
Rd.W[x] = res[x];
for RV32: x=0
for RV64: x=1...0

```

**Parameters**

- **t** – [in] long type of value stored in t
- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in long type

**\_\_STATIC\_FORCEINLINE long \_\_RV\_KMMAWB2\_U (long t, unsigned long a, unsigned long b)**

KMMAWB2.u (SIMD Saturating MSW Signed Multiply Word and Bottom Half & 2 and Add with Rounding)

**Type:** SIMD

**Syntax:**

```

KMMAWB2 Rd, Rs1, Rs2
KMMAWB2.u Rd, Rs1, Rs2

```

**Purpose :**

Multiply the signed 32-bit elements of one register and the bottom 16-bit of the corresponding 32-bit elements of another register, double the multiplication results and add the saturated most significant 32-bit results with the corresponding signed 32-bit elements of a third register. The saturated addition result is written to the corresponding 32-bit elements of the third register. The .u form rounds up the multiplication results from the most significant discarded bit before the addition operations.

**Description :**

This instruction multiplies the signed 32-bit Q31 elements of Rs1 with the signed bottom 16-bit Q15 content of the corresponding 32-bit elements of Rs2, doubles the Q46 results to Q47 numbers and adds the saturated most significant 32-bit Q31 multiplication results with the corresponding signed 32-bit elements of Rd. If the addition result is beyond the Q31 number range ( $-2^{31} \leq Q31 \leq 2^{31}-1$ ), it is saturated to the range and the OV bit is set to 1. The results after saturation are written to the corresponding 32-bit elements of

Rd. The .u form of the instruction rounds up the most significant 32-bit of the 48-bit Q47 multiplication results by adding a 1 to bit 15 (i.e., bit 14 before doubling) of the result before the addition operations.

#### Operations:

```
if ((Rs1.W[x] == 0x80000000) & (Rs2.W[x].H[0] == 0x8000)) {
    addop.W[x] = 0x7fffffff;
    OV = 1;
} else {
    Mres[x][47:0] = Rs1.W[x] s* Rs2.W[x].H[0];
    if (`.u` form) {
        Mres[x][47:14] = Mres[x][47:14] + 1;
    }
    addop.W[x] = Mres[x][46:15]; // doubling
}
res[x] = Rd.W[x] + addop.W[x];
if (res[x] > (2^31)-1) {
    res[x] = (2^31)-1;
    OV = 1;
} else if (res[x] < -2^31) {
    res[x] = -2^31;
    OV = 1;
}
Rd.W[x] = res[x];
for RV32: x=0
for RV64: x=1...0
```

#### Parameters

- **t** – [in] long type of value stored in t
- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

#### Returns

value stored in long type

**\_\_STATIC\_FORCEINLINE long \_\_RV\_KMMAWT (long t, unsigned long a, unsigned long b)**

KMMAWT (SIMD Saturating MSW Signed Multiply Word and Top Half and Add)

**Type:** SIMD

**Syntax:**

```
KMMAWT Rd, Rs1, Rs2
KMMAWT.u Rd Rs1, Rs2
```

#### Purpose :

Multiply the signed 32-bit integer elements of one register and the signed top 16-bit of the corresponding 32-bit elements of another register and add the most significant 32-bit results with the corresponding signed 32-bit elements of a third register. The addition results are written to the corresponding 32-bit elements of the third register. The .u form rounds up the multiplication results from the most significant discarded bit before the addition operations.

#### Description :

This instruction multiplies the signed 32-bit elements of Rs1 with the signed top 16-bit of the corresponding 32-bit elements of Rs2 and adds the most significant 32-bit multiplication results with the corresponding signed 32-bit elements of Rd. If the addition result is beyond the Q31 number range ( $-2^{31} \leq Q31 \leq 2^{31}-1$ ), it is saturated to the range and the OV bit is set to 1. The results after saturation are written to the corresponding 32-bit elements of Rd. The .u form of the instruction rounds up the most significant 32-bit of the 48-bit multiplication results by adding a 1 to bit 15 of the result before the addition operations.

#### Operations:

```
Mres[x][47:0] = Rs1.W[x] * Rs2.W[x].H[1];
if (`.u` form) {
    Round[x][32:0] = Mres[x][47:15] + 1;
    res[x] = Rd.W[x] + Round[x][32:1];
} else {
    res[x] = Rd.W[x] + Mres[x][47:16];
}
if (res[x] > (2^31)-1) {
    res[x] = (2^31)-1;
    OV = 1;
} else if (res[x] < -2^31) {
    res[x] = -2^31;
    OV = 1;
}
Rd.W[x] = res[x];
for RV32: x=0
for RV64: x=1...0
```

#### Parameters

- **t** – [in] long type of value stored in t
- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

#### Returns

value stored in long type

**\_\_STATIC\_FORCEINLINE long \_\_RV\_KMMAWT\_U (long t, unsigned long a, unsigned long b)**

KMMAWT.u (SIMD Saturating MSW Signed Multiply Word and Top Half and Add with Rounding)

**Type:** SIMD

#### Syntax:

```
KMMAWT Rd, Rs1, Rs2
KMMAWT.u Rd Rs1, Rs2
```

#### Purpose :

Multiply the signed 32-bit integer elements of one register and the signed top 16-bit of the corresponding 32-bit elements of another register and add the most significant 32-bit results with the corresponding signed 32-bit elements of a third register. The addition results are written to the corresponding 32-bit elements of the third register. The .u form rounds up the multiplication results from the most significant discarded bit before the addition operations.

#### Description :

This instruction multiplies the signed 32-bit elements of Rs1 with the signed top 16-bit of the corresponding 32-bit elements of Rs2 and adds the most significant 32-bit multiplication results with the corresponding signed 32-bit elements of Rd. If the addition result is beyond the Q31 number range ( $-2^{31} \leq Q31 \leq 2^{31}-1$ ), it is saturated to the range and the OV bit is set to 1. The results after saturation are written to the corresponding 32-bit elements of Rd. The .u form of the instruction rounds up the most significant 32-bit of the 48-bit multiplication results by adding a 1 to bit 15 of the result before the addition operations.

#### Operations:

```
Mres[x][47:0] = Rs1.W[x] * Rs2.W[x].H[1];
if (`.u` form) {
    Round[x][32:0] = Mres[x][47:15] + 1;
    res[x] = Rd.W[x] + Round[x][32:1];
} else {
    res[x] = Rd.W[x] + Mres[x][47:16];
}
if (res[x] > (2^31)-1) {
    res[x] = (2^31)-1;
    OV = 1;
} else if (res[x] < -2^31) {
    res[x] = -2^31;
    OV = 1;
}
Rd.W[x] = res[x];
for RV32: x=0
for RV64: x=1...0
```

#### Parameters

- **t** – [in] long type of value stored in t
- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

#### Returns

value stored in long type

**\_\_STATIC\_FORCEINLINE long \_\_RV\_KMMAWT2 (long t, unsigned long a, unsigned long b)**

KMMAWT2 (SIMD Saturating MSW Signed Multiply Word and Top Half & 2 and Add)

**Type:** SIMD

**Syntax:**

```
KMMAWT2 Rd, Rs1, Rs2
KMMAWT2.u Rd, Rs1, Rs2
```

#### Purpose :

Multiply the signed 32-bit elements of one register and the top 16-bit of the corresponding 32-bit elements of another register, double the multiplication results and add the saturated most significant 32-bit results with the corresponding signed 32-bit elements of a third register. The saturated addition result is written to the corresponding 32-bit elements of the third register. The .u form rounds up the multiplication results from the most significant discarded bit before the addition operations.

#### Description :

This instruction multiplies the signed 32-bit Q31 elements of Rs1 with the signed top 16-bit Q15 content of the corresponding 32-bit elements of Rs2, doubles the Q46 results to Q47 numbers and adds the saturated most significant 32-bit Q31 multiplication results with the corresponding signed 32-bit elements of Rd. If the addition result is beyond the Q31 number range ( $-2^{31} \leq Q31 \leq 2^{31}-1$ ), it is saturated to the range and the OV bit is set to 1. The results after saturation are written to the corresponding 32-bit elements of Rd. The .u form of the instruction rounds up the most significant 32-bit of the 48-bit Q47 multiplication results by adding a 1 to bit 15 (i.e., bit 14 before doubling) of the result before the addition operations.

#### Operations:

```
if ((Rs1.W[x] == 0x80000000) & (Rs2.W[x].H[1] == 0x8000)) {
    addop.W[x] = 0x7fffffff;
    OV = 1;
} else {
    Mres[x][47:0] = Rs1.W[x] s* Rs2.W[x].H[1];
    if (`.u` form) {
        Mres[x][47:14] = Mres[x][47:14] + 1;
    }
    addop.W[x] = Mres[x][46:15]; // doubling
}
res[x] = Rd.W[x] + addop.W[x];
if (res[x] > (2^31)-1) {
    res[x] = (2^31)-1;
    OV = 1;
} else if (res[x] < -2^31) {
    res[x] = -2^31;
    OV = 1;
}
Rd.W[x] = res[x];
for RV32: x=0
for RV64: x=1...0
```

#### Parameters

- **t** – [in] long type of value stored in t
- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

#### Returns

value stored in long type

**\_\_STATIC\_FORCEINLINE long \_\_RV\_KMMAWT2\_U (long t, unsigned long a, unsigned long b)**

KMMAWT2.u (SIMD Saturating MSW Signed Multiply Word and Top Half & 2 and Add with Rounding)

**Type:** SIMD

#### Syntax:

```
KMMAWT2 Rd, Rs1, Rs2
KMMAWT2.u Rd, Rs1, Rs2
```

#### Purpose :

Multiply the signed 32-bit elements of one register and the top 16-bit of the corresponding 32-bit elements of another register, double the multiplication results and add the saturated most significant 32-bit results



with the corresponding signed 32-bit elements of a third register. The saturated addition result is written to the corresponding 32-bit elements of the third register. The `.u` form rounds up the multiplication results from the most significant discarded bit before the addition operations.

#### Description :

This instruction multiplies the signed 32-bit Q31 elements of Rs1 with the signed top 16-bit Q15 content of the corresponding 32-bit elements of Rs2, doubles the Q46 results to Q47 numbers and adds the saturated most significant 32-bit Q31 multiplication results with the corresponding signed 32-bit elements of Rd. If the addition result is beyond the Q31 number range ( $-2^{31} \leq Q31 \leq 2^{31}-1$ ), it is saturated to the range and the OV bit is set to 1. The results after saturation are written to the corresponding 32-bit elements of Rd. The `.u` form of the instruction rounds up the most significant 32-bit of the 48-bit Q47 multiplication results by adding a 1 to bit 15 (i.e., bit 14 before doubling) of the result before the addition operations.

#### Operations:

```
if ((Rs1.W[x] == 0x80000000) & (Rs2.W[x].H[1] == 0x8000)) {
    addop.W[x] = 0x7fffffff;
    OV = 1;
} else {
    Mres[x][47:0] = Rs1.W[x] s* Rs2.W[x].H[1];
    if (`.u` form) {
        Mres[x][47:14] = Mres[x][47:14] + 1;
    }
    addop.W[x] = Mres[x][46:15]; // doubling
}
res[x] = Rd.W[x] + addop.W[x];
if (res[x] > (2^31)-1) {
    res[x] = (2^31)-1;
    OV = 1;
} else if (res[x] < -2^31) {
    res[x] = -2^31;
    OV = 1;
}
Rd.W[x] = res[x];
for RV32: x=0
for RV64: x=1...0
```

#### Parameters

- **t** – [in] long type of value stored in t
- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

#### Returns

value stored in long type

**\_\_STATIC\_FORCEINLINE long \_\_RV\_KMMWB2 (long a, unsigned long b)**

KMMWB2 (SIMD Saturating MSW Signed Multiply Word and Bottom Half & 2)

**Type:** SIMD

**Syntax:**

```
KMMWB2 Rd, Rs1, Rs2
KMMWB2.u Rd, Rs1, Rs2
```

**Purpose :**

Multiply the signed 32-bit integer elements of one register and the bottom 16-bit of the corresponding 32-bit elements of another register, double the multiplication results and write the saturated most significant 32-bit results to the corresponding 32-bit elements of a register. The `.u` form rounds up the results from the most significant discarded bit.

**Description :**

This instruction multiplies the signed 32-bit Q31 elements of Rs1 with the signed bottom 16-bit Q15 content of the corresponding 32-bit elements of Rs2, doubles the Q46 results to Q47 numbers and writes the saturated most significant 32-bit Q31 multiplication results to the corresponding 32-bit elements of Rd. The `.u` form of the instruction rounds up the most significant 32-bit of the 48-bit Q47 multiplication results by adding a 1 to bit 15 (i.e., bit 14 before doubling) of the results.

**Operations:**

```
if ((Rs1.W[x] == 0x80000000) & (Rs2.W[x].H[0] == 0x8000)) {
    Rd.W[x] = 0x7fffffff;
    OV = 1;
} else {
    Mres[x][47:0] = Rs1.W[x] s* Rs2.W[x].H[0];
    if (`.u` form) {
        Round[x][32:0] = Mres[x][46:14] + 1;
        Rd.W[x] = Round[x][32:1];
    } else {
        Rd.W[x] = Mres[x][46:15];
    }
}
for RV32: x=0
for RV64: x=1...0
```

**Parameters**

- **a** – [in] long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in long type

```
__STATIC_FORCEINLINE long __RV_KMMWB2_U (long a, unsigned long b)
```

KMMWB2.u (SIMD Saturating MSW Signed Multiply Word and Bottom Half & 2 with Rounding)

**Type:** SIMD

**Syntax:**

```
KMMWB2 Rd, Rs1, Rs2
KMMWB2.u Rd, Rs1, Rs2
```

**Purpose :**

Multiply the signed 32-bit integer elements of one register and the bottom 16-bit of the corresponding 32-bit elements of another register, double the multiplication results and write the saturated most significant

32-bit results to the corresponding 32-bit elements of a register. The `.u` form rounds up the results from the most significant discarded bit.

**Description :**

This instruction multiplies the signed 32-bit Q31 elements of Rs1 with the signed bottom 16-bit Q15 content of the corresponding 32-bit elements of Rs2, doubles the Q46 results to Q47 numbers and writes the saturated most significant 32-bit Q31 multiplication results to the corresponding 32-bit elements of Rd. The `.u` form of the instruction rounds up the most significant 32-bit of the 48-bit Q47 multiplication results by adding a 1 to bit 15 (i.e., bit 14 before doubling) of the results.

**Operations:**

```
if ((Rs1.W[x] == 0x80000000) & (Rs2.W[x].H[0] == 0x8000)) {
    Rd.W[x] = 0x7fffffff;
    OV = 1;
} else {
    Mres[x][47:0] = Rs1.W[x] s* Rs2.W[x].H[0];
    if (`.u` form) {
        Round[x][32:0] = Mres[x][46:14] + 1;
        Rd.W[x] = Round[x][32:1];
    } else {
        Rd.W[x] = Mres[x][46:15];
    }
}
for RV32: x=0
for RV64: x=1...0
```

**Parameters**

- **a** – [in] long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in long type

`__STATIC_FORCEINLINE long __RV_KMMWT2 (long a, unsigned long b)`

KMMWT2 (SIMD Saturating MSW Signed Multiply Word and Top Half & 2)

**Type:** SIMD

**Syntax:**

```
KMMWT2 Rd, Rs1, Rs2
KMMWT2.u Rd, Rs1, Rs2
```

**Purpose :**

Multiply the signed 32-bit integer elements of one register and the top 16-bit of the corresponding 32-bit elements of another register, double the multiplication results and write the saturated most significant 32-bit results to the corresponding 32-bit elements of a register. The `.u` form rounds up the results from the most significant discarded bit.

**Description :**

This instruction multiplies the signed 32-bit Q31 elements of Rs1 with the signed top 16-bit Q15 content of the corresponding 32-bit elements of Rs2, doubles the Q46 results to Q47 numbers and writes the saturated most significant 32-bit Q31 multiplication results to the corresponding 32-bit elements of Rd. The `.u` form

of the instruction rounds up the most significant 32-bit of the 48-bit Q47 multiplication results by adding a 1 to bit 15 (i.e., bit 14 before doubling) of the results.

#### Operations:

```
if ((Rs1.W[x] == 0x80000000) & (Rs2.W[x].H[1] == 0x8000)) {
    Rd.W[x] = 0x7fffffff;
    OV = 1;
} else {
    Mres[x][47:0] = Rs1.W[x] s* Rs2.W[x].H[1];
    if (`.u` form) {
        Round[x][32:0] = Mres[x][46:14] + 1;
        Rd.W[x] = Round[x][32:1];
    } else {
        Rd.W[x] = Mres[x][46:15];
    }
}
for RV32: x=0
for RV64: x=1...0
```

#### Parameters

- **a** – [in] long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

#### Returns

value stored in long type

**\_\_STATIC\_FORCEINLINE long \_\_RV\_KMMWT2\_U (long a, unsigned long b)**

KMMWT2.u (SIMD Saturating MSW Signed Multiply Word and Top Half & 2 with Rounding)

**Type:** SIMD

**Syntax:**

```
KMMWT2 Rd, Rs1, Rs2
KMMWT2.u Rd, Rs1, Rs2
```

#### Purpose :

Multiply the signed 32-bit integer elements of one register and the top 16-bit of the corresponding 32-bit elements of another register, double the multiplication results and write the saturated most significant 32-bit results to the corresponding 32-bit elements of a register. The .u form rounds up the results from the most significant discarded bit.

#### Description :

This instruction multiplies the signed 32-bit Q31 elements of Rs1 with the signed top 16-bit Q15 content of the corresponding 32-bit elements of Rs2, doubles the Q46 results to Q47 numbers and writes the saturated most significant 32-bit Q31 multiplication results to the corresponding 32-bit elements of Rd. The .u form of the instruction rounds up the most significant 32-bit of the 48-bit Q47 multiplication results by adding a 1 to bit 15 (i.e., bit 14 before doubling) of the results.

#### Operations:

```
if ((Rs1.W[x] == 0x80000000) & (Rs2.W[x].H[1] == 0x8000)) {
    Rd.W[x] = 0x7fffffff;
```

(continues on next page)

(continued from previous page)

```

    OV = 1;
} else {
    Mres[x][47:0] = Rs1.W[x] s* Rs2.W[x].H[1];
    if (`.u` form) {
        Round[x][32:0] = Mres[x][46:14] + 1;
        Rd.W[x] = Round[x][32:1];
    } else {
        Rd.W[x] = Mres[x][46:15];
    }
}
}
for RV32: x=0
for RV64: x=1...0

```

**Parameters**

- **a** – [in] long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in long type

**\_\_STATIC\_FORCEINLINE long \_\_RV\_SMMWB (long a, unsigned long b)**

SMMWB (SIMD MSW Signed Multiply Word and Bottom Half)

**Type:** SIMD

**Syntax:**

```

SMMWB Rd, Rs1, Rs2
SMMWB.u Rd, Rs1, Rs2

```

**Purpose :**

Multiply the signed 32-bit integer elements of one register and the bottom 16-bit of the corresponding 32-bit elements of another register, and write the most significant 32-bit results to the corresponding 32-bit elements of a register. The .u form rounds up the results from the most significant discarded bit.

**Description :**

This instruction multiplies the signed 32-bit elements of Rs1 with the signed bottom 16-bit content of the corresponding 32-bit elements of Rs2 and writes the most significant 32-bit multiplication results to the corresponding 32-bit elements of Rd. The .u form of the instruction rounds up the most significant 32-bit of the 48-bit multiplication results by adding a 1 to bit 15 of the results.

**Operations:**

```

Mres[x][47:0] = Rs1.W[x] * Rs2.W[x].H[0];
if (`.u` form) {
    Round[x][32:0] = Mres[x][47:15] + 1;
    Rd.W[x] = Round[x][32:1];
} else {
    Rd.W[x] = Mres[x][47:16];
}
}
for RV32: x=0
for RV64: x=1...0

```

**Parameters**

- **a** – [in] long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in long type

**\_\_STATIC\_FORCEINLINE long \_\_RV\_SMMWB\_U (long a, unsigned long b)**

SMMWB.u (SIMD MSW Signed Multiply Word and Bottom Half with Rounding)

**Type:** SIMD

**Syntax:**

```
SMMWB Rd, Rs1, Rs2
SMMWB.u Rd, Rs1, Rs2
```

**Purpose :**

Multiply the signed 32-bit integer elements of one register and the bottom 16-bit of the corresponding 32-bit elements of another register, and write the most significant 32-bit results to the corresponding 32-bit elements of a register. The .u form rounds up the results from the most significant discarded bit.

**Description :**

This instruction multiplies the signed 32-bit elements of Rs1 with the signed bottom 16-bit content of the corresponding 32-bit elements of Rs2 and writes the most significant 32-bit multiplication results to the corresponding 32-bit elements of Rd. The .u form of the instruction rounds up the most significant 32-bit of the 48-bit multiplication results by adding a 1 to bit 15 of the results.

**Operations:**

```
Mres[x][47:0] = Rs1.W[x] * Rs2.W[x].H[0];
if (`.u` form) {
    Round[x][32:0] = Mres[x][47:15] + 1;
    Rd.W[x] = Round[x][32:1];
} else {
    Rd.W[x] = Mres[x][47:16];
}
for RV32: x=0
for RV64: x=1...0
```

**Parameters**

- **a** – [in] long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in long type

**\_\_STATIC\_FORCEINLINE long \_\_RV\_SMMWT (long a, unsigned long b)**

SMMWT (SIMD MSW Signed Multiply Word and Top Half)

**Type:** SIMD

**Syntax:**

```
SMMWT Rd, Rs1, Rs2
SMMWT.u Rd, Rs1, Rs2
```

**Purpose :**

Multiply the signed 32-bit integer elements of one register and the top 16-bit of the corresponding 32-bit elements of another register, and write the most significant 32-bit results to the corresponding 32-bit elements of a register. The .u form rounds up the results from the most significant discarded bit.

**Description :**

This instruction multiplies the signed 32-bit elements of Rs1 with the top signed 16-bit content of the corresponding 32-bit elements of Rs2 and writes the most significant 32-bit multiplication results to the corresponding 32-bit elements of Rd. The .u form of the instruction rounds up the most significant 32-bit of the 48-bit multiplication results by adding a 1 to bit 15 of the results.

**Operations:**

```
Mres[x][47:0] = Rs1.W[x] * Rs2.W[x].H[1];
if (`.u` form) {
    Round[x][32:0] = Mres[x][47:15] + 1;
    Rd.W[x] = Round[x][32:1];
} else {
    Rd.W[x] = Mres[x][47:16];
}
for RV32: x=0
for RV64: x=1...0
```

**Parameters**

- **a** – [in] long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in long type

```
__STATIC_FORCEINLINE long __RV_SMMWT_U (long a, unsigned long b)
```

SMMWT.u (SIMD MSW Signed Multiply Word and Top Half with Rounding)

**Type:** SIMD

**Syntax:**

```
SMMWT Rd, Rs1, Rs2
SMMWT.u Rd, Rs1, Rs2
```

**Purpose :**

Multiply the signed 32-bit integer elements of one register and the top 16-bit of the corresponding 32-bit elements of another register, and write the most significant 32-bit results to the corresponding 32-bit elements of a register. The .u form rounds up the results from the most significant discarded bit.

**Description :**

This instruction multiplies the signed 32-bit elements of Rs1 with the top signed 16-bit content of the corresponding 32-bit elements of Rs2 and writes the most significant 32-bit multiplication results to the corresponding 32-bit elements of Rd. The .u form of the instruction rounds up the most significant 32-bit of the 48-bit multiplication results by adding a 1 to bit 15 of the results.

**Operations:**

```
Mres[x][47:0] = Rs1.W[x] * Rs2.W[x].H[1];
if (`.u` form) {
    Round[x][32:0] = Mres[x][47:15] + 1;
    Rd.W[x] = Round[x][32:1];
} else {
    Rd.W[x] = Mres[x][47:16];
}
for RV32: x=0
for RV64: x=1...0
```

**Parameters**

- **a** – [in] long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in long type

**Signed 16-bit Multiply 32-bit Add/Subtract Instructions**

`__STATIC_FORCEINLINE long __RV_KMABB (long t, unsigned long a, unsigned long b)`

`__STATIC_FORCEINLINE long __RV_KMABT (long t, unsigned long a, unsigned long b)`

`__STATIC_FORCEINLINE long __RV_KMATT (long t, unsigned long a, unsigned long b)`

`__STATIC_FORCEINLINE long __RV_KMADA (long t, unsigned long a, unsigned long b)`

`__STATIC_FORCEINLINE long __RV_KMAXDA (long t, unsigned long a, unsigned long b)`

`__STATIC_FORCEINLINE long __RV_KMADS (long t, unsigned long a, unsigned long b)`

`__STATIC_FORCEINLINE long __RV_KMADRS (long t, unsigned long a, unsigned long b)`

`__STATIC_FORCEINLINE long __RV_KMAXDS (long t, unsigned long a, unsigned long b)`

`__STATIC_FORCEINLINE long __RV_KMDA (unsigned long a, unsigned long b)`

`__STATIC_FORCEINLINE long __RV_KMXDA (unsigned long a, unsigned long b)`

`__STATIC_FORCEINLINE long __RV_KMSDA (long t, unsigned long a, unsigned long b)`

`__STATIC_FORCEINLINE long __RV_KMSXDA (long t, unsigned long a, unsigned long b)`



`__STATIC_FORCEINLINE long __RV_SMBB16 (unsigned long a, unsigned long b)`

`__STATIC_FORCEINLINE long __RV_SMBT16 (unsigned long a, unsigned long b)`

`__STATIC_FORCEINLINE long __RV_SMTT16 (unsigned long a, unsigned long b)`

`__STATIC_FORCEINLINE long __RV_SMDS (unsigned long a, unsigned long b)`

`__STATIC_FORCEINLINE long __RV_SMDRS (unsigned long a, unsigned long b)`

`__STATIC_FORCEINLINE long __RV_SMXDS (unsigned long a, unsigned long b)`

#### *group* **Signed 16-bit Multiply 32-bit Add/Subtract Instructions**

Signed 16-bit Multiply 32-bit Add/Subtract Instructions.

there are 18 Signed 16-bit Multiply 32-bit Add/Subtract Instructions

### **Functions**

`__STATIC_FORCEINLINE long __RV_KMABB (long t, unsigned long a, unsigned long b)`

KMABB (SIMD Saturating Signed Multiply Bottom Halfs & Add)

**Type:** SIMD

**Syntax:**

```
KMABB Rd, Rs1, Rs2
KMABT Rd, Rs1, Rs2
KMATT Rd, Rs1, Rs2
```

#### **Purpose :**

Multiply the signed 16-bit content of 32-bit elements in a register with the 16-bit content of 32-bit elements in another register and add the result to the content of 32-bit elements in the third register. The addition result may be saturated and is written to the third register.

- KMABB:  $rd.W[x] + bottom * bottom$  (per 32-bit element)
- KMABT  $rd.W[x] + bottom * top$  (per 32-bit element)
- KMATT  $rd.W[x] + top * top$  (per 32-bit element)

#### **Description :**

For the KMABB instruction, it multiplies the bottom 16-bit content of 32-bit elements in Rs1 with the bottom 16-bit content of 32-bit elements in Rs2. For the KMABT instruction, it multiplies the bottom 16-bit content of 32-bit elements in Rs1 with the top 16-bit content of 32-bit elements in Rs2. For the KMATT instruction, it multiplies the top 16-bit content of 32-bit elements in Rs1 with the top 16-bit content of 32-bit elements in Rs2. The multiplication result is added to the content of 32-bit elements in Rd. If the addition result is beyond the Q31 number range ( $-2^{31} \leq Q31 \leq 2^{31}-1$ ), it is saturated to the range and the OV bit is set to

- a. The results after saturation are written to Rd. The 16-bit contents of Rs1 and Rs2 are treated as signed integers.

#### Operations:

```

res[x] = Rd.W[x] + (Rs1.W[x].H[0] * Rs2.W[x].H[0]); // KMABB
res[x] = Rd.W[x] + (Rs1.W[x].H[0] * Rs2.W[x].H[1]); // KMABT
res[x] = Rd.W[x] + (Rs1.W[x].H[1] * Rs2.W[x].H[1]); // KMATT
if (res[x] > (2^31)-1) {
    res[x] = (2^31)-1;
    OV = 1;
} else if (res[x] < -2^31) {
    res[x] = -2^31;
    OV = 1;
}
Rd.W[x] = res[x];
for RV32: x=0
for RV64: x=1..0

```

#### Parameters

- **t** – [in] long type of value stored in t
- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

#### Returns

value stored in long type

**\_\_STATIC\_FORCEINLINE long \_\_RV\_KMABT (long t, unsigned long a, unsigned long b)**

KMABT (SIMD Saturating Signed Multiply Bottom & Top Halfs & Add)

**Type:** SIMD

**Syntax:**

```

KMABB Rd, Rs1, Rs2
KMABT Rd, Rs1, Rs2
KMATT Rd, Rs1, Rs2

```

#### Purpose :

Multiply the signed 16-bit content of 32-bit elements in a register with the 16-bit content of 32-bit elements in another register and add the result to the content of 32-bit elements in the third register. The addition result may be saturated and is written to the third register.

- KMABB:  $rd.W[x] + bottom * bottom$  (per 32-bit element)
- KMABT:  $rd.W[x] + bottom * top$  (per 32-bit element)
- KMATT:  $rd.W[x] + top * top$  (per 32-bit element)

#### Description :

For the KMABB instruction, it multiplies the bottom 16-bit content of 32-bit elements in Rs1 with the bottom 16-bit content of 32-bit elements in Rs2. For the KMABT instruction, it multiplies the bottom 16-bit content of 32-bit elements in Rs1 with the top 16-bit content of 32-bit elements in Rs2. For the KMATT instruction, it multiplies the top 16-bit content of 32-bit elements in Rs1 with the top 16-bit content of 32-bit elements in Rs2. The multiplication result is added to the content of 32-bit elements in Rd. If the addition result is

beyond the Q31 number range ( $-2^{31} \leq Q31 \leq 2^{31}-1$ ), it is saturated to the range and the OV bit is set to

- a. The results after saturation are written to Rd. The 16-bit contents of Rs1 and Rs2 are treated as signed integers.

#### Operations:

```
res[x] = Rd.W[x] + (Rs1.W[x].H[0] * Rs2.W[x].H[0]); // KMABB
res[x] = Rd.W[x] + (Rs1.W[x].H[0] * Rs2.W[x].H[1]); // KMABT
res[x] = Rd.W[x] + (Rs1.W[x].H[1] * Rs2.W[x].H[1]); // KMATT
if (res[x] > (2^31)-1) {
    res[x] = (2^31)-1;
    OV = 1;
} else if (res[x] < -2^31) {
    res[x] = -2^31;
    OV = 1;
}
Rd.W[x] = res[x];
for RV32: x=0
for RV64: x=1..0
```

#### Parameters

- **t** – [in] long type of value stored in t
- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

#### Returns

value stored in long type

**\_\_STATIC\_FORCEINLINE long \_\_RV\_KMATT (long t, unsigned long a, unsigned long b)**

KMATT (SIMD Saturating Signed Multiply Top Halfs & Add)

**Type:** SIMD

**Syntax:**

```
KMABB Rd, Rs1, Rs2
KMABT Rd, Rs1, Rs2
KMATT Rd, Rs1, Rs2
```

#### Purpose :

Multiply the signed 16-bit content of 32-bit elements in a register with the 16-bit content of 32-bit elements in another register and add the result to the content of 32-bit elements in the third register. The addition result may be saturated and is written to the third register.

- KMABB:  $rd.W[x] + bottom * bottom$  (per 32-bit element)
- KMABT  $rd.W[x] + bottom * top$  (per 32-bit element)
- KMATT  $rd.W[x] + top * top$  (per 32-bit element)

#### Description :

For the KMABB instruction, it multiplies the bottom 16-bit content of 32-bit elements in Rs1 with the bottom 16-bit content of 32-bit elements in Rs2. For the KMABT instruction, it multiplies the bottom 16-bit content

of 32-bit elements in Rs1 with the top 16-bit content of 32-bit elements in Rs2. For the KMATT instruction, it multiplies the top 16-bit content of 32-bit elements in Rs1 with the top 16-bit content of 32-bit elements in Rs2. The multiplication result is added to the content of 32-bit elements in Rd. If the addition result is beyond the Q31 number range ( $-2^{31} \leq Q31 \leq 2^{31}-1$ ), it is saturated to the range and the OV bit is set to

- a. The results after saturation are written to Rd. The 16-bit contents of Rs1 and Rs2 are treated as signed integers.

#### Operations:

```
res[x] = Rd.W[x] + (Rs1.W[x].H[0] * Rs2.W[x].H[0]); // KMABB
res[x] = Rd.W[x] + (Rs1.W[x].H[0] * Rs2.W[x].H[1]); // KMABT
res[x] = Rd.W[x] + (Rs1.W[x].H[1] * Rs2.W[x].H[1]); // KMATT
if (res[x] > (2^31)-1) {
    res[x] = (2^31)-1;
    OV = 1;
} else if (res[x] < -2^31) {
    res[x] = -2^31;
    OV = 1;
}
Rd.W[x] = res[x];
for RV32: x=0
for RV64: x=1..0
```

#### Parameters

- **t** – [in] long type of value stored in t
- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

#### Returns

value stored in long type

```
__STATIC_FORCEINLINE long __RV_KMADA (long t, unsigned long a, unsigned long b)
```

KMADA (SIMD Saturating Signed Multiply Two Halfs and Two Adds)

Type: SIMD

Syntax:

```
KMADA Rd, Rs1, Rs2
KMAXDA Rd, Rs1, Rs2
```

#### Purpose :

Do two signed 16-bit multiplications from 32-bit elements in two registers; and then adds the two 32-bit results and 32-bit elements in a third register together. The addition result may be saturated.

- KMADA:  $rd.W[x] + top*top + bottom*bottom$  (per 32-bit element)
- KMAXDA:  $rd.W[x] + top*bottom + bottom*top$  (per 32-bit element)

#### Description :

For the `KMADA instruction, it multiplies the bottom 16-bit content of 32-bit elements in Rs1 with the bottom 16-bit content of 32-bit elements in Rs2 and then adds the result to the result of multiplying the top 16-bit content of 32-bit elements in Rs1 with the top 16-bit content of 32-bit elements in Rs2. For the

KMAXDA instruction, it multiplies the top 16-bit content of 32-bit elements in Rs1 with the bottom 16-bit content of 32-bit elements in Rs2 and then adds the result to the result of multiplying the bottom 16-bit content of 32-bit elements in Rs1 with the top 16-bit content of 32-bit elements in Rs2. The result is added to the content of 32-bit elements in Rd. If the addition result is beyond the Q31 number range ( $-2^{31} \leq Q31 \leq 2^{31}-1$ ), it is saturated to the range and the OV bit is set to 1. The 32-bit results after saturation are written to Rd. The 16-bit contents of Rs1 and Rs2 are treated as signed integers.

#### Operations:

```
// KMADA
res[x] = Rd.W[x] + (Rs1.W[x].H[1] * Rs2.W[x].H[1]) + (Rs1.W[x].H[0] * Rs2.W[x].
    ↪H[0]);
// KMAXDA
res[x] = Rd.W[x] + (Rs1.W[x].H[1] * Rs2.W[x].H[0]) + (Rs1.W[x].H[0] * Rs2.W[x].
    ↪H[1]);
if (res[x] > (2^31)-1) {
    res[x] = (2^31)-1;
    OV = 1;
} else if (res[x] < -2^31) {
    res[x] = -2^31;
    OV = 1;
}
Rd.W[x] = res[x];
for RV32: x=0
for RV64: x=1..0
```

#### Parameters

- **t** – [in] long type of value stored in t
- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

#### Returns

value stored in long type

```
__STATIC_FORCEINLINE long __RV_KMAXDA (long t, unsigned long a, unsigned long b)
```

KMAXDA (SIMD Saturating Signed Crossed Multiply Two Halfs and Two Adds)

Type: SIMD

Syntax:

```
KMADA Rd, Rs1, Rs2
KMAXDA Rd, Rs1, Rs2
```

#### Purpose :

Do two signed 16-bit multiplications from 32-bit elements in two registers; and then adds the two 32-bit results and 32-bit elements in a third register together. The addition result may be saturated.

- KMADA:  $rd.W[x] + top*top + bottom*bottom$  (per 32-bit element)
- KMAXDA:  $rd.W[x] + top*bottom + bottom*top$  (per 32-bit element)

#### Description :

For the ``KMADA` instruction, it multiplies the bottom 16-bit content of 32-bit elements in Rs1 with the bottom 16-bit content of 32-bit elements in Rs2 and then adds the result to the result of multiplying the top 16-bit content of 32-bit elements in Rs1 with the top 16-bit content of 32-bit elements in Rs2. For the `KMAXDA` instruction, it multiplies the top 16-bit content of 32-bit elements in Rs1 with the bottom 16-bit content of 32-bit elements in Rs2 and then adds the result to the result of multiplying the bottom 16-bit content of 32-bit elements in Rs1 with the top 16-bit content of 32-bit elements in Rs2. The result is added to the content of 32-bit elements in Rd. If the addition result is beyond the Q31 number range ( $-2^{31} \leq Q31 \leq 2^{31}-1$ ), it is saturated to the range and the OV bit is set to 1. The 32-bit results after saturation are written to Rd. The 16-bit contents of Rs1 and Rs2 are treated as signed integers.

#### Operations:

```
// KMADA
res[x] = Rd.W[x] + (Rs1.W[x].H[1] * Rs2.W[x].H[1]) + (Rs1.W[x].H[0] * Rs2.W[x].
    ↪H[0]);
// KMAXDA
res[x] = Rd.W[x] + (Rs1.W[x].H[1] * Rs2.W[x].H[0]) + (Rs1.W[x].H[0] * Rs2.W[x].
    ↪H[1]);
if (res[x] > (2^31)-1) {
    res[x] = (2^31)-1;
    OV = 1;
} else if (res[x] < -2^31) {
    res[x] = -2^31;
    OV = 1;
}
Rd.W[x] = res[x];
for RV32: x=0
for RV64: x=1..0
```

#### Parameters

- **t** – [in] long type of value stored in t
- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

#### Returns

value stored in long type

`__STATIC_FORCEINLINE long __RV_KMADS (long t, unsigned long a, unsigned long b)`

KMADS (SIMD Saturating Signed Multiply Two Halfs & Subtract & Add)

Type: SIMD

Syntax:

```
KMADS Rd, Rs1, Rs2
KMADRS Rd, Rs1, Rs2
KMAXDS Rd, Rs1, Rs2
```

#### Purpose :

Do two signed 16-bit multiplications from 32-bit elements in two registers; and then perform a subtraction operation between the two 32-bit results. Then add the subtraction result to the corresponding 32-bit elements in a third register. The addition result may be saturated.

- KMADS:  $rd.W[x] + (top*top - bottom*bottom)$  (per 32-bit element)

- KMADRS:  $rd.W[x] + (bottom * bottom - top * top)$  (per 32-bit element)
- KMAXDS:  $rd.W[x] + (top * bottom - bottom * top)$  (per 32-bit element)

#### Description :

For the KMADS instruction, it multiplies the bottom 16-bit content of 32-bit elements in Rs1 with the bottom 16-bit content of 32-bit elements in Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of 32-bit elements in Rs1 with the top 16-bit content of 32-bit elements in Rs2. For the KMADRS instruction, it multiplies the top 16-bit content of 32-bit elements in Rs1 with the top 16-bit content of 32-bit elements in Rs2 and then subtracts the result from the result of multiplying the bottom 16-bit content of 32-bit elements in Rs1 with the bottom 16-bit content of 32-bit elements in Rs2. For the KMAXDS instruction, it multiplies the bottom 16-bit content of 32-bit elements in Rs1 with the top 16-bit content of 32-bit elements in Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of 32-bit elements in Rs1 with the bottom 16-bit content of 32-bit elements in Rs2. The subtraction result is then added to the content of the corresponding 32-bit elements in Rd. If the addition result is beyond the Q31 number range ( $-2^{31} \leq Q31 \leq 2^{31}-1$ ), it is saturated to the range and the OV bit is set to 1. The 32-bit results after saturation are written to Rd. The 16-bit contents of Rs1 and Rs2 are treated as signed integers.

#### Operations:

```
// KMADS
res[x] = Rd.W[x] + (Rs1.W[x].H[1] * Rs2.W[x].H[1]) - (Rs1.W[x].H[0] * Rs2.W[x].
H[0]);
// KMADRS
res[x] = Rd.W[x] + (Rs1.W[x].H[0] * Rs2.W[x].H[0]) - (Rs1.W[x].H[1] * Rs2.W[x].
H[1]);
// KMAXDS
res[x] = Rd.W[x] + (Rs1.W[x].H[1] * Rs2.W[x].H[0]) - (Rs1.W[x].H[0] * Rs2.W[x].
H[1]);
if (res[x] > (2^31)-1) {
    res[x] = (2^31)-1;
    OV = 1;
} else if (res[x] < -2^31) {
    res[x] = -2^31;
    OV = 1;
}
Rd.W[x] = res[x];
for RV32: x=0
for RV64: x=1..0
```

#### Parameters

- **t** – [in] long type of value stored in t
- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

#### Returns

value stored in long type

**\_\_STATIC\_FORCEINLINE long \_\_RV\_KMADRS (long t, unsigned long a, unsigned long b)**

KMADRS (SIMD Saturating Signed Multiply Two Halfs & Reverse Subtract & Add)

**Type:** SIMD

**Syntax:**

```
KMADS Rd, Rs1, Rs2
KMADRS Rd, Rs1, Rs2
KMAXDS Rd, Rs1, Rs2
```

**Purpose :**

Do two signed 16-bit multiplications from 32-bit elements in two registers; and then perform a subtraction operation between the two 32-bit results. Then add the subtraction result to the corresponding 32-bit elements in a third register. The addition result may be saturated.

- KMADS:  $rd.W[x] + (top * top - bottom * bottom)$  (per 32-bit element)
- KMADRS:  $rd.W[x] + (bottom * bottom - top * top)$  (per 32-bit element)
- KMAXDS:  $rd.W[x] + (top * bottom - bottom * top)$  (per 32-bit element)

**Description :**

For the KMADS instruction, it multiplies the bottom 16-bit content of 32-bit elements in Rs1 with the bottom 16-bit content of 32-bit elements in Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of 32-bit elements in Rs1 with the top 16-bit content of 32-bit elements in Rs2. For the KMADRS instruction, it multiplies the top 16-bit content of 32-bit elements in Rs1 with the top 16-bit content of 32-bit elements in Rs2 and then subtracts the result from the result of multiplying the bottom 16-bit content of 32-bit elements in Rs1 with the bottom 16-bit content of 32-bit elements in Rs2. For the KMAXDS instruction, it multiplies the bottom 16-bit content of 32-bit elements in Rs1 with the top 16-bit content of 32-bit elements in Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of 32-bit elements in Rs1 with the bottom 16-bit content of 32-bit elements in Rs2. The subtraction result is then added to the content of the corresponding 32-bit elements in Rd. If the addition result is beyond the Q31 number range ( $-2^{31} \leq Q31 \leq 2^{31}-1$ ), it is saturated to the range and the OV bit is set to 1. The 32-bit results after saturation are written to Rd. The 16-bit contents of Rs1 and Rs2 are treated as signed integers.

**Operations:**

```
// KMADS
res[x] = Rd.W[x] + (Rs1.W[x].H[1] * Rs2.W[x].H[1]) - (Rs1.W[x].H[0] * Rs2.W[x].
    ↪H[0]);
// KMADRS
res[x] = Rd.W[x] + (Rs1.W[x].H[0] * Rs2.W[x].H[0]) - (Rs1.W[x].H[1] * Rs2.W[x].
    ↪H[1]);
// KMAXDS
res[x] = Rd.W[x] + (Rs1.W[x].H[1] * Rs2.W[x].H[0]) - (Rs1.W[x].H[0] * Rs2.W[x].
    ↪H[1]);
if (res[x] > (2^31)-1) {
    res[x] = (2^31)-1;
    OV = 1;
} else if (res[x] < -2^31) {
    res[x] = -2^31;
    OV = 1;
}
Rd.W[x] = res[x];
for RV32: x=0
for RV64: x=1..0
```

**Parameters**



- **t** – [in] long type of value stored in t
- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in long type

**\_\_STATIC\_FORCEINLINE long \_\_RV\_KMAXDS (long t, unsigned long a, unsigned long b)**

KMAXDS (SIMD Saturating Signed Crossed Multiply Two Halfs & Subtract & Add)

**Type:** SIMD

**Syntax:**

```
KMADS Rd, Rs1, Rs2
KMADRS Rd, Rs1, Rs2
KMAXDS Rd, Rs1, Rs2
```

**Purpose :**

Do two signed 16-bit multiplications from 32-bit elements in two registers; and then perform a subtraction operation between the two 32-bit results. Then add the subtraction result to the corresponding 32-bit elements in a third register. The addition result may be saturated.

- KMADS:  $rd.W[x] + (top * top - bottom * bottom)$  (per 32-bit element)
- KMADRS:  $rd.W[x] + (bottom * bottom - top * top)$  (per 32-bit element)
- KMAXDS:  $rd.W[x] + (top * bottom - bottom * top)$  (per 32-bit element)

**Description :**

For the KMADS instruction, it multiplies the bottom 16-bit content of 32-bit elements in Rs1 with the bottom 16-bit content of 32-bit elements in Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of 32-bit elements in Rs1 with the top 16-bit content of 32-bit elements in Rs2. For the KMADRS instruction, it multiplies the top 16-bit content of 32-bit elements in Rs1 with the top 16-bit content of 32-bit elements in Rs2 and then subtracts the result from the result of multiplying the bottom 16-bit content of 32-bit elements in Rs1 with the bottom 16-bit content of 32-bit elements in Rs2. For the KMAXDS instruction, it multiplies the bottom 16-bit content of 32-bit elements in Rs1 with the top 16-bit content of 32-bit elements in Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of 32-bit elements in Rs1 with the bottom 16-bit content of 32-bit elements in Rs2. The subtraction result is then added to the content of the corresponding 32-bit elements in Rd. If the addition result is beyond the Q31 number range ( $-2^{31} \leq Q31 \leq 2^{31}-1$ ), it is saturated to the range and the OV bit is set to 1. The 32-bit results after saturation are written to Rd. The 16-bit contents of Rs1 and Rs2 are treated as signed integers.

**Operations:**

```
// KMADS
res[x] = Rd.W[x] + (Rs1.W[x].H[1] * Rs2.W[x].H[1]) - (Rs1.W[x].H[0] * Rs2.W[x].
↪H[0]);
// KMADRS
res[x] = Rd.W[x] + (Rs1.W[x].H[0] * Rs2.W[x].H[0]) - (Rs1.W[x].H[1] * Rs2.W[x].
↪H[1]);
// KMAXDS
res[x] = Rd.W[x] + (Rs1.W[x].H[1] * Rs2.W[x].H[0]) - (Rs1.W[x].H[0] * Rs2.W[x].
↪H[1]);
```

(continues on next page)

(continued from previous page)

```

if (res[x] > (2^31)-1) {
    res[x] = (2^31)-1;
    OV = 1;
} else if (res[x] < -2^31) {
    res[x] = -2^31;
    OV = 1;
}
Rd.W[x] = res[x];
for RV32: x=0
for RV64: x=1...0

```

**Parameters**

- **t** – [in] long type of value stored in t
- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in long type

**\_\_STATIC\_FORCEINLINE long \_\_RV\_KMDA (unsigned long a, unsigned long b)**

KMDA (SIMD Signed Multiply Two Halfs and Add)

**Type:** SIMD

**Syntax:**

```

KMDA Rd, Rs1, Rs2
KMXDA Rd, Rs1, Rs2

```

**Purpose :**

Do two signed 16-bit multiplications from the 32-bit elements of two registers; and then adds the two 32-bit results together. The addition result may be saturated.

- KMDA: top\*top + bottom\*bottom (per 32-bit element)
- KMXDA: top\*bottom + bottom\*top (per 32-bit element)

**Description :**

For the KMDA instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2 and then adds the result to the result of multiplying the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. For the KMXDA instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 and then adds the result to the result of multiplying the top 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2. The addition result is checked for saturation. If saturation happens, the result is saturated to  $2^{31}-1$ . The final results are written to Rd. The 16-bit contents are treated as signed integers.

**Operations:**

```

if Rs1.W[x] != 0x80008000 or (Rs2.W[x] != 0x80008000 { // KMDA Rd.
    Rd.W[x] = Rs1.W[x].H[1] *
    Rs2.W[x].H[1]) + (Rs1.W[x].H[0] * Rs2.W[x].H[0]; // KMXDA Rd.W[x] = Rs1.W[x].

```

(continues on next page)

(continued from previous page)

```

    ↪H[1] * Rs2.W[x].H[0])
+ (Rs1.W[x].H[0] * Rs2.W[x].H[1]; } else { Rd.W[x] = 0x7fffffff; OV ↪
    ↪= 1; } for RV32: x=0 for RV64:
x=1...0

```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in long type

**\_\_STATIC\_FORCEINLINE long \_\_RV\_KMXDA (unsigned long a, unsigned long b)**

KMXDA (SIMD Signed Crossed Multiply Two Halfs and Add)

**Type:** SIMD

**Syntax:**

```

KMDA Rd, Rs1, Rs2
KMXDA Rd, Rs1, Rs2

```

**Purpose :**

Do two signed 16-bit multiplications from the 32-bit elements of two registers; and then adds the two 32-bit results together. The addition result may be saturated.

- KMDA: top\*top + bottom\*bottom (per 32-bit element)
- KMXDA: top\*bottom + bottom\*top (per 32-bit element)

**Description :**

For the KMDA instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2 and then adds the result to the result of multiplying the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. For the KMXDA instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 and then adds the result to the result of multiplying the top 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2. The addition result is checked for saturation. If saturation happens, the result is saturated to  $2^{31}-1$ . The final results are written to Rd. The 16-bit contents are treated as signed integers.

**Operations:**

```

if Rs1.W[x] != 0x80008000) or (Rs2.W[x] != 0x80008000 { // KMDA Rd.
    ↪W[x] = Rs1.W[x].H[1] *
Rs2.W[x].H[1]) + (Rs1.W[x].H[0] * Rs2.W[x].H[0]; // KMXDA Rd.W[x] = Rs1.W[x].
    ↪H[1] * Rs2.W[x].H[0])
+ (Rs1.W[x].H[0] * Rs2.W[x].H[1]; } else { Rd.W[x] = 0x7fffffff; OV ↪
    ↪= 1; } for RV32: x=0 for RV64:
x=1...0

```

**Parameters**

- **a** – [in] unsigned long type of value stored in a

- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in long type

**\_\_STATIC\_FORCEINLINE long \_\_RV\_KMSDA (long t, unsigned long a, unsigned long b)**

KMSDA (SIMD Saturating Signed Multiply Two Halfs & Add & Subtract)

**Type:** SIMD

**Syntax:**

```
KMSDA Rd, Rs1, Rs2
KMSXDA Rd, Rs1, Rs2
```

**Purpose :**

Do two signed 16-bit multiplications from the 32-bit elements of two registers; and then subtracts the two 32-bit results from the corresponding 32-bit elements of a third register. The subtraction result may be saturated.

- KMSDA:  $rd.W[x] - top * top - bottom * bottom$  (per 32-bit element)
- KMSXDA:  $rd.W[x] - top * bottom - bottom * top$  (per 32-bit element)

**Description :**

For the KMSDA instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2 and multiplies the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. For the KMSXDA instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 and multiplies the top 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2. The two 32-bit multiplication results are then subtracted from the content of the corresponding 32-bit elements of Rd. If the subtraction result is beyond the Q31 number range ( $-2^{31} \leq Q31 \leq 2^{31}-1$ ), it is saturated to the range and the OV bit is set to 1. The results after saturation are written to Rd. The 16-bit contents are treated as signed integers.

**Operations:**

```
// KMSDA
res[x] = Rd.W[x] - (Rs1.W[x].H[1] * Rs2.W[x].H[1]) - (Rs1.W[x].H[0] * Rs2.W[x].
↪H[0]);
// KMSXDA
res[x] = Rd.W[x] - (Rs1.W[x].H[1] * Rs2.W[x].H[0]) - (Rs1.W[x].H[0] * Rs2.W[x].
↪H[1]);
if (res[x] > (2^31)-1) {
    res[x] = (2^31)-1;
    OV = 1;
} else if (res[x] < -2^31) {
    res[x] = -2^31;
    OV = 1;
}
Rd.W[x] = res[x];
for RV32: x=0
for RV64: x=1...0
```

**Parameters**

- **t** – [in] long type of value stored in t
- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in long type

**\_\_STATIC\_FORCEINLINE long \_\_RV\_KMSXDA (long t, unsigned long a, unsigned long b)**

KMSXDA (SIMD Saturating Signed Crossed Multiply Two Halfs & Add & Subtract)

**Type:** SIMD

**Syntax:**

```
KMSDA Rd, Rs1, Rs2
KMSXDA Rd, Rs1, Rs2
```

**Purpose :**

Do two signed 16-bit multiplications from the 32-bit elements of two registers; and then subtracts the two 32-bit results from the corresponding 32-bit elements of a third register. The subtraction result may be saturated.

- KMSDA:  $rd.W[x] = top * top - bottom * bottom$  (per 32-bit element)
- KMSXDA:  $rd.W[x] = top * bottom - bottom * top$  (per 32-bit element)

**Description :**

For the KMSDA instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2 and multiplies the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. For the KMSXDA instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 and multiplies the top 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2. The two 32-bit multiplication results are then subtracted from the content of the corresponding 32-bit elements of Rd. If the subtraction result is beyond the Q31 number range ( $-2^{31} \leq Q31 \leq 2^{31}-1$ ), it is saturated to the range and the OV bit is set to 1. The results after saturation are written to Rd. The 16-bit contents are treated as signed integers.

**Operations:**

```
// KMSDA
res[x] = Rd.W[x] - (Rs1.W[x].H[1] * Rs2.W[x].H[1]) - (Rs1.W[x].H[0] * Rs2.W[x].
↪H[0]);
// KMSXDA
res[x] = Rd.W[x] - (Rs1.W[x].H[1] * Rs2.W[x].H[0]) - (Rs1.W[x].H[0] * Rs2.W[x].
↪H[1]);
if (res[x] > (2^31)-1) {
    res[x] = (2^31)-1;
    OV = 1;
} else if (res[x] < -2^31) {
    res[x] = -2^31;
    OV = 1;
}
Rd.W[x] = res[x];
for RV32: x=0
for RV64: x=1...0
```

**Parameters**

- **t** – [in] long type of value stored in t
- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in long type

**\_\_STATIC\_FORCEINLINE long \_\_RV\_SMBB16 (unsigned long a, unsigned long b)**

SMBB16 (SIMD Signed Multiply Bottom Half & Bottom Half)

**Type:** SIMD

**Syntax:**

```
SMBB16 Rd, Rs1, Rs2
SMBT16 Rd, Rs1, Rs2
SMTT16 Rd, Rs1, Rs2
```

**Purpose :**

Multiply the signed 16-bit content of the 32-bit elements of a register with the signed 16-bit content of the 32-bit elements of another register and write the result to a third register.

- SMBB16:  $W[x].bottom * W[x].bottom$
- SMBT16:  $W[x].bottom * W[x].top$
- SMTT16:  $W[x].top * W[x].top$

**Description :**

For the SMBB16 instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2. For the SMBT16 instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. For the SMTT16 instruction, it multiplies the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. The multiplication results are written to Rd. The 16-bit contents of Rs1 and Rs2 are treated as signed integers.

**Operations:**

```
Rd.W[x] = Rs1.W[x].H[0] * Rs2.W[x].H[0]; // SMBB16
Rd.W[x] = Rs1.W[x].H[0] * Rs2.W[x].H[1]; // SMBT16
Rd.W[x] = Rs1.W[x].H[1] * Rs2.W[x].H[1]; // SMTT16
for RV32: x=0,
for RV64: x=1..0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in long type

```
__STATIC_FORCEINLINE long __RV_SMBT16 (unsigned long a, unsigned long b)
```

SMBT16 (SIMD Signed Multiply Bottom Half & Top Half)

**Type:** SIMD

**Syntax:**

```
SMBB16 Rd, Rs1, Rs2
SMBT16 Rd, Rs1, Rs2
SMTT16 Rd, Rs1, Rs2
```

**Purpose :**

Multiply the signed 16-bit content of the 32-bit elements of a register with the signed 16-bit content of the 32-bit elements of another register and write the result to a third register.

- SMBB16:  $W[x].bottom * W[x].bottom$
- SMBT16:  $W[x].bottom * W[x].top$
- SMTT16:  $W[x].top * W[x].top$

**Description :**

For the SMBB16 instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2. For the SMBT16 instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. For the SMTT16 instruction, it multiplies the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. The multiplication results are written to Rd. The 16-bit contents of Rs1 and Rs2 are treated as signed integers.

**Operations:**

```
Rd.W[x] = Rs1.W[x].H[0] * Rs2.W[x].H[0]; // SMBB16
Rd.W[x] = Rs1.W[x].H[0] * Rs2.W[x].H[1]; // SMBT16
Rd.W[x] = Rs1.W[x].H[1] * Rs2.W[x].H[1]; // SMTT16
for RV32: x=0,
for RV64: x=1..0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in long type

```
__STATIC_FORCEINLINE long __RV_SMTT16 (unsigned long a, unsigned long b)
```

SMTT16 (SIMD Signed Multiply Top Half & Top Half)

**Type:** SIMD

**Syntax:**

```
SMBB16 Rd, Rs1, Rs2
SMBT16 Rd, Rs1, Rs2
SMTT16 Rd, Rs1, Rs2
```

**Purpose :**

Multiply the signed 16-bit content of the 32-bit elements of a register with the signed 16-bit content of the 32-bit elements of another register and write the result to a third register.

- SMBB16:  $W[x].bottom * W[x].bottom$
- SMBT16:  $W[x].bottom * W[x].top$
- SMTT16:  $W[x].top * W[x].top$

**Description :**

For the SMBB16 instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2. For the SMBT16 instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. For the SMTT16 instruction, it multiplies the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. The multiplication results are written to Rd. The 16-bit contents of Rs1 and Rs2 are treated as signed integers.

**Operations:**

```
Rd.W[x] = Rs1.W[x].H[0] * Rs2.W[x].H[0]; // SMBB16
Rd.W[x] = Rs1.W[x].H[0] * Rs2.W[x].H[1]; // SMBT16
Rd.W[x] = Rs1.W[x].H[1] * Rs2.W[x].H[1]; // SMTT16
for RV32: x=0,
for RV64: x=1..0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in long type

```
__STATIC_FORCEINLINE long __RV_SMDS (unsigned long a, unsigned long b)
```

SMDS (SIMD Signed Multiply Two Halfs and Subtract)

**Type:** SIMD

**Syntax:**

```
SMDS Rd, Rs1, Rs2
SMDRS Rd, Rs1, Rs2
SMXDS Rd, Rs1, Rs2
```

**Purpose :**

Do two signed 16-bit multiplications from the 32-bit elements of two registers; and then perform a subtraction operation between the two 32-bit results.

- SMDS:  $top * top - bottom * bottom$  (per 32-bit element)
- SMDRS:  $bottom * bottom - top * top$  (per 32-bit element)
- SMXDS:  $top * bottom - bottom * top$  (per 32-bit element)

**Description :**



For the SMDS instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. For the SMDRS instruction, it multiplies the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 and then subtracts the result from the result of multiplying the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2. For the SMXDS instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2. The subtraction result is written to the corresponding 32-bit element of Rd. The 16-bit contents of multiplication are treated as signed integers.

#### Operations:

```
* SMDS:
Rd.W[x] = (Rs1.W[x].H[1] * Rs2.W[x].H[1]) - (Rs1.W[x].H[0] * Rs2.W[x].H[0]);
* SMDRS:
Rd.W[x] = (Rs1.W[x].H[0] * Rs2.W[x].H[0]) - (Rs1.W[x].H[1] * Rs2.W[x].H[1]);
* SMXDS:
Rd.W[x] = (Rs1.W[x].H[1] * Rs2.W[x].H[0]) - (Rs1.W[x].H[0] * Rs2.W[x].H[1]);
```

#### Parameters

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

#### Returns

value stored in long type

**\_\_STATIC\_FORCEINLINE long \_\_RV\_SMDRS (unsigned long a, unsigned long b)**

SMDRS (SIMD Signed Multiply Two Halfs and Reverse Subtract)

**Type:** SIMD

**Syntax:**

```
SMDS Rd, Rs1, Rs2
SMDRS Rd, Rs1, Rs2
SMXDS Rd, Rs1, Rs2
```

#### Purpose :

Do two signed 16-bit multiplications from the 32-bit elements of two registers; and then perform a subtraction operation between the two 32-bit results.

- SMDS: top\*top - bottom\*bottom (per 32-bit element)
- SMDRS: bottom\*bottom - top\*top (per 32-bit element)
- SMXDS: top\*bottom - bottom\*top (per 32-bit element)

#### Description :

For the SMDS instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. For the SMDRS instruction, it multiplies the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 and then subtracts the result from the result of multiplying the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2. For the SMXDS instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2.

the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2. For the SMXDS instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2. The subtraction result is written to the corresponding 32-bit element of Rd. The 16-bit contents of multiplication are treated as signed integers.

#### Operations:

```
* SMDS:
Rd.W[x] = (Rs1.W[x].H[1] * Rs2.W[x].H[1]) - (Rs1.W[x].H[0] * Rs2.W[x].H[0]);
* SMDRS:
Rd.W[x] = (Rs1.W[x].H[0] * Rs2.W[x].H[0]) - (Rs1.W[x].H[1] * Rs2.W[x].H[1]);
* SMXDS:
Rd.W[x] = (Rs1.W[x].H[1] * Rs2.W[x].H[0]) - (Rs1.W[x].H[0] * Rs2.W[x].H[1]);
```

#### Parameters

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

#### Returns

value stored in long type

```
__STATIC_FORCEINLINE long __RV_SMXDS (unsigned long a, unsigned long b)
```

SMXDS (SIMD Signed Crossed Multiply Two Halfs and Subtract)

**Type:** SIMD

**Syntax:**

```
SMDS Rd, Rs1, Rs2
SMDRS Rd, Rs1, Rs2
SMXDS Rd, Rs1, Rs2
```

#### Purpose :

Do two signed 16-bit multiplications from the 32-bit elements of two registers; and then perform a subtraction operation between the two 32-bit results.

- SMDS: top\*top - bottom\*bottom (per 32-bit element)
- SMDRS: bottom\*bottom - top\*top (per 32-bit element)
- SMXDS: top\*bottom - bottom\*top (per 32-bit element)

#### Description :

For the SMDS instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. For the SMDRS instruction, it multiplies the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 and then subtracts the result from the result of multiplying the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2. For the SMXDS instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the

32-bit elements of Rs2. The subtraction result is written to the corresponding 32-bit element of Rd. The 16-bit contents of multiplication are treated as signed integers.

#### Operations:

```
* SMDS:
Rd.W[x] = (Rs1.W[x].H[1] * Rs2.W[x].H[1]) - (Rs1.W[x].H[0] * Rs2.W[x].H[0]);
* SMDRS:
Rd.W[x] = (Rs1.W[x].H[0] * Rs2.W[x].H[0]) - (Rs1.W[x].H[1] * Rs2.W[x].H[1]);
* SMXDS:
Rd.W[x] = (Rs1.W[x].H[1] * Rs2.W[x].H[0]) - (Rs1.W[x].H[0] * Rs2.W[x].H[1]);
```

#### Parameters

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

#### Returns

value stored in long type

### Partial-SIMD Miscellaneous Instructions

```
__STATIC_FORCEINLINE unsigned long __RV_CLRS32 (unsigned long a)
```

```
__STATIC_FORCEINLINE unsigned long __RV_CLO32 (unsigned long a)
```

```
__STATIC_FORCEINLINE unsigned long __RV_CLZ32 (unsigned long a)
```

```
__STATIC_FORCEINLINE unsigned long __RV_PBSAD (unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE unsigned long __RV_PBSADA (unsigned long t, unsigned long a,
unsigned long b)
```

```
__RV_SCLIP32(a, b)
```

```
__RV_UCLIP32(a, b)
```

#### group Partial-SIMD Miscellaneous Instructions

Partial-SIMD Miscellaneous Instructions.

there are 7 Partial-SIMD Miscellaneous Instructions

## Defines

### \_\_RV\_SCLIP32(a, b)

SCLIP32 (SIMD 32-bit Signed Clip Value)

**Type:** DSP

**Syntax:**

```
SCLIP32 Rd, Rs1, imm5u[4:0]
```

**Purpose :**

Limit the 32-bit signed integer elements of a register into a signed range simultaneously.

**Description :**

This instruction limits the 32-bit signed integer elements stored in Rs1 into a signed integer range between  $2^{\text{imm5u}}-1$  and  $-2^{\text{imm5u}}$ , and writes the limited results to Rd. For example, if imm5u is 3, the 32-bit input values should be saturated between 7 and -8. If saturation is performed, set OV bit to 1.

**Operations:**

```
src = Rs1.W[x];  
if (src > (2^imm5u)-1) {  
    src = (2^imm5u)-1;  
    OV = 1;  
} else if (src < -2^imm5u) {  
    src = -2^imm5u;  
    OV = 1;  
}  
Rd.W[x] = src  
for RV32: x=0,  
for RV64: x=1...0
```

**Parameters**

- **a** – [in] long type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in long type

### \_\_RV\_UCLIP32(a, b)

UCLIP32 (SIMD 32-bit Unsigned Clip Value)

**Type:** SIMD

**Syntax:**

```
UCLIP32 Rd, Rs1, imm5u[4:0]
```

**Purpose :**

Limit the 32-bit signed integer elements of a register into an unsigned range simultaneously.

**Description :**

This instruction limits the 32-bit signed integer elements stored in Rs1 into an unsigned integer range between  $2^{\text{imm5u}}-1$  and 0, and writes the limited results to Rd. For example, if imm5u is 3, the 32-bit input values should be saturated between 7 and 0. If saturation is performed, set OV bit to 1.

#### Operations:

```
src = Rs1.W[x];
if (src > (2^imm5u)-1) {
    src = (2^imm5u)-1;
    OV = 1;
} else if (src < 0) {
    src = 0;
    OV = 1;
}
Rd.W[x] = src
for RV32: x=0,
for RV64: x=1...0
```

#### Parameters

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned int type of value stored in b

#### Returns

value stored in unsigned long type

## Functions

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_CLRS32 (unsigned long a)**

CLRS32 (SIMD 32-bit Count Leading Redundant Sign)

Type: SIMD

Syntax:

CLRS32 Rd, Rs1

#### Purpose :

Count the number of redundant sign bits of the 32-bit elements of a general register.

#### Description :

Starting from the bits next to the sign bits of the 32-bit elements of Rs1, this instruction counts the number of redundant sign bits and writes the result to the corresponding 32-bit elements of Rd.

#### Operations:

```
snum[x] = Rs1.W[x];
cnt[x] = 0;
for (i = 30 to 0) {
    if (snum[x](i) == snum[x](31)) {
        cnt[x] = cnt[x] + 1;
    } else {
        break;
    }
}
```

(continues on next page)

(continued from previous page)

```

}
Rd.W[x] = cnt[x];
for RV32: x=0
for RV64: x=1..0

```

**Parameters**

**a** – [in] unsigned long type of value stored in a

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_CLO32 (unsigned long a)**

CLO32 (SIMD 32-bit Count Leading One)

**Type:** SIMD

**Syntax:**

```
CLO32 Rd, Rs1
```

**Purpose :**

Count the number of leading one bits of the 32-bit elements of a general register.

**Description :**

Starting from the most significant bits of the 32-bit elements of Rs1, this instruction counts the number of leading one bits and writes the results to the corresponding 32-bit elements of Rd.

**Operations:**

```

snum[x] = Rs1.W[x];
cnt[x] = 0;
for (i = 31 to 0) {
    if (snum[x](i) == 1) {
        cnt[x] = cnt[x] + 1;
    } else {
        break;
    }
}
Rd.W[x] = cnt[x];
for RV32: x=0
for RV64: x=1..0

```

**Parameters**

**a** – [in] unsigned long type of value stored in a

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_CLZ32 (unsigned long a)**

CLZ32 (SIMD 32-bit Count Leading Zero)

**Type:** SIMD

**Syntax:**

CLZ32 Rd, Rs1

**Purpose :**

Count the number of leading zero bits of the 32-bit elements of a general register.

**Description :**

Starting from the most significant bits of the 32-bit elements of Rs1, this instruction counts the number of leading zero bits and writes the results to the corresponding 32-bit elements of Rd.

**Operations:**

```
snum[x] = Rs1.W[x];
cnt[x] = 0;
for (i = 31 to 0) {
    if (snum[x](i) == 0) {
        cnt[x] = cnt[x] + 1;
    } else {
        break;
    }
}
Rd.W[x] = cnt[x];
for RV32: x=0
for RV64: x=1...0
```

**Parameters**

**a** – [in] unsigned long type of value stored in a

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_PBSAD (unsigned long a, unsigned long b)**

PBSAD (Parallel Byte Sum of Absolute Difference)

**Type:** DSP

**Syntax:**

PBSAD Rd, Rs1, Rs2

**Purpose :**

Calculate the sum of absolute difference of unsigned 8-bit data elements.

**Description :**

This instruction subtracts the un-signed 8-bit elements of Rs2 from those of Rs1. Then it adds the absolute value of each difference together and writes the result to Rd.

**Operations:**

```
absdiff[x] = ABS(Rs1.B[x] - Rs2.B[x]);
Rd = SUM(absdiff[x]);
for RV32: x=3...0,
for RV64: x=7...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_PBSADA (unsigned long t, unsigned long a, unsigned long b)**

PBSADA (Parallel Byte Sum of Absolute Difference Accum)

**Type:** DSP

**Syntax:**

PBSADA Rd, Rs1, Rs2

**Purpose :**

Calculate the sum of absolute difference of four unsigned 8-bit data elements and accumulate it into a register.

**Description :**

This instruction subtracts the un-signed 8-bit elements of Rs2 from those of Rs1. It then adds the absolute value of each difference together along with the content of Rd and writes the accumulated result back to Rd.

**Operations:**

absdiff[x] = ABS(Rs1.B[x] - Rs2.B[x]);  
Rd = Rd + SUM(absdiff[x]);  
for RV32: x=3...0,  
for RV64: x=7...0

**Parameters**

- **t** – [in] unsigned long type of value stored in t
- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

## 8-bit Multiply with 32-bit Add Instructions

**\_\_STATIC\_FORCEINLINE long \_\_RV\_SMAQA (long t, unsigned long a, unsigned long b)**

**\_\_STATIC\_FORCEINLINE long \_\_RV\_SMAQA\_SU (long t, unsigned long a, unsigned long b)**

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UMAQA (unsigned long t, unsigned long a, unsigned long b)**



**group 8-bit Multiply with 32-bit Add Instructions**

8-bit Multiply with 32-bit Add Instructions

there are 3 8-bit Multiply with 32-bit Add Instructions

**Functions****\_\_STATIC\_FORCEINLINE long \_\_RV\_SMAQA (long t, unsigned long a, unsigned long b)**

SMAQA (Signed Multiply Four Bytes with 32-bit Adds)

**Type:** Partial-SIMD (Reduction)**Syntax:**

SMAQA Rd, Rs1, Rs2

**Purpose :**

Do four signed 8-bit multiplications from 32-bit chunks of two registers; and then adds the four 16-bit results and the content of corresponding 32-bit chunks of a third register together.

**Description :**

This instruction multiplies the four signed 8-bit elements of 32-bit chunks of Rs1 with the four signed 8-bit elements of 32-bit chunks of Rs2 and then adds the four results together with the signed content of the corresponding 32-bit chunks of Rd. The final results are written back to the corresponding 32-bit chunks in Rd.

**Operations:**

```
res[x] = Rd.W[x] +
        (Rs1.W[x].B[3] s* Rs2.W[x].B[3]) + (Rs1.W[x].B[2] s* Rs2.W[x].B[2]) +
        (Rs1.W[x].B[1] s* Rs2.W[x].B[1]) + (Rs1.W[x].B[0] s* Rs2.W[x].B[0]);
Rd.W[x] = res[x];
for RV32: x=0,
for RV64: x=1,0
```

**Parameters**

- **t** – [in] long type of value stored in t
- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in long type

**\_\_STATIC\_FORCEINLINE long \_\_RV\_SMAQA\_SU (long t, unsigned long a, unsigned long b)**

SMAQA.SU (Signed and Unsigned Multiply Four Bytes with 32-bit Adds)

**Type:** Partial-SIMD (Reduction)**Syntax:**

SMAQA.SU Rd, Rs1, Rs2

**Purpose :**

Do four signed x unsigned 8-bit multiplications from 32-bit chunks of two registers; and then adds the four 16-bit results and the content of corresponding 32-bit chunks of a third register together.

**Description :**

This instruction multiplies the four signed 8-bit elements of 32-bit chunks of Rs1 with the four unsigned 8-bit elements of 32-bit chunks of Rs2 and then adds the four results together with the signed content of the corresponding 32-bit chunks of Rd. The final results are written back to the corresponding 32-bit chunks in Rd.

**Operations:**

```
res[x] = Rd.W[x] +
        (Rs1.W[x].B[3] su* Rs2.W[x].B[3]) + (Rs1.W[x].B[2] su* Rs2.W[x].B[2]) +
        (Rs1.W[x].B[1] su* Rs2.W[x].B[1]) + (Rs1.W[x].B[0] su* Rs2.W[x].B[0]);
Rd.W[x] = res[x];
for RV32: x=0,
for RV64: x=1..0
```

**Parameters**

- **t** – [in] long type of value stored in t
- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UMAQA (unsigned long t, unsigned long a, unsigned long b)**

UMAQA (Unsigned Multiply Four Bytes with 32- bit Adds)

**Type:** DSP

**Syntax:**

```
UMAQA Rd, Rs1, Rs2
```

**Purpose :**

Do four unsigned 8-bit multiplications from 32-bit chunks of two registers; and then adds the four 16-bit results and the content of corresponding 32-bit chunks of a third register together.

**Description :**

This instruction multiplies the four unsigned 8-bit elements of 32-bit chunks of Rs1 with the four unsigned 8-bit elements of 32-bit chunks of Rs2 and then adds the four results together with the unsigned content of the corresponding 32-bit chunks of Rd. The final results are written back to the corresponding 32-bit chunks in Rd.

**Operations:**

```
res[x] = Rd.W[x] + (Rs1.W[x].B[3] u* Rs2.W[x].B[3]) +
        (Rs1.W[x].B[2] u* Rs2.W[x].B[2]) + (Rs1.W[x].B[1] u* Rs2.W[x].B[1]) +
        (Rs1.W[x].B[0] u* Rs2.W[x].B[0]);
Rd.W[x] = res[x];
```

(continues on next page)

(continued from previous page)

```

for RV32: x=0,
for RV64: x=1..0

```

**Parameters**

- **t** – [in] unsigned long type of value stored in t
- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

*group* **Partial-SIMD Data Processing Instructions**

Partial-SIMD Data Processing Instructions.

**64-bit Profile Instructions****64-bit Addition & Subtraction Instructions**

```
__STATIC_FORCEINLINE unsigned long long __RV_ADD64 (unsigned long long a,
unsigned long long b)
```

```
__STATIC_FORCEINLINE long long __RV_KADD64 (long long a, long long b)
```

```
__STATIC_FORCEINLINE long long __RV_KSUB64 (long long a, long long b)
```

```
__STATIC_FORCEINLINE long long __RV_RADD64 (long long a, long long b)
```

```
__STATIC_FORCEINLINE long long __RV_RSUB64 (long long a, long long b)
```

```
__STATIC_FORCEINLINE unsigned long long __RV_SUB64 (unsigned long long a,
unsigned long long b)
```

```
__STATIC_FORCEINLINE unsigned long long __RV_UKADD64 (unsigned long long a,
unsigned long long b)
```

```
__STATIC_FORCEINLINE unsigned long long __RV_UKSUB64 (unsigned long long a,
unsigned long long b)
```

```
__STATIC_FORCEINLINE unsigned long long __RV_URADD64 (unsigned long long a,
unsigned long long b)
```

```
__STATIC_FORCEINLINE unsigned long long __RV_URSUB64 (unsigned long long a,
unsigned long long b)
```

*group* **64-bit Addition & Subtraction Instructions**

64-bit Addition &amp; Subtraction Instructions

there are 10 64-bit Addition &amp; Subtraction Instructions.

**Functions****\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_ADD64 (unsigned long long a, unsigned long long b)**

ADD64 (64-bit Addition)

**Type:** 64-bit Profile**Syntax:**

ADD64 Rd, Rs1, Rs2

**Purpose :**

Add two 64-bit signed or unsigned integers.

**RV32 Description :**

This instruction adds the 64-bit integer of an even/odd pair of registers specified by Rs1(4,1) with the 64-bit integer of an even/odd pair of registers specified by Rs2(4,1), and then writes the 64-bit result to an even/odd pair of registers specified by Rd(4,1). Rx(4,1), i.e., value d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the result and the even 2d register of the pair contains the low 32-bit of the result.

**RV64 Description :**

This instruction has the same behavior as the ADD instruction in RV64I.

**Note :**

This instruction can be used for either signed or unsigned addition.

**Operations:**

RV32:  
 $t\_L = \text{CONCAT}(Rd(4,1), 1'b0); t\_H = \text{CONCAT}(Rd(4,1), 1'b1);$   
 $a\_L = \text{CONCAT}(Rs1(4,1), 1'b0); a\_H = \text{CONCAT}(Rs1(4,1), 1'b1);$   
 $b\_L = \text{CONCAT}(Rs2(4,1), 1'b0); b\_H = \text{CONCAT}(Rs2(4,1), 1'b1);$   
 $R[t\_H].R[t\_L] = R[a\_H].R[a\_L] + R[b\_H].R[b\_L];$

RV64:  
 $Rd = Rs1 + Rs2;$

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

```
__STATIC_FORCEINLINE long long __RV_KADD64 (long long a, long long b)
```

KADD64 (64-bit Signed Saturating Addition)

**Type:** DSP (64-bit Profile)

**Syntax:**

```
KADD64 Rd, Rs1, Rs2
```

**Purpose :**

Add two 64-bit signed integers. The result is saturated to the Q63 range.

**RV32 Description :**

This instruction adds the 64-bit signed integer of an even/odd pair of registers specified by Rs1(4,1) with the 64-bit signed integer of an even/odd pair of registers specified by Rs2(4,1). If the 64-bit result is beyond the Q63 number range ( $-2^{63} \leq Q63 \leq 2^{63}-1$ ), it is saturated to the range and the OV bit is set to 1. The saturated result is written to an even/odd pair of registers specified by Rd(4,1). Rx(4,1), i.e., value d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the result and the even 2d register of the pair contains the low 32-bit of the result.

**RV64 Description :**

This instruction adds the 64-bit signed integer in Rs1 with the 64-bit signed integer in Rs2. If the result is beyond the Q63 number range ( $-2^{63} \leq Q63 \leq 2^{63}-1$ ), it is saturated to the range and the OV bit is set to 1. The saturated result is written to Rd.

**Operations:**

```
RV32:
t_L = CONCAT(Rd(4,1), 1'b0); t_H = CONCAT(Rd(4,1), 1'b1);
a_L = CONCAT(Rs1(4,1), 1'b0); a_H = CONCAT(Rs1(4,1), 1'b1);
b_L = CONCAT(Rs2(4,1), 1'b0); b_H = CONCAT(Rs2(4,1), 1'b1);
result = R[a_H].R[a_L] + R[b_H].R[b_L];
if (result > (2^63)-1) {
    result = (2^63)-1; OV = 1;
} else if (result < -2^63) {
    result = -2^63; OV = 1;
}
R[t_H].R[t_L] = result;
RV64:
result = Rs1 + Rs2;
if (result > (2^63)-1) {
    result = (2^63)-1; OV = 1;
} else if (result < -2^63) {
    result = -2^63; OV = 1;
}
Rd = result;
```

**Parameters**

- **a** – [in] long long type of value stored in a
- **b** – [in] long long type of value stored in b

**Returns**

value stored in long long type

**\_\_STATIC\_FORCEINLINE long long \_\_RV\_KSUB64 (long long a, long long b)**

KSUB64 (64-bit Signed Saturating Subtraction)

**Type:** DSP (64-bit Profile)

**Syntax:**

KSUB64 Rd, Rs1, Rs2

**Purpose :**

Perform a 64-bit signed integer subtraction. The result is saturated to the Q63 range.

**RV32 Description :**

This instruction subtracts the 64-bit signed integer of an even/odd pair of registers specified by Rs2(4,1) from the 64-bit signed integer of an even/odd pair of registers specified by Rs1(4,1). If the 64-bit result is beyond the Q63 number range ( $-2^{63} \leq Q63 \leq 2^{63}-1$ ), it is saturated to the range and the OV bit is set to 1. The saturated result is then written to an even/odd pair of registers specified by Rd(4,1). Rx(4,1), i.e., d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the operand and the even 2d register of the pair contains the low 32-bit of the operand.

**RV64 Description :**

This instruction subtracts the 64-bit signed integer of Rs2 from the 64-bit signed integer of Rs1. If the 64-bit result is beyond the Q63 number range ( $-2^{63} \leq Q63 \leq 2^{63}-1$ ), it is saturated to the range and the OV bit is set to 1. The saturated result is then written to Rd.

**Operations:**

```
RV32:
t_L = CONCAT(Rd(4,1), 1'b0); t_H = CONCAT(Rd(4,1), 1'b1);
a_L = CONCAT(Rs1(4,1), 1'b0); a_H = CONCAT(Rs1(4,1), 1'b1);
b_L = CONCAT(Rs2(4,1), 1'b0); b_H = CONCAT(Rs2(4,1), 1'b1);
result = R[a_H].R[a_L] - R[b_H].R[b_L];
if (result > (2^63)-1) {
    result = (2^63)-1; OV = 1;
} else if (result < -2^63) {
    result = -2^63; OV = 1;
}
R[t_H].R[t_L] = result;
RV64:
result = Rs1 - Rs2;
if (result > (2^63)-1) {
    result = (2^63)-1; OV = 1;
} else if (result < -2^63) {
    result = -2^63; OV = 1;
}
Rd = result;
```

**Parameters**

- **a** – [in] long long type of value stored in a

- **b** – [in] long long type of value stored in b

**Returns**

value stored in long long type

**\_\_STATIC\_FORCEINLINE long long \_\_RV\_RADD64 (long long a, long long b)**

RADD64 (64-bit Signed Halving Addition)

**Type:** DSP (64-bit Profile)

**Syntax:**

RADD64 Rd, Rs1, Rs2

**Purpose :**

Add two 64-bit signed integers. The result is halved to avoid overflow or saturation.

**RV32 Description :**

This instruction adds the 64-bit signed integer of an even/odd pair of registers specified by Rs1(4,1) with the 64-bit signed integer of an even/odd pair of registers specified by Rs2(4,1). The 64-bit addition result is first arithmetically right-shifted by 1 bit and then written to an even/odd pair of registers specified by Rd(4,1). Rx(4,1), i.e., value d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the result and the even 2d register of the pair contains the low 32-bit of the result.

**RV64 Description :**

This instruction adds the 64-bit signed integer in Rs1 with the 64-bit signed integer in Rs2. The 64-bit addition result is first arithmetically right-shifted by 1 bit and then written to Rd.

**Operations:**

```
RV32:
t_L = CONCAT(Rd(4,1), 1'b0); t_H = CONCAT(Rd(4,1), 1'b1);
a_L = CONCAT(Rs1(4,1), 1'b0); a_H = CONCAT(Rs1(4,1), 1'b1);
b_L = CONCAT(Rs2(4,1), 1'b0); b_H = CONCAT(Rs2(4,1), 1'b1);
R[t_H].R[t_L] = (R[a_H].R[a_L] + R[b_H].R[b_L]) s>> 1;
RV64:
Rd = (Rs1 + Rs2) s>> 1;
```

**Parameters**

- **a** – [in] long long type of value stored in a
- **b** – [in] long long type of value stored in b

**Returns**

value stored in long long type

**\_\_STATIC\_FORCEINLINE long long \_\_RV\_RSUB64 (long long a, long long b)**

RSUB64 (64-bit Signed Halving Subtraction)

**Type:** DSP (64-bit Profile)

**Syntax:**

RSUB64 Rd, Rs1, Rs2

**Purpose :**

Perform a 64-bit signed integer subtraction. The result is halved to avoid overflow or saturation.

**RV32 Description :**

This instruction subtracts the 64-bit signed integer of an even/odd pair of registers specified by Rb(4,1) from the 64-bit signed integer of an even/odd pair of registers specified by Ra(4,1). The subtraction result is first arithmetically right-shifted by 1 bit and then written to an even/odd pair of registers specified by Rt(4,1). Rx(4,1), i.e., value d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the result and the even 2d register of the pair contains the low 32-bit of the result.

**RV64 Description :**

This instruction subtracts the 64-bit signed integer in Rs2 from the 64-bit signed integer in Rs1. The 64-bit subtraction result is first arithmetically right-shifted by 1 bit and then written to Rd.

**Operations:**

```
RV32:
t_L = CONCAT(Rd(4,1), 1'b0); t_H = CONCAT(Rd(4,1), 1'b1);
a_L = CONCAT(Rs1(4,1), 1'b0); a_H = CONCAT(Rs1(4,1), 1'b1);
b_L = CONCAT(Rs2(4,1), 1'b0); b_H = CONCAT(Rs2(4,1), 1'b1);
R[t_H].R[t_L] = (R[a_H].R[a_L] - R[b_H].R[b_L]) s>> 1;
RV64:
Rd = (Rs1 - Rs2) s>> 1;
```

**Parameters**

- **a** – [in] long long type of value stored in a
- **b** – [in] long long type of value stored in b

**Returns**

value stored in long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_SUB64 (unsigned long long a, unsigned long long b)**

SUB64 (64-bit Subtraction)

**Type:** DSP (64-bit Profile)

**Syntax:**

```
SUB64 Rd, Rs1, Rs2
```

**Purpose :**

Perform a 64-bit signed or unsigned integer subtraction.

**RV32 Description :**

This instruction subtracts the 64-bit integer of an even/odd pair of registers specified by Rs2(4,1) from the 64-bit integer of an even/odd pair of registers specified by Rs1(4,1), and then writes the 64-bit result to an even/odd pair of registers specified by Rd(4,1). Rx(4,1), i.e., d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the operand and the even 2d register of the pair contains the low 32-bit of the operand.

**RV64 Description :**



This instruction subtracts the 64-bit integer of Rs2 from the 64-bit integer of Rs1, and then writes the 64-bit result to Rd.

**Note :**

This instruction can be used for either signed or unsigned subtraction.

**Operations:**

```
* RV32:
t_L = CONCAT(Rd(4,1),1'b0); t_H = CONCAT(Rd(4,1),1'b1);
a_L = CONCAT(Rs1(4,1),1'b0); a_H = CONCAT(Rs1(4,1),1'b1);
b_L = CONCAT(Rs2(4,1),1'b0); b_H = CONCAT(Rs2(4,1),1'b1);
R[t_H].R[t_L] = R[a_H].R[a_L] - R[b_H].R[b_L];
* RV64:
Rd = Rs1 - Rs2;
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_UKADD64 (unsigned long long a, unsigned long long b)**

UKADD64 (64-bit Unsigned Saturating Addition)

**Type:** DSP (64-bit Profile)

**Syntax:**

```
UKADD64 Rd, Rs1, Rs2
```

**Purpose :**

Add two 64-bit unsigned integers. The result is saturated to the U64 range.

**RV32 Description :**

This instruction adds the 64-bit unsigned integer of an even/odd pair of registers specified by Rs1(4,1) with the 64-bit unsigned integer of an even/odd pair of registers specified by Rs2(4,1). If the 64-bit result is beyond the U64 number range ( $0 \leq U64 \leq 2^{64}-1$ ), it is saturated to the range and the OV bit is set to 1. The saturated result is written to an even/odd pair of registers specified by Rd(4,1). Rx(4,1), i.e., d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the result and the even 2d register of the pair contains the low 32-bit of the result.

**RV64 Description :**

This instruction adds the 64-bit unsigned integer in Rs1 with the 64-bit unsigned integer in Rs2. If the 64-bit result is beyond the U64 number range ( $0 \leq U64 \leq 2^{64}-1$ ), it is saturated to the range and the OV bit is set to 1. The saturated result is written to Rd.

**Operations:**

```

* RV32:
t_L = CONCAT(Rt(4,1),1'b0); t_H = CONCAT(Rt(4,1),1'b1);
a_L = CONCAT(Ra(4,1),1'b0); a_H = CONCAT(Ra(4,1),1'b1);
b_L = CONCAT(Rb(4,1),1'b0); b_H = CONCAT(Rb(4,1),1'b1);
result = R[a_H].R[a_L] + R[b_H].R[b_L];
if (result > (2^64)-1) {
    result = (2^64)-1; OV = 1;
}
R[t_H].R[t_L] = result;
* RV64:
result = Rs1 + Rs2;
if (result > (2^64)-1) {
    result = (2^64)-1; OV = 1;
}
Rd = result;

```

#### Parameters

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

#### Returns

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_UKSUB64 (unsigned long long a, unsigned long long b)**

UKSUB64 (64-bit Unsigned Saturating Subtraction)

**Type:** DSP (64-bit Profile)

**Syntax:**

```
UKSUB64 Rd, Rs1, Rs2
```

#### Purpose :

Perform a 64-bit signed integer subtraction. The result is saturated to the U64 range.

#### RV32 Description :

This instruction subtracts the 64-bit unsigned integer of an even/odd pair of registers specified by Rs2(4,1) from the 64-bit unsigned integer of an even/odd pair of registers specified by Rs1(4,1). If the 64-bit result is beyond the U64 number range ( $0 \leq U64 \leq 2^{64}-1$ ), it is saturated to the range and the OV bit is set to 1. The saturated result is then written to an even/odd pair of registers specified by Rd(4,1). Rx(4,1), i.e., d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the operand and the even 2d register of the pair contains the low 32-bit of the operand.

#### RV64 Description :

This instruction subtracts the 64-bit unsigned integer of Rs2 from the 64-bit unsigned integer of an even/odd pair of Rs1. If the 64-bit result is beyond the U64 number range ( $0 \leq U64 \leq 2^{64}-1$ ), it is saturated to the range and the OV bit is set to 1. The saturated result is then written to Rd.

#### Operations:

```

* RV32:
t_L = CONCAT(Rd(4,1),1'b0); t_H = CONCAT(Rd(4,1),1'b1);
a_L = CONCAT(Rs1(4,1),1'b0); a_H = CONCAT(Rs1(4,1),1'b1);
b_L = CONCAT(Rs2(4,1),1'b0); b_H = CONCAT(Rs2(4,1),1'b1);
result = R[a_H].R[a_L] - R[b_H].R[b_L];
if (result < 0) {
    result = 0; OV = 1;
}
R[t_H].R[t_L] = result;
* RV64
result = Rs1 - Rs2;
if (result < 0) {
    result = 0; OV = 1;
}
Rd = result;

```

#### Parameters

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

#### Returns

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_URADD64 (unsigned long long a, unsigned long long b)**

URADD64 (64-bit Unsigned Halving Addition)

**Type:** DSP (64-bit Profile)

**Syntax:**

```
URADD64 Rd, Rs1, Rs2
```

#### Purpose :

Add two 64-bit unsigned integers. The result is halved to avoid overflow or saturation.

#### RV32 Description :

This instruction adds the 64-bit unsigned integer of an even/odd pair of registers specified by Rs1(4,1) with the 64-bit unsigned integer of an even/odd pair of registers specified by Rs2(4,1). The 64-bit addition result is first logically right-shifted by 1 bit and then written to an even/odd pair of registers specified by Rd(4,1). Rx(4,1), i.e., d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the result and the even 2d register of the pair contains the low 32-bit of the result.

#### RV64 Description :

This instruction adds the 64-bit unsigned integer in Rs1 with the 64-bit unsigned integer Rs2. The 64-bit addition result is first logically right-shifted by 1 bit and then written to Rd.

#### Operations:

```

* RV32:
t_L = CONCAT(Rt(4,1),1'b0); t_H = CONCAT(Rt(4,1),1'b1);
a_L = CONCAT(Ra(4,1),1'b0); a_H = CONCAT(Ra(4,1),1'b1);

```

(continues on next page)

(continued from previous page)

```

b_L = CONCAT(Rb(4,1),1'b0); b_H = CONCAT(Rb(4,1),1'b1);
R[t_H].R[t_L] = (R[a_H].R[a_L] + R[b_H].R[b_L]) u>> 1;
* RV64:
Rd = (Rs1 + Rs2) u>> 1;

```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_URSUB64 (unsigned long long a, unsigned long long b)**

URSUB64 (64-bit Unsigned Halving Subtraction)

**Type:** DSP (64-bit Profile)

**Syntax:**

```
URSUB64 Rd, Rs1, Rs2
```

**Purpose :**

Perform a 64-bit unsigned integer subtraction. The result is halved to avoid overflow or saturation.

**RV32 Description :**

This instruction subtracts the 64-bit unsigned integer of an even/odd pair of registers specified by Rs2(4,1) from the 64-bit unsigned integer of an even/odd pair of registers specified by Rs1(4,1). The subtraction result is first logically right-shifted by 1 bit and then written to an even/odd pair of registers specified by Rd(4,1). Rx(4,1), i.e., d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the result and the even 2d register of the pair contains the low 32-bit of the result.

**RV64 Description :**

This instruction subtracts the 64-bit unsigned integer in Rs2 from the 64-bit unsigned integer in Rs1. The subtraction result is first logically right-shifted by 1 bit and then written to Rd.

**Operations:**

```

* RV32:
t_L = CONCAT(Rt(4,1),1'b0); t_H = CONCAT(Rt(4,1),1'b1);
a_L = CONCAT(Ra(4,1),1'b0); a_H = CONCAT(Ra(4,1),1'b1);
b_L = CONCAT(Rb(4,1),1'b0); b_H = CONCAT(Rb(4,1),1'b1);
R[t_H].R[t_L] = (R[a_H].R[a_L] - R[b_H].R[b_L]) u>> 1;
* RV64:
Rd = (Rs1 - Rs2) u>> 1;

```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

**32-bit Multiply with 64-bit Add/Subtract Instructions**

```
__STATIC_FORCEINLINE long long __RV_KMAR64 (long long t, long a, long b)
```

```
__STATIC_FORCEINLINE long long __RV_KMSR64 (long long t, long a, long b)
```

```
__STATIC_FORCEINLINE long long __RV_SMAR64 (long long t, long a, long b)
```

```
__STATIC_FORCEINLINE long long __RV_SMSR64 (long long t, long a, long b)
```

```
__STATIC_FORCEINLINE unsigned long long __RV_UKMAR64 (unsigned long long t,
unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE unsigned long long __RV_UKMSR64 (unsigned long long t,
unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE unsigned long long __RV_UMAR64 (unsigned long long t,
unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE unsigned long long __RV_UMSR64 (unsigned long long t,
unsigned long a, unsigned long b)
```

*group* **32-bit Multiply with 64-bit Add/Subtract Instructions**

32-bit Multiply with 64-bit Add/Subtract Instructions

there are 32-bit Multiply 64-bit Add/Subtract Instructions

**Functions**

```
__STATIC_FORCEINLINE long long __RV_KMAR64 (long long t, long a, long b)
```

KMAR64 (Signed Multiply and Saturating Add to 64-Bit Data)

**Type:** DSP (64-bit Profile)

**Syntax:**

```
KMAR64 Rd, Rs1, Rs2
```

**Purpose :**

Multiply the 32-bit signed elements in two registers and add the 64-bit multiplication results to the 64-bit signed data of a pair of registers (RV32) or a register (RV64). The result is saturated to the Q63 range and written back to the pair of registers (RV32) or the register (RV64).

**RV32 Description :**

This instruction multiplies the 32-bit signed data of Rs1 with that of Rs2. It adds the 64-bit multiplication result to the 64-bit signed data of an even/odd pair of registers specified by Rd(4,1) with unlimited precision. If the 64-bit addition result is beyond the Q63 number range ( $-2^{63} \leq Q63 \leq 2^{63}-1$ ), it is saturated to the range and the OV bit is set to 1. The saturated result is written back to the even/odd pair of registers specified by Rd(4,1). Rx(4,1), i.e., value d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the result and the even 2d register of the pair contains the low 32-bit of the result.

#### RV64 Description :

This instruction multiplies the 32-bit signed elements of Rs1 with that of Rs2. It adds the 64-bit multiplication results to the 64-bit signed data of Rd with unlimited precision. If the 64-bit addition result is beyond the Q63 number range ( $-2^{63} \leq Q63 \leq 2^{63}-1$ ), it is saturated to the range and the OV bit is set to 1. The saturated result is written back to Rd.

#### Operations:

```
RV32:
t_L = CONCAT(Rd(4,1),1'b0); t_H = CONCAT(Rd(4,1),1'b1);
result = R[t_H].R[t_L] + (Rs1 * Rs2);
if (result > (2^63)-1) {
    result = (2^63)-1; OV = 1;
} else if (result < -2^63) {
    result = -2^63; OV = 1;
}
R[t_H].R[t_L] = result;
RV64:
// `result` has unlimited precision
result = Rd + (Rs1.W[0] * Rs2.W[0]) + (Rs1.W[1] * Rs2.W[1]);
if (result > (2^63)-1) {
    result = (2^63)-1; OV = 1;
} else if (result < -2^63) {
    result = -2^63; OV = 1;
}
Rd = result;
```

#### Parameters

- **t** – [in] long long type of value stored in t
- **a** – [in] long type of value stored in a
- **b** – [in] long type of value stored in b

#### Returns

value stored in long long type

**\_\_STATIC\_FORCEINLINE long long \_\_RV\_KMSR64 (long long t, long a, long b)**

KMSR64 (Signed Multiply and Saturating Subtract from 64-Bit Data)

**Type:** DSP (64-bit Profile)

#### Syntax:

KMSR64 Rd, Rs1, Rs2

#### Purpose :

Multiply the 32-bit signed elements in two registers and subtract the 64-bit multiplication results from the 64-bit signed data of a pair of registers (RV32) or a register (RV64). The result is saturated to the Q63 range and written back to the pair of registers (RV32) or the register (RV64).

#### RV32 Description :

This instruction multiplies the 32-bit signed data of Rs1 with that of Rs2. It subtracts the 64-bit multiplication result from the 64-bit signed data of an even/odd pair of registers specified by Rd(4,1) with unlimited precision. If the 64-bit subtraction result is beyond the Q63 number range ( $-2^{63} \leq Q63 \leq 2^{63}-1$ ), it is saturated to the range and the OV bit is set to 1. The saturated result is written back to the even/odd pair of registers specified by Rd(4,1). Rx(4,1), i.e., d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the result and the even 2d register of the pair contains the low 32-bit of the result.

#### RV64 Description :

This instruction multiplies the 32-bit signed elements of Rs1 with that of Rs2. It subtracts the 64-bit multiplication results from the 64-bit signed data in Rd with unlimited precision. If the 64-bit subtraction result is beyond the Q63 number range ( $-2^{63} \leq Q63 \leq 2^{63}-1$ ), it is saturated to the range and the OV bit is set to 1. The saturated result is written back to Rd.

#### Operations:

```
RV32:
t_L = CONCAT(Rd(4,1),1'b0); t_H = CONCAT(Rd(4,1),1'b1);
result = R[t_H].R[t_L] - (Rs1 * Rs2);
if (result > (2^63)-1) {
    result = (2^63)-1; OV = 1;
} else if (result < -2^63) {
    result = -2^63; OV = 1;
}
R[t_H].R[t_L] = result;
RV64:
// `result` has unlimited precision
result = Rd - (Rs1.W[0] * Rs2.W[0]) - (Rs1.W[1] * Rs2.W[1]);
if (result > (2^63)-1) {
    result = (2^63)-1; OV = 1;
} else if (result < -2^63) {
    result = -2^63; OV = 1;
}
Rd = result;
```

#### Parameters

- **t** – [in] long long type of value stored in t
- **a** – [in] long type of value stored in a
- **b** – [in] long type of value stored in b

#### Returns

value stored in long long type

**\_\_STATIC\_FORCEINLINE long long \_\_RV\_SMAR64 (long long t, long a, long b)**

SMAR64 (Signed Multiply and Add to 64-Bit Data)

**Type:** DSP (64-bit Profile)

**Syntax:**

SMAR64 Rd, Rs1, Rs2

**Purpose :**

Multiply the 32-bit signed elements in two registers and add the 64-bit multiplication result to the 64-bit signed data of a pair of registers (RV32) or a register (RV64). The result is written back to the pair of registers (RV32) or a register (RV64).

**RV32 Description :**

This instruction multiplies the 32-bit signed data of Rs1 with that of Rs2. It adds the 64-bit multiplication result to the 64-bit signed data of an even/odd pair of registers specified by Rd(4,1). The addition result is written back to the even/odd pair of registers specified by Rd(4,1). Rx(4,1), i.e., d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the result and the even 2d register of the pair contains the low 32-bit of the result.

**RV64 Description :**

This instruction multiplies the 32-bit signed elements of Rs1 with that of Rs2. It adds the 64-bit multiplication results to the 64-bit signed data of Rd. The addition result is written back to Rd.

**Operations:**

```
* RV32:
t_L = CONCAT(Rd(4,1), 1'b0); t_H = CONCAT(Rd(4,1), 1'b1);
R[t_H].R[t_L] = R[t_H].R[t_L] + (Rs1 * Rs2);
* RV64:
Rd = Rd + (Rs1.W[0] * Rs2.W[0]) + (Rs1.W[1] * Rs2.W[1]);
```

**Parameters**

- **t** – [in] long long type of value stored in t
- **a** – [in] long type of value stored in a
- **b** – [in] long type of value stored in b

**Returns**

value stored in long long type

**\_\_STATIC\_FORCEINLINE long long \_\_RV\_SMSR64 (long long t, long a, long b)**

SMSR64 (Signed Multiply and Subtract from 64- Bit Data)

**Type:** DSP (64-bit Profile)

**Syntax:**

SMSR64 Rd, Rs1, Rs2

**Purpose :**

Multiply the 32-bit signed elements in two registers and subtract the 64-bit multiplication results from the 64-bit signed data of a pair of registers (RV32) or a register (RV64). The result is written back to the pair of registers (RV32) or a register (RV64).

**RV32 Description :**

This instruction multiplies the 32-bit signed data of Rs1 with that of Rs2. It subtracts the 64-bit multiplication result from the 64-bit signed data of an even/odd pair of registers specified by Rd(4,1). The subtraction



result is written back to the even/odd pair of registers specified by Rd(4,1). Rx(4,1), i.e., d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the result and the even 2d register of the pair contains the low 32-bit of the result.

#### RV64 Description :

This instruction multiplies the 32-bit signed elements of Rs1 with that of Rs2. It subtracts the 64-bit multiplication results from the 64-bit signed data of Rd. The subtraction result is written back to Rd.

#### Operations:

```
* RV32:
t_L = CONCAT(Rd(4,1), 1'b0); t_H = CONCAT(Rd(4,1), 1'b1);
R[t_H].R[t_L] = R[t_H].R[t_L] - (Rs1 * Rs2);
* RV64:
Rd = Rd - (Rs1.W[0] * Rs2.W[0]) - (Rs1.W[1] * Rs2.W[1]);
```

#### Parameters

- **t** – [in] long long type of value stored in t
- **a** – [in] long type of value stored in a
- **b** – [in] long type of value stored in b

#### Returns

value stored in long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_UKMAR64 (unsigned long long t, unsigned long a, unsigned long b)**

UKMAR64 (Unsigned Multiply and Saturating Add to 64-Bit Data)

**Type:** DSP (64-bit Profile)

#### Syntax:

```
UKMAR64 Rd, Rs1, Rs2
```

#### Purpose :

Multiply the 32-bit unsigned elements in two registers and add the 64-bit multiplication results to the 64-bit unsigned data of a pair of registers (RV32) or a register (RV64). The result is saturated to the U64 range and written back to the pair of registers (RV32) or the register (RV64).

#### RV32 Description :

This instruction multiplies the 32-bit unsigned data of Rs1 with that of Rs2. It adds the 64-bit multiplication result to the 64-bit unsigned data of an even/odd pair of registers specified by Rd(4,1) with unlimited precision. If the 64-bit addition result is beyond the U64 number range ( $0 \leq U64 \leq 2^{64}-1$ ), it is saturated to the range and the OV bit is set to 1. The saturated result is written back to the even/odd pair of registers specified by Rd(4,1). Rx(4,1), i.e., d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the result and the even 2d register of the pair contains the low 32-bit of the result.

#### RV64 Description :

This instruction multiplies the 32-bit unsigned elements of Rs1 with that of Rs2. It adds the 64-bit multiplication results to the 64-bit unsigned data in Rd with unlimited precision. If the 64-bit addition result is

beyond the U64 number range ( $0 \leq U64 \leq 2^{64}-1$ ), it is saturated to the range and the OV bit is set to 1. The saturated result is written back to Rd.

#### Operations:

```
* RV32:
t_L = CONCAT(Rd(4,1),1'b0); t_H = CONCAT(Rd(4,1),1'b1);
result = R[t_H].R[t_L] + (Rs1 * Rs2);
if (result > (2^64)-1) {
    result = (2^64)-1; OV = 1;
}
R[t_H].R[t_L] = result;
* RV64:
// `result` has unlimited precision
result = Rd + (Rs1.W[0] u* Rs2.W[0]) + (Rs1.W[1] u* Rs2.W[1]);
if (result > (2^64)-1) {
    result = (2^64)-1; OV = 1;
}
Rd = result;
```

#### Parameters

- **t** – [in] unsigned long long type of value stored in t
- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

#### Returns

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_UKMSR64 (unsigned long long t, unsigned long a, unsigned long b)**

UKMSR64 (Unsigned Multiply and Saturating Subtract from 64-Bit Data)

**Type:** DSP (64-bit Profile)

#### Syntax:

```
UKMSR64 Rd, Rs1, Rs2
```

#### Purpose :

Multiply the 32-bit unsigned elements in two registers and subtract the 64-bit multiplication results from the 64-bit unsigned data of a pair of registers (RV32) or a register (RV64). The result is saturated to the U64 range and written back to the pair of registers (RV32) or a register (RV64).

#### RV32 Description :

This instruction multiplies the 32-bit unsigned data of Rs1 with that of Rs2. It subtracts the 64-bit multiplication result from the 64-bit unsigned data of an even/odd pair of registers specified by Rd(4,1) with unlimited precision. If the 64-bit subtraction result is beyond the U64 number range ( $0 \leq U64 \leq 2^{64}-1$ ), it is saturated to the range and the OV bit is set to 1. The saturated result is written back to the even/odd pair of registers specified by Rd(4,1). Rx(4,1), i.e., d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the result and the even 2d register of the pair contains the low 32-bit of the result.

#### RV64 Description :

This instruction multiplies the 32-bit unsigned elements of Rs1 with that of Rs2. It subtracts the 64-bit multiplication results from the 64-bit unsigned data of Rd with unlimited precision. If the 64-bit subtraction result is beyond the U64 number range ( $0 \leq U64 \leq 2^{64}-1$ ), it is saturated to the range and the OV bit is set to 1. The saturated result is written back to Rd.

#### Operations:

```
* RV32:
t_L = CONCAT(Rd(4,1),1'b0); t_H = CONCAT(Rd(4,1),1'b1);
result = R[t_H].R[t_L] - (Rs1 u* Rs2);
if (result < 0) {
    result = 0; OV = 1;
}
R[t_H].R[t_L] = result;
* RV64:
// `result` has unlimited precision
result = Rd - (Rs1.W[0] u* Rs2.W[0]) - (Rs1.W[1] u* Rs2.W[1]);
if (result < 0) {
    result = 0; OV = 1;
}
Rd = result;
```

#### Parameters

- **t** – [in] unsigned long long type of value stored in t
- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

#### Returns

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_UMAR64 (unsigned long long t, unsigned long a, unsigned long b)**

UMAR64 (Unsigned Multiply and Add to 64-Bit Data)

**Type:** DSP (64-bit Profile)

#### Syntax:

UMAR64 Rd, Rs1, Rs2

#### Purpose :

Multiply the 32-bit unsigned elements in two registers and add the 64-bit multiplication results to the 64-bit unsigned data of a pair of registers (RV32) or a register (RV64). The result is written back to the pair of registers (RV32) or a register (RV64).

#### RV32 Description :

This instruction multiplies the 32-bit unsigned data of Rs1 with that of Rs2. It adds the 64-bit multiplication result to the 64-bit unsigned data of an even/odd pair of registers specified by Rd(4,1). The addition result is written back to the even/odd pair of registers specified by Rd(4,1). Rx(4,1), i.e., d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the result and the even 2d register of the pair contains the low 32-bit of the result.

#### RV64 Description :

This instruction multiplies the 32-bit unsigned elements of Rs1 with that of Rs2. It adds the 64-bit multiplication results to the 64-bit unsigned data of Rd. The addition result is written back to Rd.

#### Operations:

```
* RV32:
t_L = CONCAT(Rd(4,1),1'b0); t_H = CONCAT(Rd(4,1),1'b1);
R[t_H].R[t_L] = R[t_H].R[t_L] + (Rs1 * Rs2);
* RV64:
Rd = Rd + (Rs1.W[0] u* Rs2.W[0]) + (Rs1.W[1] u* Rs2.W[1]);
```

#### Parameters

- **t** – [in] unsigned long long type of value stored in t
- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

#### Returns

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_UMSR64 (unsigned long long t, unsigned long a, unsigned long b)**

UMSR64 (Unsigned Multiply and Subtract from 64-Bit Data)

**Type:** DSP (64-bit Profile)

#### Syntax:

UMSR64 Rd, Rs1, Rs2

#### Purpose :

Multiply the 32-bit unsigned elements in two registers and subtract the 64-bit multiplication results from the 64-bit unsigned data of a pair of registers (RV32) or a register (RV64). The result is written back to the pair of registers (RV32) or a register (RV64).

#### RV32 Description :

This instruction multiplies the 32-bit unsigned data of Rs1 with that of Rs2. It subtracts the 64-bit multiplication result from the 64-bit unsigned data of an even/odd pair of registers specified by Rd(4,1). The subtraction result is written back to the even/odd pair of registers specified by Rd(4,1). Rx(4,1), i.e., d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the result and the even 2d register of the pair contains the low 32-bit of the result.

#### RV64 Description :

This instruction multiplies the 32-bit unsigned elements of Rs1 with that of Rs2. It subtracts the 64-bit multiplication results from the 64-bit unsigned data of Rd. The subtraction result is written back to Rd.

#### Operations:

```
* RV32:
t_L = CONCAT(Rd(4,1),1'b0); t_H = CONCAT(Rd(4,1),1'b1);
R[t_H].R[t_L] = R[t_H].R[t_L] - (Rs1 * Rs2);
* RV64:
Rd = Rd - (Rs1.W[0] u* Rs2.W[0]) - (Rs1.W[1] u* Rs2.W[1]);
```

**Parameters**

- **t** – [in] unsigned long long type of value stored in t
- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long long type

**Signed 16-bit Multiply 64-bit Add/Subtract Instructions**

```
__STATIC_FORCEINLINE long long __RV_SMAL (long long a, unsigned long b)
```

```
__STATIC_FORCEINLINE long long __RV_SMALBB (long long t, unsigned long a,
unsigned long b)
```

```
__STATIC_FORCEINLINE long long __RV_SMALBT (long long t, unsigned long a,
unsigned long b)
```

```
__STATIC_FORCEINLINE long long __RV_SMALTT (long long t, unsigned long a,
unsigned long b)
```

```
__STATIC_FORCEINLINE long long __RV_SMALDA (long long t, unsigned long a,
unsigned long b)
```

```
__STATIC_FORCEINLINE long long __RV_SMALXDA (long long t, unsigned long a,
unsigned long b)
```

```
__STATIC_FORCEINLINE long long __RV_SMALDS (long long t, unsigned long a,
unsigned long b)
```

```
__STATIC_FORCEINLINE long long __RV_SMALDRS (long long t, unsigned long a,
unsigned long b)
```

```
__STATIC_FORCEINLINE long long __RV_SMALXDS (long long t, unsigned long a,
unsigned long b)
```

```
__STATIC_FORCEINLINE long long __RV_SMSLDA (long long t, unsigned long a,
unsigned long b)
```

```
__STATIC_FORCEINLINE long long __RV_SMSLXDA (long long t, unsigned long a,
unsigned long b)
```

*group* **Signed 16-bit Multiply 64-bit Add/Subtract Instructions**

Signed 16-bit Multiply 64-bit Add/Subtract Instructions.

Signed 16-bit Multiply with 64-bit Add/Subtract Instructions.

there is Signed 16-bit Multiply 64-bit Add/Subtract Instructions

there are 10 Signed 16-bit Multiply with 64-bit Add/Subtract Instructions

## Functions

**\_\_STATIC\_FORCEINLINE long long \_\_RV\_SMAL (long long a, unsigned long b)**

SMAL (Signed Multiply Halfs & Add 64-bit)

**Type:** Partial-SIMD

**Syntax:**

SMAL Rd, Rs1, Rs2

**Purpose :**

Multiply the signed bottom 16-bit content of the 32-bit elements of a register with the top 16-bit content of the same 32-bit elements of the same register, and add the results with a 64-bit value of an even/odd pair of registers (RV32) or a register (RV64). The addition result is written back to another even/odd pair of registers (RV32) or a register (RV64).

**RV32 Description :**

This instruction multiplies the bottom 16-bit content of the lower 32-bit of Rs2 with the top 16-bit content of the lower 32-bit of Rs2 and adds the result with the 64-bit value of an even/odd pair of registers specified by Rs1(4,1). The 64-bit addition result is written back to an even/odd pair of registers specified by Rd(4,1). The 16-bit values of Rs2, and the 64-bit value of the Rs1(4,1) register- pair are treated as signed integers. Rx(4,1), i.e., d, determines the even/odd pair group of the two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the operand and the even 2d register of the pair contains the low 32-bit of the operand.

**RV64 Description :**

This instruction multiplies the bottom 16-bit content of the 32-bit elements of Rs2 with the top 16-bit content of the same 32-bit elements of Rs2 and adds the results with the 64-bit value of Rs1. The 64-bit addition result is written back to Rd. The 16-bit values of Rs2, and the 64-bit value of Rs1 are treated as signed integers.

**Operations:**

```
RV32:
Mres[31:0] = Rs2.H[1] * Rs2.H[0];
Idx0 = CONCAT(Rs1(4,1), 1'b0); Idx1 = CONCAT(Rs1(4,1), 1'b1); +
Idx2 = CONCAT(Rd(4,1), 1'b0); Idx3 = CONCAT(Rd(4,1), 1'b1);
R[Idx3].R[Idx2] = R[Idx1].R[Idx0] + SE64(Mres[31:0]);
RV64:
Mres[0][31:0] = Rs2.W[0].H[1] * Rs2.W[0].H[0];
Mres[1][31:0] = Rs2.W[1].H[1] * Rs2.W[1].H[0];
Rd = Rs1 + SE64(Mres[1][31:0]) + SE64(Mres[0][31:0]);
```

**Parameters**

- **a** – [in] long long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in long long type

```
__STATIC_FORCEINLINE long long __RV_SMALBB (long long t, unsigned long a,
unsigned long b)
```

SMALBB (Signed Multiply Bottom Halves &amp; Add 64-bit)

**Type:** DSP (64-bit Profile)**Syntax:**

```
SMALBB Rd, Rs1, Rs2
SMALBT Rd, Rs1, Rs2
SMALTT Rd, Rs1, Rs2
```

**Purpose :**

Multiply the signed 16-bit content of the 32-bit elements of a register with the 16-bit content of the corresponding 32-bit elements of another register and add the results with a 64-bit value of an even/odd pair of registers (RV32) or a register (RV64). The addition result is written back to the register-pair (RV32) or the register (RV64).

- SMALBB: rt pair + bottom\*bottom (all 32-bit elements)
- SMALBT rt pair + bottom\*top (all 32-bit elements)
- SMALTT rt pair + top\*top (all 32-bit elements)

**RV32 Description :**

For the SMALBB instruction, it multiplies the bottom 16-bit content of Rs1 with the bottom 16-bit content of Rs2. For the SMALBT instruction, it multiplies the bottom 16-bit content of Rs1 with the top 16-bit content of Rs2. For the SMALTT instruction, it multiplies the top 16-bit content of Rs1 with the top 16-bit content of Rs2. The multiplication result is added with the 64-bit value of an even/odd pair of registers specified by Rd(4,1). The 64-bit addition result is written back to the register-pair. The 16-bit values of Rs1 and Rs2, and the 64-bit value of the register-pair are treated as signed integers. Rd(4,1), i.e., d, determines the even/odd pair group of the two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the operand and the even 2d register of the pair contains the low 32-bit of the operand.

**RV64 Description :**

For the SMALBB instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2. For the SMALBT instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. For the SMALTT instruction, it multiplies the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. The multiplication results are added with the 64-bit value of Rd. The 64-bit addition result is written back to Rd. The 16-bit values of Rs1 and Rs2, and the 64-bit value of Rd are treated as signed integers.

**Operations:**

```
RV32:
Mres[31:0] = Rs1.H[0] * Rs2.H[0]; // SMALBB
Mres[31:0] = Rs1.H[0] * Rs2.H[1]; // SMALBT
Mres[31:0] = Rs1.H[1] * Rs2.H[1]; // SMALTT
Idx0 = CONCAT(Rd(4,1), 1'b0); Idx1 = CONCAT(Rd(4,1), 1'b1);
R[Idx1].R[Idx0] = R[Idx1].R[Idx0] + SE64(Mres[31:0]);
RV64:
```

(continues on next page)

(continued from previous page)

```

// SMALBB
Mres[0][31:0] = Rs1.W[0].H[0] * Rs2.W[0].H[0];
Mres[1][31:0] = Rs1.W[1].H[0] * Rs2.W[1].H[0];
// SMALBT
Mres[0][31:0] = Rs1.W[0].H[0] * Rs2.W[0].H[1];
Mres[1][31:0] = Rs1.W[1].H[0] * Rs2.W[1].H[1];
// SMALTT
Mres[0][31:0] = Rs1.W[0].H[1] * Rs2.W[0].H[1];
Mres[1][31:0] = Rs1.W[1].H[1] * Rs2.W[1].H[1];
Rd = Rd + SE64(Mres[0][31:0]) + SE64(Mres[1][31:0]);

```

**Parameters**

- **t** – [in] long long type of value stored in t
- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in long long type

**\_\_STATIC\_FORCEINLINE long long \_\_RV\_SMALBT (long long t, unsigned long a, unsigned long b)**

SMALBT (Signed Multiply Bottom Half & Top Half & Add 64-bit)

**Type:** DSP (64-bit Profile)

**Syntax:**

```

SMALBB Rd, Rs1, Rs2
SMALBT Rd, Rs1, Rs2
SMALTT Rd, Rs1, Rs2

```

**Purpose :**

Multiply the signed 16-bit content of the 32-bit elements of a register with the 16-bit content of the corresponding 32-bit elements of another register and add the results with a 64-bit value of an even/odd pair of registers (RV32) or a register (RV64). The addition result is written back to the register-pair (RV32) or the register (RV64).

- SMALBB: rt pair + bottom\*bottom (all 32-bit elements)
- SMALBT rt pair + bottom\*top (all 32-bit elements)
- SMALTT rt pair + top\*top (all 32-bit elements)

**RV32 Description :**

For the SMALBB instruction, it multiplies the bottom 16-bit content of Rs1 with the bottom 16-bit content of Rs2. For the SMALBT instruction, it multiplies the bottom 16-bit content of Rs1 with the top 16-bit content of Rs2. For the SMALTT instruction, it multiplies the top 16-bit content of Rs1 with the top 16-bit content of Rs2. The multiplication result is added with the 64-bit value of an even/odd pair of registers specified by Rd(4,1). The 64-bit addition result is written back to the register-pair. The 16-bit values of Rs1 and Rs2, and the 64-bit value of the register-pair are treated as signed integers. Rd(4,1), i.e., d, determines the even/odd pair group of the two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the operand and the even 2d register of the pair contains the low 32-bit of the operand.



**RV64 Description :**

For the SMALBB instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2. For the SMALBT instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. For the SMALTT instruction, it multiplies the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. The multiplication results are added with the 64-bit value of Rd. The 64-bit addition result is written back to Rd. The 16-bit values of Rs1 and Rs2, and the 64-bit value of Rd are treated as signed integers.

**Operations:**

```
RV32:
Mres[31:0] = Rs1.H[0] * Rs2.H[0]; // SMALBB
Mres[31:0] = Rs1.H[0] * Rs2.H[1]; // SMALBT
Mres[31:0] = Rs1.H[1] * Rs2.H[1]; // SMALTT
Idx0 = CONCAT(Rd(4,1), 1'b0); Idx1 = CONCAT(Rd(4,1), 1'b1);
R[Idx1].R[Idx0] = R[Idx1].R[Idx0] + SE64(Mres[31:0]);
RV64:
// SMALBB
Mres[0][31:0] = Rs1.W[0].H[0] * Rs2.W[0].H[0];
Mres[1][31:0] = Rs1.W[1].H[0] * Rs2.W[1].H[0];
// SMALBT
Mres[0][31:0] = Rs1.W[0].H[0] * Rs2.W[0].H[1];
Mres[1][31:0] = Rs1.W[1].H[0] * Rs2.W[1].H[1];
// SMALTT
Mres[0][31:0] = Rs1.W[0].H[1] * Rs2.W[0].H[1];
Mres[1][31:0] = Rs1.W[1].H[1] * Rs2.W[1].H[1];
Rd = Rd + SE64(Mres[0][31:0]) + SE64(Mres[1][31:0]);
```

**Parameters**

- **t** – [in] long long type of value stored in t
- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in long long type

**\_\_STATIC\_FORCEINLINE long long \_\_RV\_SMALTT (long long t, unsigned long a, unsigned long b)**

SMALTT (Signed Multiply Top Halfs & Add 64-bit)

**Type:** DSP (64-bit Profile)

**Syntax:**

```
SMALBB Rd, Rs1, Rs2
SMALBT Rd, Rs1, Rs2
SMALTT Rd, Rs1, Rs2
```

**Purpose :**

Multiply the signed 16-bit content of the 32-bit elements of a register with the 16-bit content of the corresponding 32-bit elements of another register and add the results with a 64-bit value of an even/odd pair of

registers (RV32) or a register (RV64). The addition result is written back to the register-pair (RV32) or the register (RV64).

- SMALBB:  $rt\ pair + bottom * bottom$  (all 32-bit elements)
- SMALBT  $rt\ pair + bottom * top$  (all 32-bit elements)
- SMALTT  $rt\ pair + top * top$  (all 32-bit elements)

#### RV32 Description :

For the SMALBB instruction, it multiplies the bottom 16-bit content of Rs1 with the bottom 16-bit content of Rs2. For the SMALBT instruction, it multiplies the bottom 16-bit content of Rs1 with the top 16-bit content of Rs2. For the SMALTT instruction, it multiplies the top 16-bit content of Rs1 with the top 16-bit content of Rs2. The multiplication result is added with the 64-bit value of an even/odd pair of registers specified by Rd(4,1). The 64-bit addition result is written back to the register-pair. The 16-bit values of Rs1 and Rs2, and the 64-bit value of the register-pair are treated as signed integers. Rd(4,1), i.e., d, determines the even/odd pair group of the two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the operand and the even 2d register of the pair contains the low 32-bit of the operand.

#### RV64 Description :

For the SMALBB instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2. For the SMALBT instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. For the SMALTT instruction, it multiplies the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. The multiplication results are added with the 64-bit value of Rd. The 64-bit addition result is written back to Rd. The 16-bit values of Rs1 and Rs2, and the 64-bit value of Rd are treated as signed integers.

#### Operations:

```
RV32:
Mres[31:0] = Rs1.H[0] * Rs2.H[0]; // SMALBB
Mres[31:0] = Rs1.H[0] * Rs2.H[1]; // SMALBT
Mres[31:0] = Rs1.H[1] * Rs2.H[1]; // SMALTT
Idx0 = CONCAT(Rd(4,1), 1'b0); Idx1 = CONCAT(Rd(4,1), 1'b1);
R[Idx1].R[Idx0] = R[Idx1].R[Idx0] + SE64(Mres[31:0]);
RV64:
// SMALBB
Mres[0][31:0] = Rs1.W[0].H[0] * Rs2.W[0].H[0];
Mres[1][31:0] = Rs1.W[1].H[0] * Rs2.W[1].H[0];
// SMALBT
Mres[0][31:0] = Rs1.W[0].H[0] * Rs2.W[0].H[1];
Mres[1][31:0] = Rs1.W[1].H[0] * Rs2.W[1].H[1];
// SMALTT
Mres[0][31:0] = Rs1.W[0].H[1] * Rs2.W[0].H[1];
Mres[1][31:0] = Rs1.W[1].H[1] * Rs2.W[1].H[1];
Rd = Rd + SE64(Mres[0][31:0]) + SE64(Mres[1][31:0]);
```

#### Parameters

- **t** – [in] long long type of value stored in t
- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in long long type

**\_\_STATIC\_FORCEINLINE long long \_\_RV\_SMALDA (long long t, unsigned long a, unsigned long b)**

SMALDA (Signed Multiply Two Halfs and Two Adds 64-bit)

**Type:** DSP (64-bit Profile)

**Syntax:**

```
SMALDA Rd, Rs1, Rs2
SMALXDA Rd, Rs1, Rs2
```

**Purpose :**

Do two signed 16-bit multiplications from the 32-bit elements of two registers; and then adds the two 32-bit results and the 64-bit value of an even/odd pair of registers together.

- SMALDA:  $rt\ pair + top * top + bottom * bottom$  (all 32-bit elements)
- SMALXDA:  $rt\ pair + top * bottom + bottom * top$  (all 32-bit elements)

**RV32 Description :**

For the SMALDA instruction, it multiplies the bottom 16-bit content of Rs1 with the bottom 16-bit content of Rs2 and then adds the result to the result of multiplying the top 16-bit content of Rs1 with the top 16-bit content of Rs2 with unlimited precision. For the SMALXDA instruction, it multiplies the top 16-bit content of Rs1 with the bottom 16-bit content of Rs2 and then adds the result to the result of multiplying the bottom 16-bit content of Rs1 with the top 16-bit content of Rs2 with unlimited precision. The result is added to the 64-bit value of an even/odd pair of registers specified by Rd(4,1). The 64-bit addition result is written back to the register-pair. The 16-bit values of Rs1 and Rs2, and the 64-bit value of the register-pair are treated as signed integers. Rd(4,1), i.e., d, determines the even/odd pair group of the two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the operand and the even 2d register of the pair contains the low 32-bit of the operand.

**RV64 Description :**

For the SMALDA instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2 and then adds the result to the result of multiplying the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 with unlimited precision. For the SMALXDA instruction, it multiplies the top 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2 and then adds the result to the result of multiplying the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 with unlimited precision. The results are added to the 64-bit value of Rd. The 64-bit addition result is written back to Rd. The 16-bit values of Rs1 and Rs2, and the 64-bit value of Rd are treated as signed integers.

**Operations:**

```
RV32:
// SMALDA
Mres0[31:0] = (Rs1.H[0] * Rs2.H[0]);
Mres1[31:0] = (Rs1.H[1] * Rs2.H[1]);
// SMALXDA
Mres0[31:0] = (Rs1.H[0] * Rs2.H[1]);
Mres1[31:0] = (Rs1.H[1] * Rs2.H[0]);
Idx0 = CONCAT(Rd(4,1), 1'b0); Idx1 = CONCAT(Rd(4,1), 1'b1);
```

(continues on next page)

(continued from previous page)

```

R[Idx1].R[Idx0] = R[Idx1].R[Idx0] + SE64(Mres0[31:0]) + SE64(Mres1[31:0]);
RV64:
// SMALDA
Mres0[0][31:0] = (Rs1.W[0].H[0] * Rs2.W[0].H[0]);
Mres1[0][31:0] = (Rs1.W[0].H[1] * Rs2.W[0].H[1]);
Mres0[1][31:0] = (Rs1.W[1].H[0] * Rs2.W[1].H[0]);
Mres1[1][31:0] = (Rs1.W[1].H[1] * Rs2.W[1].H[1]);
// SMALXDA
Mres0[0][31:0] = (Rs1.W[0].H[0] * Rs2.W[0].H[1]);
Mres1[0][31:0] = (Rs1.W[0].H[1] * Rs2.W[0].H[0]);
Mres0[1][31:0] = (Rs1.W[1].H[0] * Rs2.W[1].H[1]);
Mres1[1][31:0] = (Rs1.W[1].H[1] * Rs2.W[1].H[0]);
Rd = Rd + SE64(Mres0[0][31:0]) + SE64(Mres1[0][31:0]) + SE64(Mres0[1][31:0]) +
SE64(Mres1[1][31:0]);

```

**Parameters**

- **t** – [in] long long type of value stored in t
- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in long long type

**\_\_STATIC\_FORCEINLINE long long \_\_RV\_SMALXDA (long long t, unsigned long a, unsigned long b)**

SMALXDA (Signed Crossed Multiply Two Halfs and Two Adds 64-bit)

**Type:** DSP (64-bit Profile)

**Syntax:**

```

SMALDA Rd, Rs1, Rs2
SMALXDA Rd, Rs1, Rs2

```

**Purpose :**

Do two signed 16-bit multiplications from the 32-bit elements of two registers; and then adds the two 32-bit results and the 64-bit value of an even/odd pair of registers together.

- SMALDA: rt pair+ top\*top + bottom\*bottom (all 32-bit elements)
- SMALXDA: rt pair+ top\*bottom + bottom\*top (all 32-bit elements)

**RV32 Description :**

For the SMALDA instruction, it multiplies the bottom 16-bit content of Rs1 with the bottom 16-bit content of Rs2 and then adds the result to the result of multiplying the top 16-bit content of Rs1 with the top 16-bit content of Rs2 with unlimited precision. For the SMALXDA instruction, it multiplies the top 16-bit content of Rs1 with the bottom 16-bit content of Rs2 and then adds the result to the result of multiplying the bottom 16-bit content of Rs1 with the top 16-bit content of Rs2 with unlimited precision. The result is added to the 64-bit value of an even/odd pair of registers specified by Rd(4,1). The 64-bit addition result is written back to the register-pair. The 16-bit values of Rs1 and Rs2, and the 64-bit value of the register-pair are treated as signed integers. Rd(4,1), i.e., d, determines the even/odd pair group of the two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the operand and the even 2d register of the pair contains the low 32-bit of the operand.

**RV64 Description :**

For the SMALDA instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2 and then adds the result to the result of multiplying the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 with unlimited precision. For the SMALXDA instruction, it multiplies the top 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2 and then adds the result to the result of multiplying the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 with unlimited precision. The results are added to the 64-bit value of Rd. The 64-bit addition result is written back to Rd. The 16-bit values of Rs1 and Rs2, and the 64-bit value of Rd are treated as signed integers.

**Operations:**

```
RV32:
// SMALDA
Mres0[31:0] = (Rs1.H[0] * Rs2.H[0]);
Mres1[31:0] = (Rs1.H[1] * Rs2.H[1]);
// SMALXDA
Mres0[31:0] = (Rs1.H[0] * Rs2.H[1]);
Mres1[31:0] = (Rs1.H[1] * Rs2.H[0]);
Idx0 = CONCAT(Rd(4,1),1'b0); Idx1 = CONCAT(Rd(4,1),1'b1);
R[Idx1].R[Idx0] = R[Idx1].R[Idx0] + SE64(Mres0[31:0]) + SE64(Mres1[31:0]);
RV64:
// SMALDA
Mres0[0][31:0] = (Rs1.W[0].H[0] * Rs2.W[0].H[0]);
Mres1[0][31:0] = (Rs1.W[0].H[1] * Rs2.W[0].H[1]);
Mres0[1][31:0] = (Rs1.W[1].H[0] * Rs2.W[1].H[0]);
Mres1[1][31:0] = (Rs1.W[1].H[1] * Rs2.W[1].H[1]);
// SMALXDA
Mres0[0][31:0] = (Rs1.W[0].H[0] * Rs2.W[0].H[1]);
Mres1[0][31:0] = (Rs1.W[0].H[1] * Rs2.W[0].H[0]);
Mres0[1][31:0] = (Rs1.W[1].H[0] * Rs2.W[1].H[1]);
Mres1[1][31:0] = (Rs1.W[1].H[1] * Rs2.W[1].H[0]);
Rd = Rd + SE64(Mres0[0][31:0]) + SE64(Mres1[0][31:0]) + SE64(Mres0[1][31:0]) +
SE64(Mres1[1][31:0]);
```

**Parameters**

- **t** – [in] long long type of value stored in t
- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in long long type

**\_\_STATIC\_FORCEINLINE long long \_\_RV\_SMALDS (long long t, unsigned long a, unsigned long b)**

SMALDS (Signed Multiply Two Halfs & Subtract & Add 64-bit)

**Type:** DSP (64-bit Profile)

**Syntax:**

```
SMALDS Rd, Rs1, Rs2
SMALDRS Rd, Rs1, Rs2
SMALXDS Rd, Rs1, Rs2
```

**Purpose :**

Do two signed 16-bit multiplications from the 32-bit elements of two registers; and then perform a subtraction operation between the two 32-bit results. Then add the subtraction result to the 64-bit value of an even/odd pair of registers (RV32) or a register (RV64). The addition result is written back to the register-pair.

- SMALDS:  $rt\ pair + (top * top - bottom * bottom)$  (all 32-bit elements)
- SMALDRS:  $rt\ pair + (bottom * bottom - top * top)$  (all 32-bit elements)
- SMALXDS:  $rt\ pair + (top * bottom - bottom * top)$  (all 32-bit elements)

**RV32 Description :**

For the SMALDS instruction, it multiplies the bottom 16-bit content of Rs1 with the bottom 16-bit content of Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of Rs1 with the top 16-bit content of Rs2. For the SMALDRS instruction, it multiplies the top 16-bit content of Rs1 with the top 16-bit content of Rs2 and then subtracts the result from the result of multiplying the bottom 16-bit content of Rs1 with the bottom 16-bit content of Rs2. For the SMALXDS instruction, it multiplies the bottom 16-bit content of Rs1 with the top 16-bit content of Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of Rs1 with the bottom 16-bit content of Rs2. The subtraction result is then added to the 64-bit value of an even/odd pair of registers specified by Rd(4,1). The 64-bit addition result is written back to the register-pair. The 16-bit values of Rs1 and Rs2, and the 64-bit value of the register-pair are treated as signed integers. Rd(4,1), i.e., d, determines the even/odd pair group of the two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the operand and the even 2d register of the pair contains the low 32-bit of the operand.

**RV64 Description :**

For the SMALDS instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. For the SMALDRS instruction, it multiplies the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 and then subtracts the result from the result of multiplying the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2. For the SMALXDS instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2. The subtraction results are then added to the 64-bit value of Rd. The 64-bit addition result is written back to Rd. The 16-bit values of Rs1 and Rs2, and the 64-bit value of Rd are treated as signed integers.

**Operations:**

```
* RV32:
Mres[31:0] = (Rs1.H[1] * Rs2.H[1]) - (Rs1.H[0] * Rs2.H[0]); // SMALDS
Mres[31:0] = (Rs1.H[0] * Rs2.H[0]) - (Rs1.H[1] * Rs2.H[1]); // SMALDRS
Mres[31:0] = (Rs1.H[1] * Rs2.H[0]) - (Rs1.H[0] * Rs2.H[1]); // SMALXDS
Idx0 = CONCAT(Rd(4,1), 1'b0); Idx1 = CONCAT(Rd(4,1), 1'b1);
R[Idx1].R[Idx0] = R[Idx1].R[Idx0] + SE64(Mres[31:0]);
* RV64:
```

(continues on next page)

(continued from previous page)

```

// SMALDS
Mres[0][31:0] = (Rs1.W[0].H[1] * Rs2.W[0].H[1]) - (Rs1.W[0].H[0] * Rs2.W[0].
↪H[0]);
Mres[1][31:0] = (Rs1.W[1].H[1] * Rs2.W[0].H[1]) - (Rs1.W[1].H[0] * Rs2.W[1].
↪H[0]);
// SMALDRS
Mres[0][31:0] = (Rs1.W[0].H[0] * Rs2.W[0].H[0]) - (Rs1.W[0].H[1] * Rs2.W[0].
↪H[1]);
Mres[1][31:0] = (Rs1.W[1].H[0] * Rs2.W[0].H[0]) - (Rs1.W[1].H[1] * Rs2.W[1].
↪H[1]);
// SMALXDS
Mres[0][31:0] = (Rs1.W[0].H[1] * Rs2.W[0].H[0]) - (Rs1.W[0].H[0] * Rs2.W[0].
↪H[1]);
Mres[1][31:0] = (Rs1.W[1].H[1] * Rs2.W[0].H[0]) - (Rs1.W[1].H[0] * Rs2.W[1].
↪H[1]);
Rd = Rd + SE64(Mres[0][31:0]) + SE64(Mres[1][31:0]);

```

**Parameters**

- **t** – [in] long long type of value stored in t
- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in long long type

**\_\_STATIC\_FORCEINLINE long long \_\_RV\_SMALDRS (long long t, unsigned long a, unsigned long b)**

SMALDRS (Signed Multiply Two Halfs & Reverse Subtract & Add 64- bit)

**Type:** DSP (64-bit Profile)

**Syntax:**

```

SMALDS Rd, Rs1, Rs2
SMALDRS Rd, Rs1, Rs2
SMALXDS Rd, Rs1, Rs2

```

**Purpose :**

Do two signed 16-bit multiplications from the 32-bit elements of two registers; and then perform a subtraction operation between the two 32-bit results. Then add the subtraction result to the 64-bit value of an even/odd pair of registers (RV32) or a register (RV64). The addition result is written back to the register-pair.

- SMALDS: rt pair + (top\*top - bottom\*bottom) (all 32-bit elements)
- SMALDRS: rt pair + (bottom\*bottom - top\*top) (all 32-bit elements)
- SMALXDS: rt pair + (top\*bottom - bottom\*top) (all 32-bit elements)

**RV32 Description :**

For the SMALDS instruction, it multiplies the bottom 16-bit content of Rs1 with the bottom 16-bit content of Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of Rs1 with the top 16-bit content of Rs2. For the SMALDRS instruction, it multiplies the top 16-bit content of Rs1 with

the top 16-bit content of Rs2 and then subtracts the result from the result of multiplying the bottom 16-bit content of Rs1 with the bottom 16-bit content of Rs2. For the SMALXDS instruction, it multiplies the bottom 16-bit content of Rs1 with the top 16-bit content of Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of Rs1 with the bottom 16-bit content of Rs2. The subtraction result is then added to the 64-bit value of an even/odd pair of registers specified by Rd(4,1). The 64-bit addition result is written back to the register-pair. The 16-bit values of Rs1 and Rs2, and the 64-bit value of the register-pair are treated as signed integers. Rd(4,1), i.e., d, determines the even/odd pair group of the two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the operand and the even 2d register of the pair contains the low 32-bit of the operand.

#### RV64 Description :

For the SMALDS instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. For the SMALDRS instruction, it multiplies the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 and then subtracts the result from the result of multiplying the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2. For the SMALXDS instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2. The subtraction results are then added to the 64-bit value of Rd. The 64-bit addition result is written back to Rd. The 16-bit values of Rs1 and Rs2, and the 64-bit value of Rd are treated as signed integers.

#### Operations:

```
* RV32:
Mres[31:0] = (Rs1.H[1] * Rs2.H[1]) - (Rs1.H[0] * Rs2.H[0]); // SMALDS
Mres[31:0] = (Rs1.H[0] * Rs2.H[0]) - (Rs1.H[1] * Rs2.H[1]); // SMALDRS
Mres[31:0] = (Rs1.H[1] * Rs2.H[0]) - (Rs1.H[0] * Rs2.H[1]); // SMALXDS
Idx0 = CONCAT(Rd(4,1), 1'b0); Idx1 = CONCAT(Rd(4,1), 1'b1);
R[Idx1].R[Idx0] = R[Idx1].R[Idx0] + SE64(Mres[31:0]);

* RV64:
// SMALDS
Mres[0][31:0] = (Rs1.W[0].H[1] * Rs2.W[0].H[1]) - (Rs1.W[0].H[0] * Rs2.W[0].
↪H[0]);
Mres[1][31:0] = (Rs1.W[1].H[1] * Rs2.W[0].H[1]) - (Rs1.W[1].H[0] * Rs2.W[1].
↪H[0]);
// SMALDRS
Mres[0][31:0] = (Rs1.W[0].H[0] * Rs2.W[0].H[0]) - (Rs1.W[0].H[1] * Rs2.W[0].
↪H[1]);
Mres[1][31:0] = (Rs1.W[1].H[0] * Rs2.W[0].H[0]) - (Rs1.W[1].H[1] * Rs2.W[1].
↪H[1]);
// SMALXDS
Mres[0][31:0] = (Rs1.W[0].H[1] * Rs2.W[0].H[0]) - (Rs1.W[0].H[0] * Rs2.W[0].
↪H[1]);
Mres[1][31:0] = (Rs1.W[1].H[1] * Rs2.W[0].H[0]) - (Rs1.W[1].H[0] * Rs2.W[1].
↪H[1]);
Rd = Rd + SE64(Mres[0][31:0]) + SE64(Mres[1][31:0]);
```

#### Parameters

- **t** – [in] long long type of value stored in t



- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in long long type

**\_\_STATIC\_FORCEINLINE long long \_\_RV\_SMALXDS (long long t, unsigned long a, unsigned long b)**

SMALXDS (Signed Crossed Multiply Two Halfs & Subtract & Add 64- bit)

**Type:** DSP (64-bit Profile)

**Syntax:**

```
SMALDS Rd, Rs1, Rs2
SMALDRS Rd, Rs1, Rs2
SMALXDS Rd, Rs1, Rs2
```

**Purpose :**

Do two signed 16-bit multiplications from the 32-bit elements of two registers; and then perform a subtraction operation between the two 32-bit results. Then add the subtraction result to the 64-bit value of an even/odd pair of registers (RV32) or a register (RV64). The addition result is written back to the register-pair.

- SMALDS:  $rt\ pair + (top * top - bottom * bottom)$  (all 32-bit elements)
- SMALDRS:  $rt\ pair + (bottom * bottom - top * top)$  (all 32-bit elements)
- SMALXDS:  $rt\ pair + (top * bottom - bottom * top)$  (all 32-bit elements)

**RV32 Description :**

For the SMALDS instruction, it multiplies the bottom 16-bit content of Rs1 with the bottom 16-bit content of Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of Rs1 with the top 16-bit content of Rs2. For the SMALDRS instruction, it multiplies the top 16-bit content of Rs1 with the top 16-bit content of Rs2 and then subtracts the result from the result of multiplying the bottom 16-bit content of Rs1 with the bottom 16-bit content of Rs2. For the SMALXDS instruction, it multiplies the bottom 16-bit content of Rs1 with the top 16-bit content of Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of Rs1 with the bottom 16-bit content of Rs2. The subtraction result is then added to the 64-bit value of an even/odd pair of registers specified by Rd(4,1). The 64-bit addition result is written back to the register-pair. The 16-bit values of Rs1 and Rs2, and the 64-bit value of the register-pair are treated as signed integers. Rd(4,1), i.e., d, determines the even/odd pair group of the two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the operand and the even 2d register of the pair contains the low 32-bit of the operand.

**RV64 Description :**

For the SMALDS instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. For the SMALDRS instruction, it multiplies the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 and then subtracts the result from the result of multiplying the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2. For the SMALXDS instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2. The subtraction results are then added to the 64-bit value of Rd. The 64-bit

addition result is written back to Rd. The 16-bit values of Rs1 and Rs2, and the 64-bit value of Rd are treated as signed integers.

#### Operations:

```
* RV32:
Mres[31:0] = (Rs1.H[1] * Rs2.H[1]) - (Rs1.H[0] * Rs2.H[0]); // SMALDS
Mres[31:0] = (Rs1.H[0] * Rs2.H[0]) - (Rs1.H[1] * Rs2.H[1]); // SMALDRS
Mres[31:0] = (Rs1.H[1] * Rs2.H[0]) - (Rs1.H[0] * Rs2.H[1]); // SMALXDS
Idx0 = CONCAT(Rd(4,1),1'b0); Idx1 = CONCAT(Rd(4,1),1'b1);
R[Idx1].R[Idx0] = R[Idx1].R[Idx0] + SE64(Mres[31:0]);

* RV64:
// SMALDS
Mres[0][31:0] = (Rs1.W[0].H[1] * Rs2.W[0].H[1]) - (Rs1.W[0].H[0] * Rs2.W[0].
    ↪H[0]);
Mres[1][31:0] = (Rs1.W[1].H[1] * Rs2.W[0].H[1]) - (Rs1.W[1].H[0] * Rs2.W[1].
    ↪H[0]);
// SMALDRS
Mres[0][31:0] = (Rs1.W[0].H[0] * Rs2.W[0].H[0]) - (Rs1.W[0].H[1] * Rs2.W[0].
    ↪H[1]);
Mres[1][31:0] = (Rs1.W[1].H[0] * Rs2.W[0].H[0]) - (Rs1.W[1].H[1] * Rs2.W[1].
    ↪H[1]);
// SMALXDS
Mres[0][31:0] = (Rs1.W[0].H[1] * Rs2.W[0].H[0]) - (Rs1.W[0].H[0] * Rs2.W[0].
    ↪H[1]);
Mres[1][31:0] = (Rs1.W[1].H[1] * Rs2.W[0].H[0]) - (Rs1.W[1].H[0] * Rs2.W[1].
    ↪H[1]);
Rd = Rd + SE64(Mres[0][31:0]) + SE64(Mres[1][31:0]);
```

#### Parameters

- **t** – [in] long long type of value stored in t
- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

#### Returns

value stored in long long type

**\_\_STATIC\_FORCEINLINE long long \_\_RV\_SMSLDA (long long t, unsigned long a, unsigned long b)**

SMSLDA (Signed Multiply Two Halfs & Add & Subtract 64-bit)

**Type:** DSP (64-bit Profile)

#### Syntax:

```
SMSLDA Rd, Rs1, Rs2
SMSLXDA Rd, Rs1, Rs2
```

#### Purpose :

Do two signed 16-bit multiplications from the 32-bit elements of two registers; and then subtracts the two 32-bit results from the 64-bit value of an even/odd pair of registers (RV32) or a register (RV64). The subtraction result is written back to the register-pair.

- SMSLDA: rd pair - top\*top - bottom\*bottom (all 32-bit elements)

- SMSLXDA: rd pair - top\*bottom - bottom\*top (all 32-bit elements)

### RV32 Description :

For the SMSLDA instruction, it multiplies the bottom 16-bit content of Rs1 with the bottom 16-bit content Rs2 and multiplies the top 16-bit content of Rs1 with the top 16-bit content of Rs2. For the SMSLXDA instruction, it multiplies the top 16-bit content of Rs1 with the bottom 16-bit content of Rs2 and multiplies the bottom 16-bit content of Rs1 with the top 16-bit content of Rs2. The two multiplication results are subtracted from the 64-bit value of an even/odd pair of registers specified by Rd(4,1). The 64-bit subtraction result is written back to the register-pair. The 16-bit values of Rs1 and Rs2, and the 64-bit value of the register-pair are treated as signed integers. Rd(4,1), i.e., d, determines the even/odd pair group of the two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the result and the even 2d register of the pair contains the low 32-bit of the result.

### RV64 Description :

For the SMSLDA instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2 and multiplies the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. For the SMSLXDA instruction, it multiplies the top 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2 and multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. The four multiplication results are subtracted from the 64-bit value of Rd. The 64-bit subtraction result is written back to Rd. The 16-bit values of Rs1 and Rs2, and the 64-bit value of Rd are treated as signed integers.

### Operations:

```
* RV32:
// SMSLDA
Mres0[31:0] = (Rs1.H[0] * Rs2.H[0]);
Mres1[31:0] = (Rs1.H[1] * Rs2.H[1]);
// SMSLXDA
Mres0[31:0] = (Rs1.H[0] * Rs2.H[1]);
Mres1[31:0] = (Rs1.H[1] * Rs2.H[0]);
Idx0 = CONCAT(Rd(4,1), 1'b0); Idx1 = CONCAT(Rd(4,1), 1'b1);
R[Idx1].R[Idx0] = R[Idx1].R[Idx0] - SE64(Mres0[31:0]) - SE64(Mres1[31:0]);
* RV64:
// SMSLDA
Mres0[0][31:0] = (Rs1.W[0].H[0] * Rs2.W[0].H[0]);
Mres1[0][31:0] = (Rs1.W[0].H[1] * Rs2.W[0].H[1]);
Mres0[1][31:0] = (Rs1.W[1].H[0] * Rs2.W[1].H[0]);
Mres1[1][31:0] = (Rs1.W[1].H[1] * Rs2.W[1].H[1]);
// SMSLXDA
Mres0[0][31:0] = (Rs1.W[0].H[0] * Rs2.W[0].H[1]);
Mres1[0][31:0] = (Rs1.W[0].H[1] * Rs2.W[0].H[0]);
Mres0[1][31:0] = (Rs1.W[1].H[0] * Rs2.W[1].H[1]);
Mres1[1][31:0] = (Rs1.W[1].H[1] * Rs2.W[1].H[0]);
Rd = Rd - SE64(Mres0[0][31:0]) - SE64(Mres1[0][31:0]) - SE64(Mres0[1][31:0]) -
SE64(Mres1[1][31:0]);
```

### Parameters

- **t** – [in] long long type of value stored in t
- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in long long type

**\_\_STATIC\_FORCEINLINE long long \_\_RV\_SMSLXDA (long long t, unsigned long a, unsigned long b)**

SMSLXDA (Signed Crossed Multiply Two Halfs & Add & Subtract 64- bit)

**Type:** DSP (64-bit Profile)

**Syntax:**

```
SMSLDA Rd, Rs1, Rs2
SMSLXDA Rd, Rs1, Rs2
```

**Purpose :**

Do two signed 16-bit multiplications from the 32-bit elements of two registers; and then subtracts the two 32-bit results from the 64-bit value of an even/odd pair of registers (RV32) or a register (RV64). The subtraction result is written back to the register-pair.

- SMSLDA: rd pair - top\*top - bottom\*bottom (all 32-bit elements)
- SMSLXDA: rd pair - top\*bottom - bottom\*top (all 32-bit elements)

**RV32 Description :**

For the SMSLDA instruction, it multiplies the bottom 16-bit content of Rs1 with the bottom 16-bit content Rs2 and multiplies the top 16-bit content of Rs1 with the top 16-bit content of Rs2. For the SMSLXDA instruction, it multiplies the top 16-bit content of Rs1 with the bottom 16-bit content of Rs2 and multiplies the bottom 16-bit content of Rs1 with the top 16-bit content of Rs2. The two multiplication results are subtracted from the 64-bit value of an even/odd pair of registers specified by Rd(4,1). The 64-bit subtraction result is written back to the register-pair. The 16-bit values of Rs1 and Rs2, and the 64-bit value of the register-pair are treated as signed integers. Rd(4,1), i.e., d, determines the even/odd pair group of the two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the result and the even 2d register of the pair contains the low 32-bit of the result.

**RV64 Description :**

For the SMSLDA instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2 and multiplies the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. For the SMSLXDA instruction, it multiplies the top 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2 and multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. The four multiplication results are subtracted from the 64-bit value of Rd. The 64-bit subtraction result is written back to Rd. The 16-bit values of Rs1 and Rs2, and the 64-bit value of Rd are treated as signed integers.

**Operations:**

```
* RV32:
// SMSLDA
Mres0[31:0] = (Rs1.H[0] * Rs2.H[0]);
Mres1[31:0] = (Rs1.H[1] * Rs2.H[1]);
// SMSLXDA
Mres0[31:0] = (Rs1.H[0] * Rs2.H[1]);
Mres1[31:0] = (Rs1.H[1] * Rs2.H[0]);
Idx0 = CONCAT(Rd(4,1), 1'b0); Idx1 = CONCAT(Rd(4,1), 1'b1);
R[Idx1].R[Idx0] = R[Idx1].R[Idx0] - SE64(Mres0[31:0]) - SE64(Mres1[31:0]);
```

(continues on next page)

(continued from previous page)

```

* RV64:
// SMSLDA
Mres0[0][31:0] = (Rs1.W[0].H[0] * Rs2.W[0].H[0]);
Mres1[0][31:0] = (Rs1.W[0].H[1] * Rs2.W[0].H[1]);
Mres0[1][31:0] = (Rs1.W[1].H[0] * Rs2.W[1].H[0]);
Mres1[1][31:0] = (Rs1.W[1].H[1] * Rs2.W[1].H[1]);
// SMSLXDA
Mres0[0][31:0] = (Rs1.W[0].H[0] * Rs2.W[0].H[1]);
Mres1[0][31:0] = (Rs1.W[0].H[1] * Rs2.W[0].H[0]);
Mres0[1][31:0] = (Rs1.W[1].H[0] * Rs2.W[1].H[1]);
Mres1[1][31:0] = (Rs1.W[1].H[1] * Rs2.W[1].H[0]);
Rd = Rd - SE64(Mres0[0][31:0]) - SE64(Mres1[0][31:0]) - SE64(Mres0[1][31:0]) -
SE64(Mres1[1][31:0]);

```

**Parameters**

- **t** – [in] long long type of value stored in t
- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in long long type

**group 64-bit Profile Instructions**

64-bit Profile Instructions

**RV64 Only Instructions****(RV64 Only) SIMD 32-bit Add/Subtract Instructions**

`__STATIC_FORCEINLINE unsigned long __RV_ADD32 (unsigned long a, unsigned long b)`

`__STATIC_FORCEINLINE unsigned long __RV_CRAS32 (unsigned long a, unsigned long b)`

`__STATIC_FORCEINLINE unsigned long __RV_CRSA32 (unsigned long a, unsigned long b)`

`__STATIC_FORCEINLINE unsigned long __RV_KADD32 (unsigned long a, unsigned long b)`

`__STATIC_FORCEINLINE unsigned long __RV_KCRAS32 (unsigned long a, unsigned long b)`

`__STATIC_FORCEINLINE unsigned long __RV_KCRSA32 (unsigned long a, unsigned long b)`

`__STATIC_FORCEINLINE unsigned long __RV_KSTAS32 (unsigned long a, unsigned long b)`

`__STATIC_FORCEINLINE unsigned long __RV_KSTSA32 (unsigned long a, unsigned long b)`

\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KSUB32 (unsigned long a, unsigned long b)

\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_RADD32 (unsigned long a, unsigned long b)

\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_RCRAS32 (unsigned long a, unsigned long b)

\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_RCRSA32 (unsigned long a, unsigned long b)

\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_RSTAS32 (unsigned long a, unsigned long b)

\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_RSTSA32 (unsigned long a, unsigned long b)

\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_RSUB32 (unsigned long a, unsigned long b)

\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_STAS32 (unsigned long a, unsigned long b)

\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_STSA32 (unsigned long a, unsigned long b)

\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SUB32 (unsigned long a, unsigned long b)

\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UKADD32 (unsigned long a, unsigned long b)

\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UKCRAS32 (unsigned long a, unsigned long b)

\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UKCRSA32 (unsigned long a, unsigned long b)

\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UKSTAS32 (unsigned long a, unsigned long b)

\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UKSTSA32 (unsigned long a, unsigned long b)

\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UKSUB32 (unsigned long a, unsigned long b)

\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_URADD32 (unsigned long a, unsigned long b)

\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_URCRAS32 (unsigned long a, unsigned long b)

\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_URCRSA32 (unsigned long a, unsigned long b)

\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_URSTAS32 (unsigned long a, unsigned long b)

\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_URSTSA32 (unsigned long a, unsigned long b)

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_URSUB32 (unsigned long a, unsigned long b)**

### *group* (RV64 Only) SIMD 32-bit Add/Subtract Instructions

(RV64 Only) SIMD 32-bit Add/Subtract Instructions

The following tables list instructions that are only present in RV64. There are 30 SIMD 32-bit addition or subtraction instructions. There are 4 SIMD16-bit Packing Instructions.

## Functions

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_ADD32 (unsigned long a, unsigned long b)**

ADD32 (SIMD 32-bit Addition)

**Type:** SIMD (RV64 Only)

**Syntax:**

ADD32 Rd, Rs1, Rs2

**Purpose :**

Do 32-bit integer element additions simultaneously.

**Description :**

This instruction adds the 32-bit integer elements in Rs1 with the 32-bit integer elements in Rs2, and then writes the 32-bit element results to Rd.

**Note :**

This instruction can be used for either signed or unsigned addition.

**Operations:**

$Rd.W[x] = Rs1.W[x] + Rs2.W[x];$   
**for** RV64:  $x=1 \dots 0$

### Parameters

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

### Returns

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_CRAS32 (unsigned long a, unsigned long b)**

CRAS32 (SIMD 32-bit Cross Addition & Subtraction)

**Type:** SIMD (RV64 Only)

**Syntax:**

CRAS32 Rd, Rs1, Rs2

**Purpose :**

Do 32-bit integer element addition and 32-bit integer element subtraction in a 64-bit chunk simultaneously. Operands are from crossed 32-bit elements.

**Description :**

This instruction adds the 32-bit integer element in [63:32] of Rs1 with the 32-bit integer element in [31:0] of Rs2, and writes the result to [63:32] of Rd; at the same time, it subtracts the 32-bit integer element in [63:32] of Rs2 from the 32-bit integer element in [31:0] of Rs1, and writes the result to [31:0] of Rd.

**Note :**

This instruction can be used for either signed or unsigned operations.

**Operations:**

```
Rd.W[1] = Rs1.W[1] + Rs2.W[0];
Rd.W[0] = Rs1.W[0] - Rs2.W[1];
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_CRSA32 (unsigned long a, unsigned long b)**

CRSA32 (SIMD 32-bit Cross Subtraction & Addition)

**Type:** SIMD (RV64 Only)

**Syntax:**

```
CRSA32 Rd, Rs1, Rs2
```

**Purpose :**

Do 32-bit integer element subtraction and 32-bit integer element addition in a 64-bit chunk simultaneously. Operands are from crossed 32-bit elements. \*Description: \* This instruction subtracts the 32-bit integer element in [31:0] of Rs2 from the 32-bit integer element in [63:32] of Rs1, and writes the result to [63:32] of Rd; at the same time, it adds the 32-bit integer element in [31:0] of Rs1 with the 32-bit integer element in [63:32] of Rs2, and writes the result to [31:0] of Rd

**Note :**

This instruction can be used for either signed or unsigned operations.

**Operations:**

```
Rd.W[1] = Rs1.W[1] - Rs2.W[0];
Rd.W[0] = Rs1.W[0] + Rs2.W[1];
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b



**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KADD32 (unsigned long a, unsigned long b)**

KADD32 (SIMD 32-bit Signed Saturating Addition)

**Type:** SIMD (RV64 Only)

**Syntax:**

KADD32 Rd, Rs1, Rs2

**Purpose :**

Do 32-bit signed integer element saturating additions simultaneously.

**Description :**

This instruction adds the 32-bit signed integer elements in Rs1 with the 32-bit signed integer elements in Rs2. If any of the results are beyond the Q31 number range ( $-2^{31} \leq Q31 \leq 2^{31}-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to Rd.

**Operations:**

```
res[x] = Rs1.W[x] + Rs2.W[x];
if (res[x] > (2^31)-1) {
    res[x] = (2^31)-1;
    OV = 1;
} else if (res[x] < -2^31) {
    res[x] = -2^31;
    OV = 1;
}
Rd.W[x] = res[x];
for RV64: x=1...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KCRAS32 (unsigned long a, unsigned long b)**

KCRAS32 (SIMD 32-bit Signed Saturating Cross Addition & Subtraction)

**Type:** SIM (RV64 Only)

**Syntax:**

KCRAS32 Rd, Rs1, Rs2

**Purpose :**

Do 32-bit signed integer element saturating addition and 32-bit signed integer element saturating subtraction in a 64-bit chunk simultaneously. Operands are from crossed 32-bit elements.

**Description :**

This instruction adds the 32-bit integer element in [63:32] of Rs1 with the 32-bit integer element in [31:0] of Rs2; at the same time, it subtracts the 32-bit integer element in [63:32] of Rs2 from the 32-bit integer element in [31:0] of Rs1. If any of the results are beyond the Q31 number range ( $-2^{31} \leq Q31 \leq 2^{31}-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to [63:32] of Rd for addition and [31:0] of Rd for subtraction.

#### Operations:

```
res[1] = Rs1.W[1] + Rs2.W[0];
res[0] = Rs1.W[0] - Rs2.W[1];
if (res[x] > (2^31)-1) {
    res[x] = (2^31)-1;
    OV = 1;
} else if (res < -2^31) {
    res[x] = -2^31;
    OV = 1;
}
Rd.W[1] = res[1];
Rd.W[0] = res[0];
for RV64, x=1..0
```

#### Parameters

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

#### Returns

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KCRSA32 (unsigned long a, unsigned long b)**

KCRSA32 (SIMD 32-bit Signed Saturating Cross Subtraction & Addition)

**Type:** SIMD (RV64 Only)

#### Syntax:

KCRSA32 Rd, Rs1, Rs2

#### Purpose :

Do 32-bit signed integer element saturating subtraction and 32-bit signed integer element saturating addition in a 64-bit chunk simultaneously. Operands are from crossed 32-bit elements. \*Description: \* This instruction subtracts the 32-bit integer element in [31:0] of Rs2 from the 32-bit integer element in [63:32] of Rs1; at the same time, it adds the 32-bit integer element in [31:0] of Rs1 with the 32-bit integer element in [63:32] of Rs2. If any of the results are beyond the Q31 number range ( $-2^{31} \leq Q31 \leq 2^{31}-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to [63:32] of Rd for subtraction and [31:0] of Rd for addition.

#### Operations:

```
res[1] = Rs1.W[1] - Rs2.W[0];
res[0] = Rs1.W[0] + Rs2.W[1];
if (res[x] > (2^31)-1) {
    res[x] = (2^31)-1;
    OV = 1;
} else if (res < -2^31) {
```

(continues on next page)

(continued from previous page)

```

    res[x] = -231;
    OV = 1;
}
Rd.W[1] = res[1];
Rd.W[0] = res[0];
for RV64, x=1...0

```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KSTAS32 (unsigned long a, unsigned long b)**

KSTAS32 (SIMD 32-bit Signed Saturating Straight Addition & Subtraction)

**Type:** SIMD (RV64 Only)

**Syntax:**

```
KSTAS32 Rd, Rs1, Rs2
```

**Purpose :**

Do 32-bit signed integer element saturating addition and 32-bit signed integer element saturating subtraction in a 64-bit chunk simultaneously. Operands are from corresponding 32-bit elements.

**Description :**

This instruction adds the 32-bit integer element in [63:32] of Rs1 with the 32-bit integer element in [63:32] of Rs2; at the same time, it subtracts the 32-bit integer element in [31:0] of Rs2 from the 32-bit integer element in [31:0] of Rs1. If any of the results are beyond the Q31 number range ( $-2^{31} \leq Q31 \leq 2^{31}-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to [63:32] of Rd for addition and [31:0] of Rd for subtraction.

**Operations:**

```

res[1] = Rs1.W[1] + Rs2.W[1];
res[0] = Rs1.W[0] - Rs2.W[0];
if (res[x] > (231)-1) {
    res[x] = (231)-1;
    OV = 1;
} else if (res < -231) {
    res[x] = -231;
    OV = 1;
}
Rd.W[1] = res[1];
Rd.W[0] = res[0];
for RV64, x=1...0

```

**Parameters**

- **a** – [in] unsigned long type of value stored in a

- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KSTSA32 (unsigned long a, unsigned long b)**

KSTSA32 (SIMD 32-bit Signed Saturating Straight Subtraction & Addition)

**Type:** SIM (RV64 Only)

**Syntax:**

KSTSA32 Rd, Rs1, Rs2

**Purpose :**

Do 32-bit signed integer element saturating subtraction and 32-bit signed integer element saturating addition in a 64-bit chunk simultaneously. Operands are from corresponding 32-bit elements. \*Description: \* This instruction subtracts the 32-bit integer element in [63:32] of Rs2 from the 32-bit integer element in [63:32] of Rs1; at the same time, it adds the 32-bit integer element in [31:0] of Rs1 with the 32-bit integer element in [31:0] of Rs2. If any of the results are beyond the Q31 number range ( $-2^{31} \leq Q31 \leq 2^{31}-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to [63:32] of Rd for subtraction and [31:0] of Rd for addition.

**Operations:**

```
res[1] = Rs1.W[1] - Rs2.W[1];
res[0] = Rs1.W[0] + Rs2.W[0];
if (res[x] > (2^31)-1) {
    res[x] = (2^31)-1;
    OV = 1;
} else if (res < -2^31) {
    res[x] = -2^31;
    OV = 1;
}
Rd.W[1] = res[1];
Rd.W[0] = res[0];
for RV64, x=1..0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KSUB32 (unsigned long a, unsigned long b)**

KSUB32 (SIMD 32-bit Signed Saturating Subtraction)

**Type:** SIMD (RV64 Only)

**Syntax:**

KSUB32 Rd, Rs1, Rs2

**Purpose :**

Do 32-bit signed integer elements saturating subtractions simultaneously.

**Description :**

This instruction subtracts the 32-bit signed integer elements in Rs2 from the 32-bit signed integer elements in Rs1. If any of the results are beyond the Q31 number range ( $-2^{31} \leq Q31 \leq 2^{31}-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to Rd.

**Operations:**

```
res[x] = Rs1.W[x] - Rs2.W[x];
if (res[x] > (2^31)-1) {
    res[x] = (2^31)-1;
    OV = 1;
} else if (res[x] < -2^31) {
    res[x] = -2^31;
    OV = 1;
}
Rd.W[x] = res[x];
for RV64: x=1...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_RADD32 (unsigned long a, unsigned long b)**

RADD32 (SIMD 32-bit Signed Halving Addition)

**Type:** SIMD (RV64 Only)

**Syntax:**

RADD32 Rd, Rs1, Rs2

**Purpose :**

Do 32-bit signed integer element additions simultaneously. The results are halved to avoid overflow or saturation.

**Description :**

This instruction adds the 32-bit signed integer elements in Rs1 with the 32-bit signed integer elements in Rs2. The results are first arithmetically right-shifted by 1 bit and then written to Rd.

**Examples:**

```
* Rs1 = 0x7FFFFFFF, Rs2 = 0x7FFFFFFF Rd = 0x7FFFFFFF
* Rs1 = 0x80000000, Rs2 = 0x80000000 Rd = 0x80000000
* Rs1 = 0x40000000, Rs2 = 0x80000000 Rd = 0xE0000000
```

**Operations:**

```
Rd.W[x] = (Rs1.W[x] + Rs2.W[x]) s>> 1;
for RV64: x=1..0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_RCRAS32 (unsigned long a, unsigned long b)**

RCRAS32 (SIMD 32-bit Signed Halving Cross Addition & Subtraction)

**Type:** SIMD (RV64 Only)

**Syntax:**

```
RCRAS32 Rd, Rs1, Rs2
```

**Purpose :**

Do 32-bit signed integer element addition and 32-bit signed integer element subtraction in a 64-bit chunk simultaneously. Operands are from crossed 32-bit elements. The results are halved to avoid overflow or saturation.

**Description :**

This instruction adds the 32-bit signed integer element in [63:32] of Rs1 with the 32-bit signed integer element in [31:0] of Rs2, and subtracts the 32-bit signed integer element in [63:32] of Rs2 from the 32-bit signed integer element in [31:0] of Rs1. The element results are first arithmetically right-shifted by 1 bit and then written to [63:32] of Rd for addition and [31:0] of Rd for subtraction.

**Examples:**

Please see `RADD32` and `RSUB32` instructions.

**Operations:**

```
Rd.W[1] = (Rs1.W[1] + Rs2.W[0]) s>> 1;
Rd.W[0] = (Rs1.W[0] - Rs2.W[1]) s>> 1;
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_RCRSA32 (unsigned long a, unsigned long b)**

RCRSA32 (SIMD 32-bit Signed Halving Cross Subtraction & Addition)

**Type:** SIMD (RV64 Only)

**Syntax:**

RCRSA32 Rd, Rs1, Rs2

**Purpose :**

Do 32-bit signed integer element subtraction and 32-bit signed integer element addition in a 64-bit chunk simultaneously. Operands are from crossed 32-bit elements. The results are halved to avoid overflow or saturation.

**Description :**

This instruction subtracts the 32-bit signed integer element in [31:0] of Rs2 from the 32-bit signed integer element in [63:32] of Rs1, and adds the 32-bit signed integer element in [31:0] of Rs1 with the 32-bit signed integer element in [63:32] of Rs2. The two results are first arithmetically right-shifted by 1 bit and then written to [63:32] of Rd for subtraction and [31:0] of Rd for addition.

**Examples:**

Please see `RADD32` and `RSUB32` instructions.

**Operations:**

```
Rd.W[1] = (Rs1.W[1] - Rs2.W[0]) s>> 1;
Rd.W[0] = (Rs1.W[0] + Rs2.W[1]) s>> 1;
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_RSTAS32 (unsigned long a, unsigned long b)**

RSTAS32 (SIMD 32-bit Signed Halving Straight Addition & Subtraction)

**Type:** SIMD (RV64 Only)

**Syntax:**

RSTAS32 Rd, Rs1, Rs2

**Purpose :**

Do 32-bit signed integer element addition and 32-bit signed integer element subtraction in a 64-bit chunk simultaneously. Operands are from corresponding 32-bit elements. The results are halved to avoid overflow or saturation.

**Description :**

This instruction adds the 32-bit signed integer element in [63:32] of Rs1 with the 32-bit signed integer element in [63:32] of Rs2, and subtracts the 32-bit signed integer element in [31:0] of Rs2 from the 32-bit signed integer element in [31:0] of Rs1. The element results are first arithmetically right-shifted by 1 bit and then written to [63:32] of Rd for addition and [31:0] of Rd for subtraction.

**Examples:**

Please see `RADD32` and `RSUB32` instructions.

**Operations:**

```
Rd.W[1] = (Rs1.W[1] + Rs2.W[1]) s>> 1;
Rd.W[0] = (Rs1.W[0] - Rs2.W[0]) s>> 1;
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_RSTSA32 (unsigned long a, unsigned long b)**

RSTSA32 (SIMD 32-bit Signed Halving Straight Subtraction & Addition)

**Type:** SIMD (RV64 Only)

**Syntax:**

```
RSTSA32 Rd, Rs1, Rs2
```

**Purpose :**

Do 32-bit signed integer element subtraction and 32-bit signed integer element addition in a 64-bit chunk simultaneously. Operands are from corresponding 32-bit elements. The results are halved to avoid overflow or saturation.

**Description :**

This instruction subtracts the 32-bit signed integer element in [63:32] of Rs2 from the 32-bit signed integer element in [63:32] of Rs1, and adds the 32-bit signed element integer in [31:0] of Rs1 with the 32-bit signed integer element in [31:0] of Rs2. The two results are first arithmetically right-shifted by 1 bit and then written to [63:32] of Rd for subtraction and [31:0] of Rd for addition.

**Examples:**

Please see `RADD32` and `RSUB32` instructions.

**Operations:**

```
Rd.W[1] = (Rs1.W[1] - Rs2.W[1]) s>> 1;
Rd.W[0] = (Rs1.W[0] + Rs2.W[0]) s>> 1;
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_RSUB32 (unsigned long a, unsigned long b)**

RSUB32 (SIMD 32-bit Signed Halving Subtraction)

**Type:** SIMD (RV64 Only)

**Syntax:**



```
RSUB32 Rd, Rs1, Rs2
```

**Purpose :**

Do 32-bit signed integer element subtractions simultaneously. The results are halved to avoid overflow or saturation.

**Description :**

This instruction subtracts the 32-bit signed integer elements in Rs2 from the 32-bit signed integer elements in Rs1. The results are first arithmetically right-shifted by 1 bit and then written to Rd.

**Examples:**

```
* Ra = 0x7FFFFFFF, Rb = 0x80000000 Rt = 0x7FFFFFFF
* Ra = 0x80000000, Rb = 0x7FFFFFFF Rt = 0x80000000
* Ra = 0x80000000, Rb = 0x40000000 Rt = 0xA0000000
```

**Operations:**

```
Rd.W[x] = (Rs1.W[x] - Rs2.W[x]) s>> 1;
for RV64: x=1...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

```
__STATIC_FORCEINLINE unsigned long __RV_STAS32 (unsigned long a, unsigned long b)
```

STAS32 (SIMD 32-bit Straight Addition & Subtraction)

**Type:** SIMD (RV64 Only)

**Syntax:**

```
STAS32 Rd, Rs1, Rs2
```

**Purpose :**

Do 32-bit integer element addition and 32-bit integer element subtraction in a 64-bit chunk simultaneously. Operands are from corresponding 32-bit elements.

**Description :**

This instruction adds the 32-bit integer element in [63:32] of Rs1 with the 32-bit integer element in [63:32] of Rs2, and writes the result to [63:32] of Rd; at the same time, it subtracts the 32-bit integer element in [31:0] of Rs2 from the 32-bit integer element in [31:0] of Rs1, and writes the result to [31:0] of Rd.

**Note :**

This instruction can be used for either signed or unsigned operations.

**Operations:**

```
Rd.W[1] = Rs1.W[1] + Rs2.W[1];
Rd.W[0] = Rs1.W[0] - Rs2.W[0];
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_STSA32 (unsigned long a, unsigned long b)**

STSA32 (SIMD 32-bit Straight Subtraction & Addition)

**Type:** SIMD (RV64 Only)

**Syntax:**

STSA32 Rd, Rs1, Rs2

**Purpose :**

Do 32-bit integer element subtraction and 32-bit integer element addition in a 64-bit chunk simultaneously. Operands are from corresponding 32-bit elements. \*Description: \* This instruction subtracts the 32-bit integer element in [63:32] of Rs2 from the 32-bit integer element in [63:32] of Rs1, and writes the result to [63:32] of Rd; at the same time, it adds the 32-bit integer element in [31:0] of Rs1 with the 32-bit integer element in [31:0] of Rs2, and writes the result to [31:0] of Rd

**Note :**

This instruction can be used for either signed or unsigned operations.

**Operations:**

Rd.W[1] = Rs1.W[1] - Rs2.W[1];  
Rd.W[0] = Rs1.W[0] + Rs2.W[0];

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SUB32 (unsigned long a, unsigned long b)**

SUB32 (SIMD 32-bit Subtraction)

**Type:** DSP (RV64 Only)

**Syntax:**

SUB32 Rd, Rs1, Rs2

**Purpose :**

Do 32-bit integer element subtractions simultaneously.

**Description :**

This instruction subtracts the 32-bit integer elements in Rs2 from the 32-bit integer elements in Rs1, and then writes the results to Rd.

**Note :**

This instruction can be used for either signed or unsigned subtraction.

**Operations:**

```
Rd.W[x] = Rs1.W[x] - Rs2.W[x];
for RV64: x=1...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UKADD32 (unsigned long a, unsigned long b)**

UKADD32 (SIMD 32-bit Unsigned Saturating Addition)

**Type:** SIMD (RV64 Only)

**Syntax:**

```
UKADD32 Rd, Rs1, Rs2
```

**Purpose :**

Do 32-bit unsigned integer element saturating additions simultaneously.

**Description :**

This instruction adds the 32-bit unsigned integer elements in Rs1 with the 32-bit unsigned integer elements in Rs2. If any of the results are beyond the 32-bit unsigned number range ( $0 \leq \text{RES} \leq 2^{32}-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to Rd.

**Operations:**

```
res[x] = Rs1.W[x] + Rs2.W[x];
if (res[x] > (2^32)-1) {
    res[x] = (2^32)-1;
    OV = 1;
}
Rd.W[x] = res[x];
for RV64: x=1...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UKCRAS32 (unsigned long a, unsigned long b)**

UKCRAS32 (SIMD 32-bit Unsigned Saturating Cross Addition & Subtraction)

**Type:** SIMD (RV64 Only)

**Syntax:**

```
UKCRAS32 Rd, Rs1, Rs2
```

**Purpose :**

Do one 32-bit unsigned integer element saturating addition and one 32-bit unsigned integer element saturating subtraction in a 64-bit chunk simultaneously. Operands are from crossed 32-bit elements.

**Description :**

This instruction adds the 32-bit unsigned integer element in [63:32] of Rs1 with the 32-bit unsigned integer element in [31:0] of Rs2; at the same time, it subtracts the 32-bit unsigned integer element in [63:32] of Rs2 from the 32-bit unsigned integer element in [31:0] of Rs1. If any of the results are beyond the 32-bit unsigned number range ( $0 \leq \text{RES} \leq 2^{32}-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to [63:32] of Rd for addition and [31:0] of Rd for subtraction.

**Operations:**

```
res1 = Rs1.W[1] + Rs2.W[0];
res2 = Rs1.W[0] - Rs2.W[1];
if (res1 > (2^32)-1) {
    res1 = (2^32)-1;
    OV = 1;
}
if (res2 < 0) {
    res2 = 0;
    OV = 1;
}
Rd.W[1] = res1;
Rd.W[0] = res2;
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

```
__STATIC_FORCEINLINE unsigned long __RV_UKCRSA32 (unsigned long a, unsigned long b)
```

UKCRSA32 (SIMD 32-bit Unsigned Saturating Cross Subtraction & Addition)

**Type:** SIMD (RV64 Only)

**Syntax:**

```
UKCRSA32 Rd, Rs1, Rs2
```

**Purpose :**

Do one 32-bit unsigned integer element saturating subtraction and one 32-bit unsigned integer element saturating addition in a 64-bit chunk simultaneously. Operands are from crossed 32-bit elements.

**Description :**

This instruction subtracts the 32-bit unsigned integer element in [31:0] of Rs2 from the 32-bit unsigned integer element in [63:32] of Rs1; at the same time, it adds the 32-bit unsigned integer element in [63:32]

of Rs2 with the 32-bit unsigned integer element in [31:0] Rs1. If any of the results are beyond the 32-bit unsigned number range ( $0 \leq \text{RES} \leq 2^{32}-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to [63:32] of Rd for subtraction and [31:0] of Rd for addition.

#### Operations:

```
res1 = Rs1.W[1] - Rs2.W[0];
res2 = Rs1.W[0] + Rs2.W[1];
if (res1 < 0) {
    res1 = 0;
    OV = 1;
} else if (res2 > (2^32)-1) {
    res2 = (2^32)-1;
    OV = 1;
}
Rd.W[1] = res1;
Rd.W[0] = res2;
```

#### Parameters

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

#### Returns

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UKSTAS32 (unsigned long a, unsigned long b)**

UKSTAS32 (SIMD 32-bit Unsigned Saturating Straight Addition & Subtraction)

**Type:** SIMD (RV64 Only)

#### Syntax:

UKSTAS32 Rd, Rs1, Rs2

#### Purpose :

Do one 32-bit unsigned integer element saturating addition and one 32-bit unsigned integer element saturating subtraction in a 64-bit chunk simultaneously. Operands are from corresponding 32-bit elements.

#### Description :

This instruction adds the 32-bit unsigned integer element in [63:32] of Rs1 with the 32-bit unsigned integer element in [63:32] of Rs2; at the same time, it subtracts the 32-bit unsigned integer element in [31:0] of Rs2 from the 32-bit unsigned integer element in [31:0] Rs1. If any of the results are beyond the 32-bit unsigned number range ( $0 \leq \text{RES} \leq 2^{32}-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to [63:32] of Rd for addition and [31:0] of Rd for subtraction.

#### Operations:

```
res1 = Rs1.W[1] + Rs2.W[1];
res2 = Rs1.W[0] - Rs2.W[0];
if (res1 > (2^32)-1) {
    res1 = (2^32)-1;
    OV = 1;
}
if (res2 < 0) {
```

(continues on next page)

(continued from previous page)

```

    res2 = 0;
    OV = 1;
}
Rd.W[1] = res1;
Rd.W[0] = res2;

```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UKSTSA32 (unsigned long a, unsigned long b)**

UKSTSA32 (SIMD 32-bit Unsigned Saturating Straight Subtraction & Addition)

**Type:** SIMD (RV64 Only)

**Syntax:**

```
UKSTSA32 Rd, Rs1, Rs2
```

**Purpose :**

Do one 32-bit unsigned integer element saturating subtraction and one 32-bit unsigned integer element saturating addition in a 64-bit chunk simultaneously. Operands are from corresponding 32-bit elements.

**Description :**

This instruction subtracts the 32-bit unsigned integer element in [63:32] of Rs2 from the 32-bit unsigned integer element in [63:32] of Rs1; at the same time, it adds the 32-bit unsigned integer element in [31:0] of Rs2 with the 32-bit unsigned integer element in [31:0] Rs1. If any of the results are beyond the 32-bit unsigned number range ( $0 \leq \text{RES} \leq 2^{32}-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to [63:32] of Rd for subtraction and [31:0] of Rd for addition.

**Operations:**

```

res1 = Rs1.W[1] - Rs2.W[1];
res2 = Rs1.W[0] + Rs2.W[0];
if (res1 < 0) {
    res1 = 0;
    OV = 1;
} else if (res2 > (2^32)-1) {
    res2 = (2^32)-1;
    OV = 1;
}
Rd.W[1] = res1;
Rd.W[0] = res2;

```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UKSUB32 (unsigned long a, unsigned long b)**

UKSUB32 (SIMD 32-bit Unsigned Saturating Subtraction)

**Type:** SIMD (RV64 Only)

**Syntax:**

```
UKSUB32 Rd, Rs1, Rs2
```

**Purpose :**

Do 32-bit unsigned integer elements saturating subtractions simultaneously.

**Description :**

This instruction subtracts the 32-bit unsigned integer elements in Rs2 from the 32-bit unsigned integer elements in Rs1. If any of the results are beyond the 32-bit unsigned number range ( $0 \leq \text{RES} \leq 2^{32}-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to Rd.

**Operations:**

```
res[x] = Rs1.W[x] - Rs2.W[x];
if (res[x] < 0) {
    res[x] = 0;
    OV = 1;
}
Rd.W[x] = res[x];
for RV64: x=1...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_URADD32 (unsigned long a, unsigned long b)**

URADD32 (SIMD 32-bit Unsigned Halving Addition)

**Type:** SIMD (RV64 Only)

**Syntax:**

```
URADD32 Rd, Rs1, Rs2
```

**Purpose :**

Do 32-bit unsigned integer element additions simultaneously. The results are halved to avoid overflow or saturation.

**Description :**

This instruction adds the 32-bit unsigned integer elements in Rs1 with the 32-bit unsigned integer elements in Rs2. The results are first logically right-shifted by 1 bit and then written to Rd.

**Examples:**

```
* Ra = 0x7FFFFFFF, Rb = 0x7FFFFFFF Rt = 0x7FFFFFFF
* Ra = 0x80000000, Rb = 0x80000000 Rt = 0x80000000
* Ra = 0x40000000, Rb = 0x80000000 Rt = 0x60000000
```

**Operations:**

```
Rd.W[x] = (Rs1.W[x] + Rs2.W[x]) u>> 1;
for RV64: x=1..0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_URCRAS32 (unsigned long a, unsigned long b)**

URCRAS32 (SIMD 32-bit Unsigned Halving Cross Addition & Subtraction)

**Type:** SIMD (RV64 Only)

**Syntax:**

```
URCRAS32 Rd, Rs1, Rs2
```

**Purpose :**

Do 32-bit unsigned integer element addition and 32-bit unsigned integer element subtraction in a 64-bit chunk simultaneously. Operands are from crossed 32-bit elements. The results are halved to avoid overflow or saturation.

**Description :**

This instruction adds the 32-bit unsigned integer element in [63:32] of Rs1 with the 32-bit unsigned integer element in [31:0] of Rs2, and subtracts the 32-bit unsigned integer element in [63:32] of Rs2 from the 32-bit unsigned integer element in [31:0] of Rs1. The element results are first logically right-shifted by 1 bit and then written to [63:32] of Rd for addition and [31:0] of Rd for subtraction.

**Examples:**

Please see `URADD32` and `URSUB32` instructions.

**Operations:**

```
Rd.W[1] = (Rs1.W[1] + Rs2.W[0]) u>> 1;
Rd.W[0] = (Rs1.W[0] - Rs2.W[1]) u>> 1;
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type



**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_URCRSA32 (unsigned long a, unsigned long b)**

URCRSA32 (SIMD 32-bit Unsigned Halving Cross Subtraction & Addition)

**Type:** SIMD (RV64 Only)

**Syntax:**

```
URCRSA32 Rd, Rs1, Rs2
```

**Purpose :**

Do 32-bit unsigned integer element subtraction and 32-bit unsigned integer element addition in a 64-bit chunk simultaneously. Operands are from crossed 32-bit elements. The results are halved to avoid overflow or saturation.

**Description :**

This instruction subtracts the 32-bit unsigned integer element in [31:0] of Rs2 from the 32-bit unsigned integer element in [63:32] of Rs1, and adds the 32-bit unsigned integer element in [31:0] of Rs1 with the 32-bit unsigned integer element in [63:32] of Rs2. The two results are first logically right-shifted by 1 bit and then written to [63:32] of Rd for subtraction and [31:0] of Rd for addition.

**Examples:**

Please see `URADD32` and `URSUB32` instructions.

**Operations:**

```
Rd.W[1] = (Rs1.W[1] - Rs2.W[0]) u>> 1;
Rd.W[0] = (Rs1.W[0] + Rs2.W[1]) u>> 1;
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_URSTAS32 (unsigned long a, unsigned long b)**

URSTAS32 (SIMD 32-bit Unsigned Halving Straight Addition & Subtraction)

**Type:** SIMD (RV64 Only)

**Syntax:**

```
URSTAS32 Rd, Rs1, Rs2
```

**Purpose :**

Do 32-bit unsigned integer element addition and 32-bit unsigned integer element subtraction in a 64-bit chunk simultaneously. Operands are from corresponding 32-bit elements. The results are halved to avoid overflow or saturation.

**Description :**

This instruction adds the 32-bit unsigned integer element in [63:32] of Rs1 with the 32-bit unsigned integer element in [63:32] of Rs2, and subtracts the 32-bit unsigned integer element in [31:0] of Rs2 from the 32-bit

unsigned integer element in [31:0] of Rs1. The element results are first logically right-shifted by 1 bit and then written to [63:32] of Rd for addition and [31:0] of Rd for subtraction.

#### Examples:

Please see `URADD32` and `URSUB32` instructions.

#### Operations:

```
Rd.W[1] = (Rs1.W[1] + Rs2.W[1]) u>> 1;
Rd.W[0] = (Rs1.W[0] - Rs2.W[0]) u>> 1;
```

#### Parameters

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

#### Returns

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_URSTSA32 (unsigned long a, unsigned long b)**

URSTSA32 (SIMD 32-bit Unsigned Halving Straight Subtraction & Addition)

**Type:** SIMD (RV64 Only)

#### Syntax:

URSTSA32 Rd, Rs1, Rs2

#### Purpose :

Do 32-bit unsigned integer element subtraction and 32-bit unsigned integer element addition in a 64-bit chunk simultaneously. Operands are from corresponding 32-bit elements. The results are halved to avoid overflow or saturation.

#### Description :

This instruction subtracts the 32-bit unsigned integer element in [63:32] of Rs2 from the 32-bit unsigned integer element in [63:32] of Rs1, and adds the 32-bit unsigned element integer in [31:0] of Rs1 with the 32-bit unsigned integer element in [31:0] of Rs2. The two results are first logically right-shifted by 1 bit and then written to [63:32] of Rd for subtraction and [31:0] of Rd for addition.

#### Examples:

Please see `URADD32` and `URSUB32` instructions.

#### Operations:

```
Rd.W[1] = (Rs1.W[1] - Rs2.W[1]) u>> 1;
Rd.W[0] = (Rs1.W[0] + Rs2.W[0]) u>> 1;
```

#### Parameters

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

#### Returns

value stored in unsigned long type

```
__STATIC_FORCEINLINE unsigned long __RV_URSUB32 (unsigned long a, unsigned long b)
```

URSUB32 (SIMD 32-bit Unsigned Halving Subtraction)

**Type:** SIMD (RV64 Only)

**Syntax:**

```
URSUB32 Rd, Rs1, Rs2
```

**Purpose :**

Do 32-bit unsigned integer element subtractions simultaneously. The results are halved to avoid overflow or saturation.

**Description :**

This instruction subtracts the 32-bit unsigned integer elements in Rs2 from the 32-bit unsigned integer elements in Rs1. The results are first logically right-shifted by 1 bit and then written to Rd.

**Examples:**

```
* Ra = 0x7FFFFFFF, Rb = 0x80000000, Rt = 0xFFFFFFFF
* Ra = 0x80000000, Rb = 0x7FFFFFFF, Rt = 0x00000000
* Ra = 0x80000000, Rb = 0x40000000, Rt = 0x20000000
```

**Operations:**

```
Rd.W[x] = (Rs1.W[x] - Rs2.W[x]) u>> 1;
for RV64: x=1..0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

## (RV64 Only) SIMD 32-bit Shift Instructions

```
__STATIC_FORCEINLINE unsigned long __RV_KSLL32 (unsigned long a, unsigned int b)
```

```
__STATIC_FORCEINLINE unsigned long __RV_KSLRA32 (unsigned long a, int b)
```

```
__STATIC_FORCEINLINE unsigned long __RV_KSLRA32_U (unsigned long a, int b)
```

```
__STATIC_FORCEINLINE unsigned long __RV_SLL32 (unsigned long a, unsigned int b)
```

```
__STATIC_FORCEINLINE unsigned long __RV_SRA32 (unsigned long a, unsigned int b)
```

```
__STATIC_FORCEINLINE unsigned long __RV_SRA32_U (unsigned long a, unsigned int b)
```

```

__STATIC_FORCEINLINE unsigned long __RV_SRL32 (unsigned long a, unsigned int b)

__STATIC_FORCEINLINE unsigned long __RV_SRL32_U (unsigned long a, unsigned int b)

__RV_KSLLI32(a, b)
__RV_SLLI32(a, b)
__RV_SRAI32(a, b)
__RV_SRAI32_U(a, b)
__RV_SRLI32(a, b)
__RV_SRLI32_U(a, b)

```

### group (RV64 Only) SIMD 32-bit Shift Instructions

(RV64 Only) SIMD 32-bit Shift Instructions

there are 14 (RV64 Only) SIMD 32-bit Shift Instructions

### Defines

**\_\_RV\_KSLLI32(a, b)**  
KSLLI32 (SIMD 32-bit Saturating Shift Left Logical Immediate)

**Type:** SIMD (RV64 Only)

**Syntax:**

```
KSLLI32 Rd, Rs1, imm5u
```

#### Purpose :

Do 32-bit elements logical left shift operations with saturation simultaneously. The shift amount is an immediate value.

#### Description :

The 32-bit data elements in Rs1 are left-shifted logically. The shifted out bits are filled with zero and the shift amount is specified by the imm5u constant. Any shifted value greater than  $2^{31}-1$  is saturated to  $2^{31}-1$ . Any shifted value smaller than  $-2^{31}$  is saturated to  $-2^{31}$ . And the saturated results are written to Rd. If any saturation is performed, set OV bit to 1.

#### Operations:

```

sa = imm5u[4:0];
if (sa != 0) {
    res[(31+sa):0] = Rs1.W[x] << sa;
    if (res > (2^31)-1) {
        res = 0x7fffffff; OV = 1;
    } else if (res < -2^31) {
        res = 0x80000000; OV = 1;
    }
    Rd.W[x] = res[31:0];
} else {

```

(continues on next page)

(continued from previous page)

```

    Rd = Rs1;
}
for RV64: x=1...0

```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_RV\_SLLI32(a, b)**

SLLI32 (SIMD 32-bit Shift Left Logical Immediate)

**Type:** SIMD (RV64 Only)

**Syntax:**

```
SLLI32 Rd, Rs1, imm5u[4:0]
```

**Purpose :**

Do 32-bit element logical left shift operations simultaneously. The shift amount is an immediate value.

**Description :**

The 32-bit elements in Rs1 are left-shifted logically. The shifted out bits are filled with zero and the shift amount is specified by the imm5u[4:0] constant. And the results are written to Rd.

**Operations:**

```

sa = imm5u[4:0];
Rd.W[x] = Rs1.W[x] << sa;
for RV64: x=1...0

```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_RV\_SRAI32(a, b)**

SRAI32 (SIMD 32-bit Shift Right Arithmetic Immediate)

**Type:** DSP (RV64 Only)

**Syntax:**

```

SRAI32 Rd, Rs1, imm5u
SRAI32.u Rd, Rs1, imm5u

```

**Purpose :**

Do 32-bit elements arithmetic right shift operations simultaneously. The shift amount is an immediate value. The `.u` form performs additional rounding up operations on the shifted results.

#### Description :

The 32-bit data elements in `Rs1` are right-shifted arithmetically, that is, the shifted out bits are filled with the sign-bit of the 32-bit data elements. The shift amount is specified by the `imm5u` constant. For the rounding operation of the `.u` form, a value of 1 is added to the most significant discarded bit of each 32-bit data to calculate the final results. And the results are written to `Rd`.

#### Operations:

```
sa = imm5u[4:0];
if (sa > 0) {
  if (`.u` form) { // SRAI32.u
    res[31:-1] = SE33(Rs1.W[x][31:sa-1]) + 1;
    Rd.W[x] = res[31:0];
  } else { // SRAI32
    Rd.W[x] = SE32(Rs1.W[x][31:sa]);
  }
} else {
  Rd = Rs1;
}
for RV64: x=1...0
```

#### Parameters

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned int type of value stored in b

#### Returns

value stored in unsigned long type

#### \_\_RV\_SRAI32\_U(a, b)

SRAI32.u (SIMD 32-bit Rounding Shift Right Arithmetic Immediate)

**Type:** DSP (RV64 Only)

#### Syntax:

```
SRAI32 Rd, Rs1, imm5u
SRAI32.u Rd, Rs1, imm5u
```

#### Purpose :

Do 32-bit elements arithmetic right shift operations simultaneously. The shift amount is an immediate value. The `.u` form performs additional rounding up operations on the shifted results.

#### Description :

The 32-bit data elements in `Rs1` are right-shifted arithmetically, that is, the shifted out bits are filled with the sign-bit of the 32-bit data elements. The shift amount is specified by the `imm5u` constant. For the rounding operation of the `.u` form, a value of 1 is added to the most significant discarded bit of each 32-bit data to calculate the final results. And the results are written to `Rd`.

#### Operations:

```

sa = imm5u[4:0];
if (sa > 0) {
  if (`.u` form) { // SRAI32.u
    res[31:-1] = SE33(Rs1.W[x][31:sa-1]) + 1;
    Rd.W[x] = res[31:0];
  } else { // SRAI32
    Rd.W[x] = SE32(Rs1.W[x][31:sa]);
  }
} else {
  Rd = Rs1;
}
for RV64: x=1...0

```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_RV\_SRLI32(a, b)**

SRLI32 (SIMD 32-bit Shift Right Logical Immediate)

**Type:** SIMD (RV64 Only)

**Syntax:**

```

SRLI32 Rd, Rs1, imm5u
SRLI32.u Rd, Rs1, imm5u

```

**Purpose :**

Do 32-bit elements logical right shift operations simultaneously. The shift amount is an immediate value. The .u form performs additional rounding up operations on the shifted results.

**Description :**

The 32-bit data elements in Rs1 are right-shifted logically, that is, the shifted out bits are filled with zero. The shift amount is specified by the imm5u constant. For the rounding operation of the .u form, a value of 1 is added to the most significant discarded bit of each 32-bit data to calculate the final results. And the results are written to Rd.

**Operations:**

```

sa = imm5u[4:0];
if (sa > 0) {
  if (`.u` form) { // SRLI32.u
    res[31:-1] = ZE33(Rs1.W[x][31:sa-1]) + 1;
    Rd.W[x] = res[31:0];
  } else { // SRLI32
    Rd.W[x] = ZE32(Rs1.W[x][31:sa]);
  }
} else {
  Rd = Rs1;
}

```

(continues on next page)

(continued from previous page)

```
}
for RV64: x=1...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_RV\_SRLI32\_U(a, b)**

SRLI32.u (SIMD 32-bit Rounding Shift Right Logical Immediate)

**Type:** SIMD (RV64 Only)

**Syntax:**

```
SRLI32 Rd, Rs1, imm5u
SRLI32.u Rd, Rs1, imm5u
```

**Purpose :**

Do 32-bit elements logical right shift operations simultaneously. The shift amount is an immediate value. The .u form performs additional rounding up operations on the shifted results.

**Description :**

The 32-bit data elements in Rs1 are right-shifted logically, that is, the shifted out bits are filled with zero. The shift amount is specified by the imm5u constant. For the rounding operation of the .u form, a value of 1 is added to the most significant discarded bit of each 32-bit data to calculate the final results. And the results are written to Rd.

**Operations:**

```
sa = imm5u[4:0];
if (sa > 0) {
    if (`.u` form) { // SRLI32.u
        res[31:-1] = ZE33(Rs1.W[x][31:sa-1]) + 1;
        Rd.W[x] = res[31:0];
    } else { // SRLI32
        Rd.W[x] = ZE32(Rs1.W[x][31:sa]);
    }
} else {
    Rd = Rs1;
}
for RV64: x=1...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in unsigned long type



## Functions

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KSLL32 (unsigned long a, unsigned int b)**

KSLL32 (SIMD 32-bit Saturating Shift Left Logical)

**Type:** SIMD (RV64 Only)

**Syntax:**

KSLL32 Rd, Rs1, Rs2

**Purpose :**

Do 32-bit elements logical left shift operations with saturation simultaneously. The shift amount is a variable from a GPR.

**Description :**

The 32-bit data elements in Rs1 are left-shifted logically. The shifted out bits are filled with zero and the shift amount is specified by the low-order 5-bits of the value in the Rs2 register. Any shifted value greater than  $2^{31}-1$  is saturated to  $2^{31}-1$ . Any shifted value smaller than  $-2^{31}$  is saturated to  $-2^{31}$ . And the saturated results are written to Rd. If any saturation is performed, set OV bit to 1.

**Operations:**

```
sa = Rs2[4:0];
if (sa != 0) {
    res[(31+sa):0] = Rs1.W[x] << sa;
    if (res > (2^31)-1) {
        res = 0x7fffffff; OV = 1;
    } else if (res < -2^31) {
        res = 0x80000000; OV = 1;
    }
    Rd.W[x] = res[31:0];
} else {
    Rd = Rs1;
}
for RV64: x=1...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KSLRA32 (unsigned long a, int b)**

KSLRA32 (SIMD 32-bit Shift Left Logical with Saturation or Shift Right Arithmetic)

**Type:** SIMD (RV64 Only)

**Syntax:**

KSLRA32 Rd, Rs1, Rs2  
KSLRA32.u Rd, Rs1, Rs2

**Purpose :**

Do 32-bit elements logical left (positive) or arithmetic right (negative) shift operation with Q31 saturation for the left shift. The `.u` form performs additional rounding up operations for the right shift.

**Description :**

The 32-bit data elements of `Rs1` are left-shifted logically or right-shifted arithmetically based on the value of `Rs2[5:0]`. `Rs2[5:0]` is in the signed range of  $[-25, 25-1]$ . A positive `Rs2[5:0]` means logical left shift and a negative `Rs2[5:0]` means arithmetic right shift. The shift amount is the absolute value of `Rs2[5:0]`. However, the behavior of `Rs2[5:0] == -25 (0x20)` is defined to be equivalent to the behavior of `Rs2[5:0] == -(25-1) (0x21)`. The left-shifted results are saturated to the 32-bit signed integer range of  $[-2^{31}, 2^{31}-1]$ . For the `.u` form of the instruction, the right-shifted results are added a 1 to the most significant discarded bit position for rounding effect. After the shift, saturation, or rounding, the final results are written to `Rd`. If any saturation happens, this instruction sets the OV flag. The value of `Rs2[31:6]` will not affect this instruction.

**Operations:**

```
if (Rs2[5:0] < 0) {
    sa = -Rs2[5:0];
    sa = (sa == 32)? 31 : sa;
    if (`.u` form) {
        res[31:-1] = SE33(Rs1.W[x][31:sa-1]) + 1;
        Rd.W[x] = res[31:0];
    } else {
        Rd.W[x] = SE32(Rs1.W[x][31:sa]);
    }
} else {
    sa = Rs2[4:0];
    res[(31+sa):0] = Rs1.W[x] <<(logic) sa;
    if (res > (2^31)-1) {
        res[31:0] = 0x7fffffff; OV = 1;
    } else if (res < -2^31) {
        res[31:0] = 0x80000000; OV = 1;
    }
    Rd.W[x] = res[31:0];
}
for RV64: x=1...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] int type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KSLRA32\_U (unsigned long a, int b)**

KSLRA32.u (SIMD 32-bit Shift Left Logical with Saturation or Rounding Shift Right Arithmetic)

**Type:** SIMD (RV64 Only)

**Syntax:**

```
KSLRA32 Rd, Rs1, Rs2
KSLRA32.u Rd, Rs1, Rs2
```

**Purpose :**

Do 32-bit elements logical left (positive) or arithmetic right (negative) shift operation with Q31 saturation for the left shift. The .u form performs additional rounding up operations for the right shift.

**Description :**

The 32-bit data elements of Rs1 are left-shifted logically or right-shifted arithmetically based on the value of Rs2[5:0]. Rs2[5:0] is in the signed range of [-25, 25-1]. A positive Rs2[5:0] means logical left shift and a negative Rs2[5:0] means arithmetic right shift. The shift amount is the absolute value of Rs2[5:0]. However, the behavior of Rs2[5:0]==-25 (0x20) is defined to be equivalent to the behavior of Rs2[5:0]==-(25-1) (0x21). The left-shifted results are saturated to the 32-bit signed integer range of  $[-2^{31}, 2^{31}-1]$ . For the .u form of the instruction, the right-shifted results are added a 1 to the most significant discarded bit position for rounding effect. After the shift, saturation, or rounding, the final results are written to Rd. If any saturation happens, this instruction sets the OV flag. The value of Rs2[31:6] will not affect this instruction.

**Operations:**

```
if (Rs2[5:0] < 0) {
    sa = -Rs2[5:0];
    sa = (sa == 32)? 31 : sa;
    if (`.u` form) {
        res[31:-1] = SE33(Rs1.W[x][31:sa-1]) + 1;
        Rd.W[x] = res[31:0];
    } else {
        Rd.W[x] = SE32(Rs1.W[x][31:sa]);
    }
} else {
    sa = Rs2[4:0];
    res[(31+sa):0] = Rs1.W[x] <<(logic) sa;
    if (res > (2^31)-1) {
        res[31:0] = 0x7fffffff; OV = 1;
    } else if (res < -2^31) {
        res[31:0] = 0x80000000; OV = 1;
    }
    Rd.W[x] = res[31:0];
}
for RV64: x=1...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] int type of value stored in b

**Returns**

value stored in unsigned long type

```
__STATIC_FORCEINLINE unsigned long __RV_SLL32 (unsigned long a, unsigned int b)
```

SLL32 (SIMD 32-bit Shift Left Logical)

Type: SIMD (RV64 Only)

**Syntax:**

```
SLL32 Rd, Rs1, Rs2
```

**Purpose :**

Do 32-bit elements logical left shift operations simultaneously. The shift amount is a variable from a GPR.

**Description :**

The 32-bit elements in Rs1 are left-shifted logically. And the results are written to Rd. The shifted out bits are filled with zero and the shift amount is specified by the low-order 5-bits of the value in the Rs2 register.

**Operations:**

```
sa = Rs2[4:0];
Rd.W[x] = Rs1.W[x] << sa;
for RV64: x=1..0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SRA32 (unsigned long a, unsigned int b)**

SRA32 (SIMD 32-bit Shift Right Arithmetic)

**Type:** SIMD (RV64 Only)

**Syntax:**

```
SRA32 Rd, Rs1, Rs2
SRA32.u Rd, Rs1, Rs2
```

**Purpose :**

Do 32-bit element arithmetic right shift operations simultaneously. The shift amount is a variable from a GPR. The .u form performs additional rounding up operations on the shifted results.

**Description :**

The 32-bit data elements in Rs1 are right-shifted arithmetically, that is, the shifted out bits are filled with the sign-bit of the data elements. The shift amount is specified by the low-order 5-bits of the value in the Rs2 register. For the rounding operation of the .u form, a value of 1 is added to the most significant discarded bit of each 32-bit data element to calculate the final results. And the results are written to Rd.

**Operations:**

```
sa = Rs2[4:0];
if (sa > 0) {
    if (`.u` form) { // SRA32.u
        res[31:-1] = SE33(Rs1.W[x][31:sa-1]) + 1;
        Rd.W[x] = res[31:0];
    } else { // SRA32
        Rd.W[x] = SE32(Rs1.W[x][31:sa])
    }
}
```

(continues on next page)

(continued from previous page)

```

    }
  } else {
    Rd = Rs1;
  }
  for RV64: x=1...0

```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SRA32\_U (unsigned long a, unsigned int b)**

SRA32.u (SIMD 32-bit Rounding Shift Right Arithmetic)

**Type:** SIMD (RV64 Only)

**Syntax:**

```

SRA32 Rd, Rs1, Rs2
SRA32.u Rd, Rs1, Rs2

```

**Purpose :**

Do 32-bit element arithmetic right shift operations simultaneously. The shift amount is a variable from a GPR. The .u form performs additional rounding up operations on the shifted results.

**Description :**

The 32-bit data elements in Rs1 are right-shifted arithmetically, that is, the shifted out bits are filled with the sign-bit of the data elements. The shift amount is specified by the low-order 5-bits of the value in the Rs2 register. For the rounding operation of the .u form, a value of 1 is added to the most significant discarded bit of each 32-bit data element to calculate the final results. And the results are written to Rd.

**Operations:**

```

sa = Rs2[4:0];
if (sa > 0) {
  if (`.u` form) { // SRA32.u
    res[31:-1] = SE33(Rs1.W[x][31:sa-1]) + 1;
    Rd.W[x] = res[31:0];
  } else { // SRA32
    Rd.W[x] = SE32(Rs1.W[x][31:sa])
  }
} else {
  Rd = Rs1;
}
for RV64: x=1...0

```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SRL32 (unsigned long a, unsigned int b)**

SRL32 (SIMD 32-bit Shift Right Logical)

**Type:** SIMD (RV64 Only)**Syntax:**

```
SRL32 Rd, Rs1, Rs2
SRL32.u Rd, Rs1, Rs2
```

**Purpose :**

Do 32-bit element logical right shift operations simultaneously. The shift amount is a variable from a GPR. The .u form performs additional rounding up operations on the shifted results.

**Description :**

The 32-bit data elements in Rs1 are right-shifted logically, that is, the shifted out bits are filled with zero. The shift amount is specified by the low-order 5-bits of the value in the Rs2 register. For the rounding operation of the .u form, a value of 1 is added to the most significant discarded bit of each 32-bit data element to calculate the final results. And the results are written to Rd.

**Operations:**

```
sa = Rs2[4:0];
if (sa > 0) {
    if (`.u` form) { // SRA32.u
        res[31:-1] = ZE33(Rs1.W[x][31:sa-1]) + 1;
        Rd.W[x] = res[31:0];
    } else { // SRA32
        Rd.W[x] = ZE32(Rs1.W[x][31:sa])
    }
} else {
    Rd = Rs1;
}
for RV64: x=1...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SRL32\_U (unsigned long a, unsigned int b)**

SRL32.u (SIMD 32-bit Rounding Shift Right Logical)

**Type:** SIMD (RV64 Only)**Syntax:**

```
SRL32 Rd, Rs1, Rs2
SRL32.u Rd, Rs1, Rs2
```

**Purpose :**

Do 32-bit element logical right shift operations simultaneously. The shift amount is a variable from a GPR. The `.u` form performs additional rounding up operations on the shifted results.

**Description :**

The 32-bit data elements in `Rs1` are right-shifted logically, that is, the shifted out bits are filled with zero. The shift amount is specified by the low-order 5-bits of the value in the `Rs2` register. For the rounding operation of the `.u` form, a value of 1 is added to the most significant discarded bit of each 32-bit data element to calculate the final results. And the results are written to `Rd`.

**Operations:**

```
sa = Rs2[4:0];
if (sa > 0) {
    if (`.u` form) { // SRA32.u
        res[31:-1] = ZE33(Rs1.W[x][31:sa-1]) + 1;
        Rd.W[x] = res[31:0];
    } else { // SRA32
        Rd.W[x] = ZE32(Rs1.W[x][31:sa])
    }
} else {
    Rd = Rs1;
}
for RV64: x=1...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in unsigned long type

**(RV64 Only) SIMD 32-bit Miscellaneous Instructions**

```
__STATIC_FORCEINLINE unsigned long __RV_KABS32 (unsigned long a)
```

```
__STATIC_FORCEINLINE unsigned long __RV_SMAX32 (unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE unsigned long __RV_SMIN32 (unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE unsigned long __RV_UMAX32 (unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE unsigned long __RV_UMIN32 (unsigned long a, unsigned long b)
```

**group (RV64 Only) SIMD 32-bit Miscellaneous Instructions**

(RV64 Only) SIMD 32-bit Miscellaneous Instructions

there are 5 (RV64 Only) SIMD 32-bit Miscellaneous Instructions

## Functions

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KABS32 (unsigned long a)**

KABS32 (Scalar 32-bit Absolute Value with Saturation)

**Type:** DSP (RV64 Only) 24 20 19 15 14 12 11 7 KABS32 10010 Rs1 000 Rd 6 0 GE80B 1111111

**Syntax:**

KABS32 Rd, Rs1

**Purpose :**

Get the absolute value of signed 32-bit integer elements in a general register.

**Description :**

This instruction calculates the absolute value of signed 32-bit integer elements stored in Rs1. The results are written to Rd. This instruction with the minimum negative integer input of 0x80000000 will produce a saturated output of maximum positive integer of 0x7fffffff and the OV flag will be set to 1.

**Operations:**

```
if (Rs1.W[x] >= 0) {
    res[x] = Rs1.W[x];
} else {
    If (Rs1.W[x] == 0x80000000) {
        res[x] = 0x7fffffff;
        OV = 1;
    } else {
        res[x] = -Rs1.W[x];
    }
}
Rd.W[x] = res[x];
for RV64: x=1..0
```

**Parameters**

**a** – [in] unsigned long type of value stored in a

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SMAX32 (unsigned long a, unsigned long b)**

SMAX32 (SIMD 32-bit Signed Maximum)

**Type:** SIMD (RV64 Only)

**Syntax:**

SMAX32 Rd, Rs1, Rs2

**Purpose :**

Do 32-bit signed integer elements finding maximum operations simultaneously.

**Description :**

This instruction compares the 32-bit signed integer elements in Rs1 with the 32-bit signed integer elements in Rs2 and selects the numbers that is greater than the other one. The selected results are written to Rd.



**Operations:**

```
Rd.W[x] = (Rs1.W[x] > Rs2.W[x])? Rs1.W[x] : Rs2.W[x];
for RV64: x=1...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SMIN32 (unsigned long a, unsigned long b)**

SMIN32 (SIMD 32-bit Signed Minimum)

**Type:** SIMD (RV64 Only)

**Syntax:**

```
SMIN32 Rd, Rs1, Rs2
```

**Purpose :**

Do 32-bit signed integer elements finding minimum operations simultaneously.

**Description :**

This instruction compares the 32-bit signed integer elements in Rs1 with the 32-bit signed integer elements in Rs2 and selects the numbers that is less than the other one. The selected results are written to Rd.

**Operations:**

```
Rd.W[x] = (Rs1.W[x] < Rs2.W[x])? Rs1.W[x] : Rs2.W[x];
for RV64: x=1...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UMAX32 (unsigned long a, unsigned long b)**

UMAX32 (SIMD 32-bit Unsigned Maximum)

**Type:** SIMD (RV64 Only)

**Syntax:**

```
UMAX32 Rd, Rs1, Rs2
```

**Purpose :**

Do 32-bit unsigned integer elements finding maximum operations simultaneously.

**Description :**

This instruction compares the 32-bit unsigned integer elements in Rs1 with the 32-bit unsigned integer elements in Rs2 and selects the numbers that is greater than the other one. The selected results are written to Rd.

**Operations:**

```
Rd.W[x] = (Rs1.W[x] u> Rs2.W[x])? Rs1.W[x] : Rs2.W[x];  
for RV64: x=1...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**`__STATIC_FORCEINLINE unsigned long __RV_UMIN32 (unsigned long a, unsigned long b)`**

UMIN32 (SIMD 32-bit Unsigned Minimum)

**Type:** SIMD (RV64 Only)

**Syntax:**

```
UMIN32 Rd, Rs1, Rs2
```

**Purpose :**

Do 32-bit unsigned integer elements finding minimum operations simultaneously.

**Description :**

This instruction compares the 32-bit unsigned integer elements in Rs1 with the 32-bit unsigned integer elements in Rs2 and selects the numbers that is less than the other one. The selected results are written to Rd.

**Operations:**

```
Rd.W[x] = (Rs1.W[x] <u Rs2.W[x])? Rs1.W[x] : Rs2.W[x];  
for RV64: x=1...0
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**(RV64 Only) SIMD Q15 Saturating Multiply Instructions**

```
__STATIC_FORCEINLINE unsigned long __RV_KDMBB16 (unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE unsigned long __RV_KDMBT16 (unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE unsigned long __RV_KDMTT16 (unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE unsigned long __RV_KDMABB16 (unsigned long t, unsigned long a,  
unsigned long b)
```

```
__STATIC_FORCEINLINE unsigned long __RV_KDMABT16 (unsigned long t, unsigned long a,  
unsigned long b)
```

```
__STATIC_FORCEINLINE unsigned long __RV_KDMATT16 (unsigned long t, unsigned long a,  
unsigned long b)
```

```
__STATIC_FORCEINLINE unsigned long __RV_KHMBB16 (unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE unsigned long __RV_KHMBT16 (unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE unsigned long __RV_KHMTT16 (unsigned long a, unsigned long b)
```

**group (RV64 Only) SIMD Q15 Saturating Multiply Instructions**

(RV64 Only) SIMD Q15 Saturating Multiply Instructions

there are 9 (RV64 Only) SIMD Q15 saturating Multiply Instructions

**Functions**

```
__STATIC_FORCEINLINE unsigned long __RV_KDMBB16 (unsigned long a, unsigned long b)
```

KDMBB16 (SIMD Signed Saturating Double Multiply B16 x B16)

**Type:** SIMD (RV64 only)

**Syntax:**

```
KDMxy16 Rd, Rs1, Rs2 (xy = BB, BT, TT)
```

**Purpose :**

Multiply the signed Q15 integer contents of two 16-bit data in the corresponding portion of the 32-bit chunks in registers and then double and saturate the Q31 results into the 32-bit chunks in the destination register. If saturation happens, an overflow flag OV will be set.

**Description :**

Multiply the top or bottom 16-bit Q15 content of the 32-bit portions in Rs1 with the top or bottom 16-bit Q15 content of the 32-bit portions in Rs2. The Q30 results are then doubled and saturated into Q31 values.

The Q31 values are then written into the 32-bit chunks in Rd. When both the two Q15 inputs are 0x8000, saturation will happen. The result will be saturated to 0x7FFFFFFF and the overflow flag OV will be set.

#### Operations:

```
// KDMBB16: (x,y,z)=(0,0,0),(2,2,1)
// KDMBT16: (x,y,z)=(0,1,0),(2,3,1)
// KDMTT16: (x,y,z)=(1,1,0),(3,3,1)
aop[z] = Rs1.H[x]; bop[z] = Rs2.H[y];
If (0x8000 != aop[z] | 0x8000 != bop[z]) {
    Mresult[z] = aop[z] * bop[z];
    resQ31[z] = Mresult[z] << 1;
} else {
    resQ31[z] = 0x7FFFFFFF;
    OV = 1;
}
Rd.W[z] = resQ31[z];
```

#### Parameters

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

#### Returns

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KDMBT16 (unsigned long a, unsigned long b)**

KDMBT16 (SIMD Signed Saturating Double Multiply B16 x T16)

**Type:** SIMD (RV64 only)

#### Syntax:

KDMxy16 Rd, Rs1, Rs2 (xy = BB, BT, TT)

#### Purpose :

Multiply the signed Q15 integer contents of two 16-bit data in the corresponding portion of the 32-bit chunks in registers and then double and saturate the Q31 results into the 32-bit chunks in the destination register. If saturation happens, an overflow flag OV will be set.

#### Description :

Multiply the top or bottom 16-bit Q15 content of the 32-bit portions in Rs1 with the top or bottom 16-bit Q15 content of the 32-bit portions in Rs2. The Q30 results are then doubled and saturated into Q31 values. The Q31 values are then written into the 32-bit chunks in Rd. When both the two Q15 inputs are 0x8000, saturation will happen. The result will be saturated to 0x7FFFFFFF and the overflow flag OV will be set.

#### Operations:

```
// KDMBB16: (x,y,z)=(0,0,0),(2,2,1)
// KDMBT16: (x,y,z)=(0,1,0),(2,3,1)
// KDMTT16: (x,y,z)=(1,1,0),(3,3,1)
aop[z] = Rs1.H[x]; bop[z] = Rs2.H[y];
If (0x8000 != aop[z] | 0x8000 != bop[z]) {
    Mresult[z] = aop[z] * bop[z];
    resQ31[z] = Mresult[z] << 1;
}
```

(continues on next page)

(continued from previous page)

```

} else {
    resQ31[z] = 0x7FFFFFFF;
    OV = 1;
}
Rd.W[z] = resQ31[z];

```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KDMTT16 (unsigned long a, unsigned long b)**

KDMTT16 (SIMD Signed Saturating Double Multiply T16 x T16)

**Type:** SIMD (RV64 only)

**Syntax:**

KDMxy16 Rd, Rs1, Rs2 (xy = BB, BT, TT)

**Purpose :**

Multiply the signed Q15 integer contents of two 16-bit data in the corresponding portion of the 32-bit chunks in registers and then double and saturate the Q31 results into the 32-bit chunks in the destination register. If saturation happens, an overflow flag OV will be set.

**Description :**

Multiply the top or bottom 16-bit Q15 content of the 32-bit portions in Rs1 with the top or bottom 16-bit Q15 content of the 32-bit portions in Rs2. The Q30 results are then doubled and saturated into Q31 values. The Q31 values are then written into the 32-bit chunks in Rd. When both the two Q15 inputs are 0x8000, saturation will happen. The result will be saturated to 0x7FFFFFFF and the overflow flag OV will be set.

**Operations:**

```

// KDMBB16: (x,y,z)=(0,0,0),(2,2,1)
// KDMBT16: (x,y,z)=(0,1,0),(2,3,1)
// KDMTT16: (x,y,z)=(1,1,0),(3,3,1)
aop[z] = Rs1.H[x]; bop[z] = Rs2.H[y];
If (0x8000 != aop[z] | 0x8000 != bop[z]) {
    Mresult[z] = aop[z] * bop[z];
    resQ31[z] = Mresult[z] << 1;
} else {
    resQ31[z] = 0x7FFFFFFF;
    OV = 1;
}
Rd.W[z] = resQ31[z];

```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

`__STATIC_FORCEINLINE unsigned long __RV_KDMABB16 (unsigned long t, unsigned long a, unsigned long b)`

KDMABB16 (SIMD Signed Saturating Double Multiply Addition B16 x B16)

**Type:** SIMD (RV64 only)

**Syntax:**

KDMAxy16 Rd, Rs1, Rs2 (xy = BB, BT, TT)

**Purpose :**

Multiply the signed Q15 integer contents of two 16-bit data in the corresponding portion of the 32-bit chunks in registers and then double and saturate the Q31 results, add the results with the values of the corresponding 32-bit chunks from the destination register and write the saturated addition results back into the corresponding 32-bit chunks of the destination register. If saturation happens, an overflow flag OV will be set.

**Description :**

Multiply the top or bottom 16-bit Q15 content of the 32-bit portions in Rs1 with the top or bottom 16-bit Q15 content of the corresponding 32-bit portions in Rs2. The Q30 results are then doubled and saturated into Q31 values. The Q31 values are then added with the content of the corresponding 32-bit portions of Rd. If the addition results are beyond the Q31 number range ( $-2^{31} \leq Q31 \leq 2^{31}-1$ ), they are saturated to the range and the OV flag is set to 1. The results after saturation are written back to Rd. When both the two Q15 inputs are 0x8000, saturation will happen and the overflow flag OV will be set.

**Operations:**

```
// KDMABB16: (x,y,z)=(0,0,0), (2,2,1)
// KDMABT16: (x,y,z)=(0,1,0), (2,3,1)
// KDMATT16: (x,y,z)=(1,1,0), (3,3,1)
aop[z] = Rs1.H[x]; bop[z] = Rs2.H[y];
If (0x8000 != aop[z] | 0x8000 != bop[z]) {
    Mresult[z] = aop[z] * bop[z];
    resQ31[z] = Mresult[z] << 1;
} else {
    resQ31[z] = 0x7FFFFFFF;
    OV = 1;
}
resadd[z] = Rd.W[z] + resQ31[z];
if (resadd[z] > (2^31)-1) {
    resadd[z] = (2^31)-1;
    OV = 1;
} else if (resadd[z] < -2^31) {
    resadd[z] = -2^31;
    OV = 1;
}
Rd.W[z] = resadd[z];
```

**Parameters**

- **t** – [in] unsigned long type of value stored in t

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KDMABT16 (unsigned long t, unsigned long a, unsigned long b)**

KDMABT16 (SIMD Signed Saturating Double Multiply Addition B16 x T16)

**Type:** SIMD (RV64 only)

**Syntax:**

KDMAxy16 Rd, Rs1, Rs2 (xy = BB, BT, TT)

**Purpose :**

Multiply the signed Q15 integer contents of two 16-bit data in the corresponding portion of the 32-bit chunks in registers and then double and saturate the Q31 results, add the results with the values of the corresponding 32-bit chunks from the destination register and write the saturated addition results back into the corresponding 32-bit chunks of the destination register. If saturation happens, an overflow flag OV will be set.

**Description :**

Multiply the top or bottom 16-bit Q15 content of the 32-bit portions in Rs1 with the top or bottom 16-bit Q15 content of the corresponding 32-bit portions in Rs2. The Q30 results are then doubled and saturated into Q31 values. The Q31 values are then added with the content of the corresponding 32-bit portions of Rd. If the addition results are beyond the Q31 number range ( $-2^{31} \leq Q31 \leq 2^{31}-1$ ), they are saturated to the range and the OV flag is set to 1. The results after saturation are written back to Rd. When both the two Q15 inputs are 0x8000, saturation will happen and the overflow flag OV will be set.

**Operations:**

```
// KDMABB16: (x,y,z)=(0,0,0),(2,2,1)
// KDMABT16: (x,y,z)=(0,1,0),(2,3,1)
// KDMATT16: (x,y,z)=(1,1,0),(3,3,1)
aop[z] = Rs1.H[x]; bop[z] = Rs2.H[y];
If (0x8000 != aop[z] | 0x8000 != bop[z]) {
    Mresult[z] = aop[z] * bop[z];
    resQ31[z] = Mresult[z] << 1;
} else {
    resQ31[z] = 0x7FFFFFFF;
    OV = 1;
}
resadd[z] = Rd.W[z] + resQ31[z];
if (resadd[z] > (2^31)-1) {
    resadd[z] = (2^31)-1;
    OV = 1;
} else if (resadd[z] < -2^31) {
    resadd[z] = -2^31;
    OV = 1;
}
Rd.W[z] = resadd[z];
```

**Parameters**

- **t** – [in] unsigned long type of value stored in t
- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KDMATT16 (unsigned long t, unsigned long a, unsigned long b)**

KDMATT16 (SIMD Signed Saturating Double Multiply Addition T16 x T16)

**Type:** SIMD (RV64 only)

**Syntax:**

KDMAxy16 Rd, Rs1, Rs2 (xy = BB, BT, TT)

**Purpose :**

Multiply the signed Q15 integer contents of two 16-bit data in the corresponding portion of the 32-bit chunks in registers and then double and saturate the Q31 results, add the results with the values of the corresponding 32-bit chunks from the destination register and write the saturated addition results back into the corresponding 32-bit chunks of the destination register. If saturation happens, an overflow flag OV will be set.

**Description :**

Multiply the top or bottom 16-bit Q15 content of the 32-bit portions in Rs1 with the top or bottom 16-bit Q15 content of the corresponding 32-bit portions in Rs2. The Q30 results are then doubled and saturated into Q31 values. The Q31 values are then added with the content of the corresponding 32-bit portions of Rd. If the addition results are beyond the Q31 number range ( $-2^{31} \leq Q31 \leq 2^{31}-1$ ), they are saturated to the range and the OV flag is set to 1. The results after saturation are written back to Rd. When both the two Q15 inputs are 0x8000, saturation will happen and the overflow flag OV will be set.

**Operations:**

```
// KDMABB16: (x,y,z)=(0,0,0),(2,2,1)
// KDMABT16: (x,y,z)=(0,1,0),(2,3,1)
// KDMATT16: (x,y,z)=(1,1,0),(3,3,1)
aop[z] = Rs1.H[x]; bop[z] = Rs2.H[y];
If (0x8000 != aop[z] | 0x8000 != bop[z]) {
    Mresult[z] = aop[z] * bop[z];
    resQ31[z] = Mresult[z] << 1;
} else {
    resQ31[z] = 0x7FFFFFFF;
    OV = 1;
}
resadd[z] = Rd.W[z] + resQ31[z];
if (resadd[z] > (2^31)-1) {
    resadd[z] = (2^31)-1;
    OV = 1;
} else if (resadd[z] < -2^31) {
    resadd[z] = -2^31;
    OV = 1;
}
Rd.W[z] = resadd[z];
```



**Parameters**

- **t** – [in] unsigned long type of value stored in t
- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KHMBB16 (unsigned long a, unsigned long b)**

KHMBB16 (SIMD Signed Saturating Half Multiply B16 x B16)

**Type:** SIMD (RV64 Only)

**Syntax:**

KHMxy16 Rd, Rs1, Rs2 (xy = BB, BT, TT)

**Purpose :**

Multiply the signed Q15 integer contents of two 16-bit data in the corresponding portion of the 32-bit chunks in registers and then right-shift 15 bits to turn the Q30 results into Q15 numbers again and saturate the Q15 results into the destination register. If saturation happens, an overflow flag OV will be set.

**Description :**

Multiply the top or bottom 16-bit Q15 content of the 32-bit portions in Rs1 with the top or bottom 16-bit Q15 content of the 32-bit portion in Rs2. The Q30 results are then right-shifted 15- bits and saturated into Q15 values. The 32-bit Q15 values are then written into the 32-bit chunks in Rd. When both the two Q15 inputs are 0x8000, saturation will happen. The result will be saturated to 0x7FFF and the overflow flag OV will be set.

**Operations:**

```
// KHMBB16: (x,y,z)=(0,0,0),(2,2,1)
// KHMBT16: (x,y,z)=(0,1,0),(2,3,1)
// KHMTT16: (x,y,z)=(1,1,0),(3,3,1)
aop = Rs1.H[x]; bop = Rs2.H[y];
If (0x8000 != aop | 0x8000 != bop) {
    Mresult[31:0] = aop * bop;
    res[15:0] = Mresult[30:15];
} else {
    res[15:0] = 0x7FFF;
    OV = 1;
}
Rd.W[z] = SE32(res[15:0]);
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

```
__STATIC_FORCEINLINE unsigned long __RV_KHMBT16 (unsigned long a, unsigned long b)
```

KHMBT16 (SIMD Signed Saturating Half Multiply B16 x T16)

**Type:** SIMD (RV64 Only)

**Syntax:**

```
KHMxy16 Rd, Rs1, Rs2 (xy = BB, BT, TT)
```

**Purpose :**

Multiply the signed Q15 integer contents of two 16-bit data in the corresponding portion of the 32-bit chunks in registers and then right-shift 15 bits to turn the Q30 results into Q15 numbers again and saturate the Q15 results into the destination register. If saturation happens, an overflow flag OV will be set.

**Description :**

Multiply the top or bottom 16-bit Q15 content of the 32-bit portions in Rs1 with the top or bottom 16-bit Q15 content of the 32-bit portion in Rs2. The Q30 results are then right-shifted 15- bits and saturated into Q15 values. The 32-bit Q15 values are then written into the 32-bit chunks in Rd. When both the two Q15 inputs are 0x8000, saturation will happen. The result will be saturated to 0x7FFF and the overflow flag OV will be set.

**Operations:**

```
// KHMBB16: (x,y,z)=(0,0,0),(2,2,1)
// KHMBT16: (x,y,z)=(0,1,0),(2,3,1)
// KHMTT16: (x,y,z)=(1,1,0),(3,3,1)
aop = Rs1.H[x]; bop = Rs2.H[y];
If (0x8000 != aop | 0x8000 != bop) {
    Mresult[31:0] = aop * bop;
    res[15:0] = Mresult[30:15];
} else {
    res[15:0] = 0x7FFF;
    OV = 1;
}
Rd.W[z] = SE32(res[15:0]);
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

```
__STATIC_FORCEINLINE unsigned long __RV_KHMTT16 (unsigned long a, unsigned long b)
```

KHMTT16 (SIMD Signed Saturating Half Multiply T16 x T16)

**Type:** SIMD (RV64 Only)

**Syntax:**

```
KHMxy16 Rd, Rs1, Rs2 (xy = BB, BT, TT)
```

**Purpose :**

Multiply the signed Q15 integer contents of two 16-bit data in the corresponding portion of the 32-bit chunks in registers and then right-shift 15 bits to turn the Q30 results into Q15 numbers again and saturate the Q15 results into the destination register. If saturation happens, an overflow flag OV will be set.

#### Description :

Multiply the top or bottom 16-bit Q15 content of the 32-bit portions in Rs1 with the top or bottom 16-bit Q15 content of the 32-bit portion in Rs2. The Q30 results are then right-shifted 15- bits and saturated into Q15 values. The 32-bit Q15 values are then written into the 32-bit chunks in Rd. When both the two Q15 inputs are 0x8000, saturation will happen. The result will be saturated to 0x7FFF and the overflow flag OV will be set.

#### Operations:

```
// KHMBB16: (x,y,z)=(0,0,0),(2,2,1)
// KHMBT16: (x,y,z)=(0,1,0),(2,3,1)
// KHMTT16: (x,y,z)=(1,1,0),(3,3,1)
aop = Rs1.H[x]; bop = Rs2.H[y];
If (0x8000 != aop | 0x8000 != bop) {
    Mresult[31:0] = aop * bop;
    res[15:0] = Mresult[30:15];
} else {
    res[15:0] = 0x7FFF;
    OV = 1;
}
Rd.W[z] = SE32(res[15:0]);
```

#### Parameters

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

#### Returns

value stored in unsigned long type

### (RV64 Only) 32-bit Multiply Instructions

```
__STATIC_FORCEINLINE long __RV_SMBB32 (unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE long __RV_SMBT32 (unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE long __RV_SMTT32 (unsigned long a, unsigned long b)
```

#### group (RV64 Only) 32-bit Multiply Instructions

(RV64 Only) 32-bit Multiply Instructions

there is 3 RV64 Only) 32-bit Multiply Instructions

## Functions

**\_\_STATIC\_FORCEINLINE long \_\_RV\_SMBB32 (unsigned long a, unsigned long b)**

SMBB32 (Signed Multiply Bottom Word & Bottom Word)

**Type:** DSP (RV64 Only)

**Syntax:**

```
SMBB32 Rd, Rs1, Rs2
SMBT32 Rd, Rs1, Rs2
SMTT32 Rd, Rs1, Rs2
```

**Purpose :**

Multiply the signed 32-bit element of a register with the signed 32-bit element of another register and write the 64-bit result to a third register.

- SMBB32: bottom\*bottom
- SMBT32: bottom\*top
- SMTT32: top\*top

**Description :**

For the SMBB32 instruction, it multiplies the bottom 32-bit element of Rs1 with the bottom 32-bit element of Rs2. It is actually an alias of MULSR64 instruction. For the SMBT32 instruction, it multiplies the bottom 32-bit element of Rs1 with the top 32-bit element of Rs2. For the SMTT32 instruction, it multiplies the top 32-bit element of Rs1 with the top 32-bit element of Rs2. The 64-bit multiplication result is written to Rd. The 32-bit contents of Rs1 and Rs2 are treated as signed integers.

**Operations:**

```
res = Rs1.W[0] * Rs2.W[0]; // SMBB32
res = Rs1.W[0] * Rs2.W[1]; // SMBT32
res = Rs1.W[1] * Rs2.W[1]; // SMTT32
Rd = res;
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in long type

**\_\_STATIC\_FORCEINLINE long \_\_RV\_SMBT32 (unsigned long a, unsigned long b)**

SMBT32 (Signed Multiply Bottom Word & Top Word)

**Type:** DSP (RV64 Only)

**Syntax:**

```
SMBB32 Rd, Rs1, Rs2
SMBT32 Rd, Rs1, Rs2
SMTT32 Rd, Rs1, Rs2
```

**Purpose :**

Multiply the signed 32-bit element of a register with the signed 32-bit element of another register and write the 64-bit result to a third register.

- SMBB32: bottom\*bottom
- SMBT32: bottom\*top
- SMTT32: top\*top

**Description :**

For the SMBB32 instruction, it multiplies the bottom 32-bit element of Rs1 with the bottom 32-bit element of Rs2. It is actually an alias of MULSR64 instruction. For the SMBT32 instruction, it multiplies the bottom 32-bit element of Rs1 with the top 32-bit element of Rs2. For the SMTT32 instruction, it multiplies the top 32-bit element of Rs1 with the top 32-bit element of Rs2. The 64-bit multiplication result is written to Rd. The 32-bit contents of Rs1 and Rs2 are treated as signed integers.

**Operations:**

```
res = Rs1.W[0] * Rs2.W[0]; // SMBB32
res = Rs1.W[0] * Rs2.W[1]; // SMBT32
res = Rs1.W[1] * Rs2.W[1]; // SMTT32
Rd = res;
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in long type

```
__STATIC_FORCEINLINE long __RV_SMTT32 (unsigned long a, unsigned long b)
```

SMTT32 (Signed Multiply Top Word & Top Word)

**Type:** DSP (RV64 Only)

**Syntax:**

```
SMBB32 Rd, Rs1, Rs2
SMBT32 Rd, Rs1, Rs2
SMTT32 Rd, Rs1, Rs2
```

**Purpose :**

Multiply the signed 32-bit element of a register with the signed 32-bit element of another register and write the 64-bit result to a third register.

- SMBB32: bottom\*bottom
- SMBT32: bottom\*top
- SMTT32: top\*top

**Description :**

For the SMBB32 instruction, it multiplies the bottom 32-bit element of Rs1 with the bottom 32-bit element of Rs2. It is actually an alias of MULSR64 instruction. For the SMBT32 instruction, it multiplies the bottom 32-bit element of Rs1 with the top 32-bit element of Rs2. For the SMTT32 instruction, it multiplies the top

32-bit element of Rs1 with the top 32-bit element of Rs2. The 64-bit multiplication result is written to Rd. The 32-bit contents of Rs1 and Rs2 are treated as signed integers.

#### Operations:

```
res = Rs1.W[0] * Rs2.W[0]; // SMBB32 res = Rs1.W[0] * Rs2.w[1]; // SMBT32 res =
Rs1.W[1] * Rs2.W[1];
// SMTT32 Rd = res;
```

#### Parameters

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

#### Returns

value stored in long type

### (RV64 Only) 32-bit Multiply & Add Instructions

```
__STATIC_FORCEINLINE long __RV_KMABB32 (long t, unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE long __RV_KMABT32 (long t, unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE long __RV_KMATT32 (long t, unsigned long a, unsigned long b)
```

#### group (RV64 Only) 32-bit Multiply & Add Instructions

(RV64 Only) 32-bit Multiply & Add Instructions

there are 3 (RV64 Only) 32-bit Multiply & Add Instructions

#### Functions

```
__STATIC_FORCEINLINE long __RV_KMABB32 (long t, unsigned long a, unsigned long b)
```

KMABB32 (Saturating Signed Multiply Bottom Words & Add)

**Type:** DSP (RV64 Only)

**Syntax:**

```
KMABB32 Rd, Rs1, Rs2
KMABT32 Rd, Rs1, Rs2
KMATT32 Rd, Rs1, Rs2
```

#### Purpose :

Multiply the signed 32-bit element in a register with the 32-bit element in another register and add the result to the content of 64-bit data in the third register. The addition result may be saturated and is written to the third register.

- KMABB32:  $rd + bottom * bottom$
- KMABT32:  $rd + bottom * top$

- KMATT32:  $rd + top * top$

#### Description :

For the KMABB32 instruction, it multiplies the bottom 32-bit element in Rs1 with the bottom 32-bit element in Rs2. For the KMABT32 instruction, it multiplies the bottom 32-bit element in Rs1 with the top 32-bit element in Rs2. For the KMATT32 instruction, it multiplies the top 32-bit element in Rs1 with the top 32-bit element in Rs2. The multiplication result is added to the content of 64-bit data in Rd. If the addition result is beyond the Q63 number range ( $-2^{63} \leq Q63 \leq 2^{63}-1$ ), it is saturated to the range and the OV bit is set to 1. The result after saturation is written to Rd. The 32-bit contents of Rs1 and Rs2 are treated as signed integers.

#### Operations:

```
res = Rd + (Rs1.W[0] * Rs2.W[0]); // KMABB32
res = Rd + (Rs1.W[0] * Rs2.W[1]); // KMABT32
res = Rd + (Rs1.W[1] * Rs2.W[1]); // KMATT32
if (res > (2^63)-1) {
    res = (2^63)-1;
    OV = 1;
} else if (res < -2^63) {
    res = -2^63;
    OV = 1;
}
Rd = res;
*Exceptions: * None
```

#### Parameters

- **t** – [in] long type of value stored in t
- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

#### Returns

value stored in long type

**\_\_STATIC\_FORCEINLINE long \_\_RV\_KMABT32 (long t, unsigned long a, unsigned long b)**

KMABT32 (Saturating Signed Multiply Bottom & Top Words & Add)

**Type:** DSP (RV64 Only)

#### Syntax:

```
KMABB32 Rd, Rs1, Rs2
KMABT32 Rd, Rs1, Rs2
KMATT32 Rd, Rs1, Rs2
```

#### Purpose :

Multiply the signed 32-bit element in a register with the 32-bit element in another register and add the result to the content of 64-bit data in the third register. The addition result may be saturated and is written to the third register.

- KMABB32:  $rd + bottom * bottom$
- KMABT32:  $rd + bottom * top$
- KMATT32:  $rd + top * top$

**Description :**

For the KMABB32 instruction, it multiplies the bottom 32-bit element in Rs1 with the bottom 32-bit element in Rs2. For the KMABT32 instruction, it multiplies the bottom 32-bit element in Rs1 with the top 32-bit element in Rs2. For the KMATT32 instruction, it multiplies the top 32-bit element in Rs1 with the top 32-bit element in Rs2. The multiplication result is added to the content of 64-bit data in Rd. If the addition result is beyond the Q63 number range ( $-2^{63} \leq Q63 \leq 2^{63}-1$ ), it is saturated to the range and the OV bit is set to 1. The result after saturation is written to Rd. The 32-bit contents of Rs1 and Rs2 are treated as signed integers.

**Operations:**

```
res = Rd + (Rs1.W[0] * Rs2.W[0]); // KMABB32
res = Rd + (Rs1.W[0] * Rs2.W[1]); // KMABT32
res = Rd + (Rs1.W[1] * Rs2.W[1]); // KMATT32
if (res > (2^63)-1) {
    res = (2^63)-1;
    OV = 1;
} else if (res < -2^63) {
    res = -2^63;
    OV = 1;
}
Rd = res;
*Exceptions: * None
```

**Parameters**

- **t** – [in] long type of value stored in t
- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in long type

```
__STATIC_FORCEINLINE long __RV_KMATT32 (long t, unsigned long a, unsigned long b)
```

KMATT32 (Saturating Signed Multiply Top Words & Add)

**Type:** DSP (RV64 Only)

**Syntax:**

```
KMABB32 Rd, Rs1, Rs2
KMABT32 Rd, Rs1, Rs2
KMATT32 Rd, Rs1, Rs2
```

**Purpose :**

Multiply the signed 32-bit element in a register with the 32-bit element in another register and add the result to the content of 64-bit data in the third register. The addition result may be saturated and is written to the third register.

- KMABB32:  $rd + bottom * bottom$
- KMABT32:  $rd + bottom * top$
- KMATT32:  $rd + top * top$



**Description :**

For the KMABB32 instruction, it multiplies the bottom 32-bit element in Rs1 with the bottom 32-bit element in Rs2. For the KMABT32 instruction, it multiplies the bottom 32-bit element in Rs1 with the top 32-bit element in Rs2. For the KMATT32 instruction, it multiplies the top 32-bit element in Rs1 with the top 32-bit element in Rs2. The multiplication result is added to the content of 64-bit data in Rd. If the addition result is beyond the Q63 number range ( $-2^{63} \leq Q63 \leq 2^{63}-1$ ), it is saturated to the range and the OV bit is set to 1. The result after saturation is written to Rd. The 32-bit contents of Rs1 and Rs2 are treated as signed integers.

**Operations:**

```
res = Rd + (Rs1.W[0] * Rs2.W[0]); // KMABB32
res = Rd + (Rs1.W[0] * Rs2.W[1]); // KMABT32
res = Rd + (Rs1.W[1] * Rs2.W[1]); // KMATT32
if (res > (2^63)-1) {
    res = (2^63)-1;
    OV = 1;
} else if (res < -2^63) {
    res = -2^63;
    OV = 1;
}
Rd = res;
*Exceptions:* None
```

**Parameters**

- **t** – [in] long type of value stored in t
- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in long type

**(RV64 Only) 32-bit Parallel Multiply & Add Instructions**

```
__STATIC_FORCEINLINE long __RV_KMADA32 (long t, unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE long __RV_KMAXDA32 (long t, unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE long __RV_KMDA32 (unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE long __RV_KMXDA32 (unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE long __RV_KMADS32 (long t, unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE long __RV_KMADRS32 (long t, unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE long __RV_KMAXDS32 (long t, unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE long __RV_KMSDA32 (long t, unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE long __RV_KMSXDA32 (long t, unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE long __RV_SMDS32 (unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE long __RV_SMDRS32 (unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE long __RV_SMXDS32 (unsigned long a, unsigned long b)
```

#### *group* (RV64 Only) 32-bit Parallel Multiply & Add Instructions

(RV64 Only) 32-bit Parallel Multiply & Add Instructions

there are 12 (RV64 Only) 32-bit Parallel Multiply & Add Instructions

### Functions

```
__STATIC_FORCEINLINE long __RV_KMADA32 (long t, unsigned long a, unsigned long b)
```

KMADA32 (Saturating Signed Multiply Two Words and Two Adds)

**Type:** DSP (RV64 Only)

**Syntax:**

```
KMADA32 Rd, Rs1, Rs2
KMAXDA32 Rd, Rs1, Rs2
```

#### **Purpose :**

Do two signed 32-bit multiplications from 32-bit data in two registers; and then adds the two 64-bit results and 64-bit data in a third register together. The addition result may be saturated.

- KMADA32:  $rd + top * top + bottom * bottom$
- KMAXDA32:  $rd + top * bottom + bottom * top$

#### **Description :**

For the KMADA32 instruction, it multiplies the bottom 32-bit element in Rs1 with the bottom 32-bit element in Rs2 and then adds the result to the result of multiplying the top 32-bit element in Rs1 with the top 32-bit element in Rs2. It is actually an alias of the KMAR64 instruction. For the KMAXDA32 instruction, it multiplies the top 32-bit element in Rs1 with the bottom 32-bit element in Rs2 and then adds the result to the result of multiplying the bottom 32-bit element in Rs1 with the top 32-bit element in Rs2. The result is added to the content of 64-bit data in Rd. If the addition result is beyond the Q63 number range ( $-2^{63} \leq Q63 \leq 2^{63}-1$ ), it is saturated to the range and the OV bit is set to 1. The 64-bit result is written to Rd. The 32-bit contents of Rs1 and Rs2 are treated as signed integers.

#### **Operations:**

```
res = Rd + (Rs1.W[1] * Rs2.w[1]) + (Rs1.W[0] * Rs2.W[0]); // KMADA32
res = Rd + (Rs1.W[1] * Rs2.W[0]) + (Rs1.W[0] * Rs2.W[1]); // KMAXDA32
if (res > (2^63)-1) {
    res = (2^63)-1;
```

(continues on next page)

(continued from previous page)

```

    OV = 1;
} else if (res < -2^63) {
    res = -2^63;
    OV = 1;
}
Rd = res;

```

**Parameters**

- **t** – [in] long type of value stored in t
- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in long type

**\_\_STATIC\_FORCEINLINE long \_\_RV\_KMAXDA32 (long t, unsigned long a, unsigned long b)**

KMAXDA32 (Saturating Signed Crossed Multiply Two Words and Two Adds)

**Type:** DSP (RV64 Only)

**Syntax:**

```

KMADA32 Rd, Rs1, Rs2
KMAXDA32 Rd, Rs1, Rs2

```

**Purpose :**

Do two signed 32-bit multiplications from 32-bit data in two registers; and then adds the two 64-bit results and 64-bit data in a third register together. The addition result may be saturated.

- KMADA32:  $rd + top * top + bottom * bottom$
- KMAXDA32:  $rd + top * bottom + bottom * top$

**Description :**

For the KMADA32 instruction, it multiplies the bottom 32-bit element in Rs1 with the bottom 32-bit element in Rs2 and then adds the result to the result of multiplying the top 32-bit element in Rs1 with the top 32-bit element in Rs2. It is actually an alias of the KMAR64 instruction. For the KMAXDA32 instruction, it multiplies the top 32-bit element in Rs1 with the bottom 32-bit element in Rs2 and then adds the result to the result of multiplying the bottom 32-bit element in Rs1 with the top 32-bit element in Rs2. The result is added to the content of 64-bit data in Rd. If the addition result is beyond the Q63 number range ( $-2^{63} \leq Q63 \leq 2^{63}-1$ ), it is saturated to the range and the OV bit is set to 1. The 64-bit result is written to Rd. The 32-bit contents of Rs1 and Rs2 are treated as signed integers.

**Operations:**

```

res = Rd + (Rs1.W[1] * Rs2.w[1]) + (Rs1.W[0] * Rs2.W[0]); // KMADA32
res = Rd + (Rs1.W[1] * Rs2.W[0]) + (Rs1.W[0] * Rs2.W[1]); // KMAXDA32
if (res > (2^63)-1) {
    res = (2^63)-1;
    OV = 1;
} else if (res < -2^63) {
    res = -2^63;

```

(continues on next page)

(continued from previous page)

```

    OV = 1;
}
Rd = res;

```

**Parameters**

- **t** – [in] long type of value stored in t
- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in long type

**\_\_STATIC\_FORCEINLINE long \_\_RV\_KMDA32 (unsigned long a, unsigned long b)**

KMDA32 (Signed Multiply Two Words and Add)

**Type:** DSP (RV64 Only)

**Syntax:**

```

KMDA32 Rd, Rs1, Rs2
KMXDA32 Rd, Rs1, Rs2

```

**Purpose :**

Do two signed 32-bit multiplications from the 32-bit element of two registers; and then adds the two 64-bit results together. The addition result may be saturated.

- KMDA32: top\*top + bottom\*bottom
- KMXDA32: top\*bottom + bottom\*top

**Description :**

For the KMDA32 instruction, it multiplies the bottom 32-bit element of Rs1 with the bottom 32-bit element of Rs2 and then adds the result to the result of multiplying the top 32-bit element of Rs1 with the top 32-bit element of Rs2. For the KMXDA32 instruction, it multiplies the bottom 32-bit element of Rs1 with the top 32-bit element of Rs2 and then adds the result to the result of multiplying the top 32-bit element of Rs1 with the bottom 32-bit element of Rs2. The addition result is checked for saturation. If saturation happens, the result is saturated to  $2^{63}-1$ . The final result is written to Rd. The 32-bit contents are treated as signed integers.

**Operations:**

```

if ((Rs1 != 0x8000000008000000) or (Rs2 != 0x8000000008000000)) {
    Rd = (Rs1.W[1] * Rs2.W[1]) + (Rs1.W[0] * Rs2.W[0]); // KMDA32
    Rd = (Rs1.W[1] * Rs2.W[0]) + (Rs1.W[0] * Rs2.W[1]); // KMXDA32
} else {
    Rd = 0x7fffffffffffffff;
    OV = 1;
}

```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in long type

**\_\_STATIC\_FORCEINLINE long \_\_RV\_KMXDA32 (unsigned long a, unsigned long b)**

KMXDA32 (Signed Crossed Multiply Two Words and Add)

**Type:** DSP (RV64 Only)**Syntax:**

```
KMDA32 Rd, Rs1, Rs2
KMXDA32 Rd, Rs1, Rs2
```

**Purpose :**

Do two signed 32-bit multiplications from the 32-bit element of two registers; and then adds the two 64-bit results together. The addition result may be saturated.

- KMDA32: top\*top + bottom\*bottom
- KMXDA32: top\*bottom + bottom\*top

**Description :**

For the KMDA32 instruction, it multiplies the bottom 32-bit element of Rs1 with the bottom 32-bit element of Rs2 and then adds the result to the result of multiplying the top 32-bit element of Rs1 with the top 32-bit element of Rs2. For the KMXDA32 instruction, it multiplies the bottom 32-bit element of Rs1 with the top 32-bit element of Rs2 and then adds the result to the result of multiplying the top 32-bit element of Rs1 with the bottom 32-bit element of Rs2. The addition result is checked for saturation. If saturation happens, the result is saturated to  $2^{63}-1$ . The final result is written to Rd. The 32-bit contents are treated as signed integers.

**Operations:**

```
if ((Rs1 != 0x8000000008000000) or (Rs2 != 0x8000000008000000)) {
    Rd = (Rs1.W[1] * Rs2.W[1]) + (Rs1.W[0] * Rs2.W[0]); // KMDA32
    Rd = (Rs1.W[1] * Rs2.W[0]) + (Rs1.W[0] * Rs2.W[1]); // KMXDA32
} else {
    Rd = 0x7fffffffffffffff;
    OV = 1;
}
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in long type

**\_\_STATIC\_FORCEINLINE long \_\_RV\_KMADS32 (long t, unsigned long a, unsigned long b)**

KMADS32 (Saturating Signed Multiply Two Words &amp; Subtract &amp; Add)

**Type:** DSP (RV64 Only)**Syntax:**

```

KMADS32 Rd, Rs1, Rs2
KMADRS32 Rd, Rs1, Rs2
KMAXDS32 Rd, Rs1, Rs2

```

**Purpose :**

Do two signed 32-bit multiplications from 32-bit elements in two registers; and then perform a subtraction operation between the two 64-bit results. Then add the subtraction result to 64-bit data in a third register. The addition result may be saturated.

- KMADS32:  $rd + (top * top - bottom * bottom)$
- KMADRS32:  $rd + (bottom * bottom - top * top)$
- KMAXDS32:  $rd + (top * bottom - bottom * top)$

**Description :**

For the KMADS32 instruction, it multiplies the bottom 32-bit element in Rs1 with the bottom 32-bit element in Rs2 and then subtracts the result from the result of multiplying the top 32-bit element in Rs1 with the top 32-bit element in Rs2. For the KMADRS32 instruction, it multiplies the top 32-bit element in Rs1 with the top 32-bit element in Rs2 and then subtracts the result from the result of multiplying the bottom 32-bit element in Rs1 with the bottom 32-bit element in Rs2. For the KMAXDS32 instruction, it multiplies the bottom 32-bit element in Rs1 with the top 32-bit element in Rs2 and then subtracts the result from the result of multiplying the top 32-bit element in Rs1 with the bottom 32-bit element in Rs2. The subtraction result is then added to the content of 64-bit data in Rd. If the addition result is beyond the Q63 number range ( $-2^{63} \leq Q63 \leq 2^{63}-1$ ), it is saturated to the range and the OV bit is set to

- The 64-bit result after saturation is written to Rd. The 32-bit contents of Rs1 and Rs2 are treated as signed integers.

**Operations:**

```

res = Rd + (Rs1.W[1] * Rs2.W[1]) - (Rs1.W[0] * Rs2.W[0]); // KMADS32
res = Rd + (Rs1.W[0] * Rs2.W[0]) - (Rs1.W[1] * Rs2.W[1]); // KMADRS32
res = Rd + (Rs1.W[1] * Rs2.W[0]) - (Rs1.W[0] * Rs2.W[1]); // KMAXDS32
if (res > (2^63)-1) {
    res = (2^63)-1;
    OV = 1;
} else if (res < -2^63) {
    res = -2^63;
    OV = 1;
}
Rd = res;

```

**Parameters**

- **t** – [in] long type of value stored in t
- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in long type

```

__STATIC_FORCEINLINE long __RV_KMADRS32 (long t, unsigned long a, unsigned long b)
KMADRS32 (Saturating Signed Multiply Two Words & Reverse Subtract & Add)

```

**Type:** DSP (RV64 Only)

**Syntax:**

```
KMADS32 Rd, Rs1, Rs2
KMADRS32 Rd, Rs1, Rs2
KMAXDS32 Rd, Rs1, Rs2
```

**Purpose :**

Do two signed 32-bit multiplications from 32-bit elements in two registers; and then perform a subtraction operation between the two 64-bit results. Then add the subtraction result to 64-bit data in a third register. The addition result may be saturated.

- KMADS32:  $rd + (top * top - bottom * bottom)$
- KMADRS32:  $rd + (bottom * bottom - top * top)$
- KMAXDS32:  $rd + (top * bottom - bottom * top)$

**Description :**

For the KMADS32 instruction, it multiplies the bottom 32-bit element in Rs1 with the bottom 32-bit element in Rs2 and then subtracts the result from the result of multiplying the top 32-bit element in Rs1 with the top 32-bit element in Rs2. For the KMADRS32 instruction, it multiplies the top 32-bit element in Rs1 with the top 32-bit element in Rs2 and then subtracts the result from the result of multiplying the bottom 32-bit element in Rs1 with the bottom 32-bit element in Rs2. For the KMAXDS32 instruction, it multiplies the bottom 32-bit element in Rs1 with the top 32-bit element in Rs2 and then subtracts the result from the result of multiplying the top 32-bit element in Rs1 with the bottom 32-bit element in Rs2. The subtraction result is then added to the content of 64-bit data in Rd. If the addition result is beyond the Q63 number range ( $-2^{63} \leq Q63 \leq 2^{63}-1$ ), it is saturated to the range and the OV bit is set to

- a. The 64-bit result after saturation is written to Rd. The 32-bit contents of Rs1 and Rs2 are treated as signed integers.

**Operations:**

```
res = Rd + (Rs1.W[1] * Rs2.W[1]) - (Rs1.W[0] * Rs2.W[0]); // KMADS32
res = Rd + (Rs1.W[0] * Rs2.W[0]) - (Rs1.W[1] * Rs2.W[1]); // KMADRS32
res = Rd + (Rs1.W[1] * Rs2.W[0]) - (Rs1.W[0] * Rs2.W[1]); // KMAXDS32
if (res > (2^63)-1) {
    res = (2^63)-1;
    OV = 1;
} else if (res < -2^63) {
    res = -2^63;
    OV = 1;
}
Rd = res;
```

**Parameters**

- **t** – [in] long type of value stored in t
- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in long type

**\_\_STATIC\_FORCEINLINE long \_\_RV\_KMAXDS32 (long t, unsigned long a, unsigned long b)**

KMAXDS32 (Saturating Signed Crossed Multiply Two Words & Subtract & Add)

**Type:** DSP (RV64 Only)

**Syntax:**

```
KMADS32 Rd, Rs1, Rs2
KMADRS32 Rd, Rs1, Rs2
KMAXDS32 Rd, Rs1, Rs2
```

**Purpose :**

Do two signed 32-bit multiplications from 32-bit elements in two registers; and then perform a subtraction operation between the two 64-bit results. Then add the subtraction result to 64-bit data in a third register. The addition result may be saturated.

- KMADS32:  $rd + (top * top - bottom * bottom)$
- KMADRS32:  $rd + (bottom * bottom - top * top)$
- KMAXDS32:  $rd + (top * bottom - bottom * top)$

**Description :**

For the KMADS32 instruction, it multiplies the bottom 32-bit element in Rs1 with the bottom 32-bit element in Rs2 and then subtracts the result from the result of multiplying the top 32-bit element in Rs1 with the top 32-bit element in Rs2. For the KMADRS32 instruction, it multiplies the top 32-bit element in Rs1 with the top 32-bit element in Rs2 and then subtracts the result from the result of multiplying the bottom 32-bit element in Rs1 with the bottom 32-bit element in Rs2. For the KMAXDS32 instruction, it multiplies the bottom 32-bit element in Rs1 with the top 32-bit element in Rs2 and then subtracts the result from the result of multiplying the top 32-bit element in Rs1 with the bottom 32-bit element in Rs2. The subtraction result is then added to the content of 64-bit data in Rd. If the addition result is beyond the Q63 number range ( $-2^{63} \leq Q63 \leq 2^{63}-1$ ), it is saturated to the range and the OV bit is set to

- The 64-bit result after saturation is written to Rd. The 32-bit contents of Rs1 and Rs2 are treated as signed integers.

**Operations:**

```
res = Rd + (Rs1.W[1] * Rs2.W[1]) - (Rs1.W[0] * Rs2.W[0]); // KMADS32
res = Rd + (Rs1.W[0] * Rs2.W[0]) - (Rs1.W[1] * Rs2.W[1]); // KMADRS32
res = Rd + (Rs1.W[1] * Rs2.W[0]) - (Rs1.W[0] * Rs2.W[1]); // KMAXDS32
if (res > (2^63)-1) {
    res = (2^63)-1;
    OV = 1;
} else if (res < -2^63) {
    res = -2^63;
    OV = 1;
}
Rd = res;
```

**Parameters**

- **t** – [in] long type of value stored in t
- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b



**Returns**

value stored in long type

**\_\_STATIC\_FORCEINLINE long \_\_RV\_KMSDA32 (long t, unsigned long a, unsigned long b)**

KMSDA32 (Saturating Signed Multiply Two Words &amp; Add &amp; Subtract)

**Type:** DSP (RV64 Only)**Syntax:**

```
KMSDA32 Rd, Rs1, Rs2
KMSXDA32 Rd, Rs1, Rs2
```

**Purpose :**

Do two signed 32-bit multiplications from the 32-bit element of two registers; and then subtracts the two 64-bit results from a third register. The subtraction result may be saturated.

- KMSDA:  $rd = top * top - bottom * bottom$
- KMSXDA:  $rd = top * bottom - bottom * top$

**Description :**

For the KMSDA32 instruction, it multiplies the bottom 32-bit element of Rs1 with the bottom 32-bit element of Rs2 and multiplies the top 32-bit element of Rs1 with the top 32-bit element of Rs2. For the KMSXDA32 instruction, it multiplies the bottom 32-bit element of Rs1 with the top 32-bit element of Rs2 and multiplies the top 32-bit element of Rs1 with the bottom 32-bit element of Rs2. The two 64-bit multiplication results are then subtracted from the content of Rd. If the subtraction result is beyond the Q63 number range ( $-2^{63} \leq Q63 \leq 2^{63}-1$ ), it is saturated to the range and the OV bit is set to 1. The result after saturation is written to Rd. The 32-bit contents are treated as signed integers.

**Operations:**

```
res = Rd - (Rs1.W[1] * Rs2.W[1]) - (Rs1.W[0] * Rs2.W[0]); // KMSDA32
res = Rd - (Rs1.W[1] * Rs2.W[0]) - (Rs1.W[0] * Rs2.W[1]); // KMSXDA32
if (res > (2^63)-1) {
    res = (2^63)-1;
    OV = 1;
} else if (res < -2^63) {
    res = -2^63;
    OV = 1;
}
Rd = res;
```

**Parameters**

- **t** – [in] long type of value stored in t
- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in long type

**\_\_STATIC\_FORCEINLINE long \_\_RV\_KMSXDA32 (long t, unsigned long a, unsigned long b)**

KMSXDA32 (Saturating Signed Crossed Multiply Two Words &amp; Add &amp; Subtract)

**Type:** DSP (RV64 Only)

**Syntax:**

```
KMSDA32 Rd, Rs1, Rs2
KMSXDA32 Rd, Rs1, Rs2
```

**Purpose :**

Do two signed 32-bit multiplications from the 32-bit element of two registers; and then subtracts the two 64-bit results from a third register. The subtraction result may be saturated.

- KMSDA:  $rd = top * top - bottom * bottom$
- KMSXDA:  $rd = top * bottom - bottom * top$

**Description :**

For the KMSDA32 instruction, it multiplies the bottom 32-bit element of Rs1 with the bottom 32-bit element of Rs2 and multiplies the top 32-bit element of Rs1 with the top 32-bit element of Rs2. For the KMSXDA32 instruction, it multiplies the bottom 32-bit element of Rs1 with the top 32-bit element of Rs2 and multiplies the top 32-bit element of Rs1 with the bottom 32-bit element of Rs2. The two 64-bit multiplication results are then subtracted from the content of Rd. If the subtraction result is beyond the Q63 number range ( $-2^{63} \leq Q63 \leq 2^{63}-1$ ), it is saturated to the range and the OV bit is set to 1. The result after saturation is written to Rd. The 32-bit contents are treated as signed integers.

**Operations:**

```
res = Rd - (Rs1.W[1] * Rs2.W[1]) - (Rs1.W[0] * Rs2.W[0]); // KMSDA32
res = Rd - (Rs1.W[1] * Rs2.W[0]) - (Rs1.W[0] * Rs2.W[1]); // KMSXDA32
if (res > (2^63)-1) {
    res = (2^63)-1;
    OV = 1;
} else if (res < -2^63) {
    res = -2^63;
    OV = 1;
}
Rd = res;
```

**Parameters**

- **t** – [in] long type of value stored in t
- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in long type

**\_\_STATIC\_FORCEINLINE long \_\_RV\_SMDS32 (unsigned long a, unsigned long b)**

SMDS32 (Signed Multiply Two Words and Subtract)

**Type:** DSP (RV64 Only)

**Syntax:**

```
SMDS32 Rd, Rs1, Rs2
SMDRS32 Rd, Rs1, Rs2
SMXDS32 Rd, Rs1, Rs2
```

**Purpose :**

Do two signed 32-bit multiplications from the 1 32-bit element of two registers; and then perform a subtraction operation between the two 64-bit results.

- SMDS32: top\*top - bottom\*bottom
- SMDRS32: bottom\*bottom - top\*top
- SMXDS32: top\*bottom - bottom\*top

**Description :**

For the SMDS32 instruction, it multiplies the bottom 32-bit element of Rs1 with the bottom 32-bit element of Rs2 and then subtracts the result from the result of multiplying the top 32-bit element of Rs1 with the top 32-bit element of Rs2. For the SMDRS32 instruction, it multiplies the top 32-bit element of Rs1 with the top 32-bit element of Rs2 and then subtracts the result from the result of multiplying the bottom 32-bit element of Rs1 with the bottom 32-bit element of Rs2. For the SMXDS32 instruction, it multiplies the bottom 32-bit element of Rs1 with the top 32-bit element of Rs2 and then subtracts the result from the result of multiplying the top 32-bit element of Rs1 with the bottom 32-bit element of Rs2. The subtraction result is written to Rd. The 32-bit contents of Rs1 and Rs2 are treated as signed integers.

**Operations:**

```
Rt = (Rs1.W[1] * Rs2.W[1]) - (Rs1.W[0] * Rs2.W[0]); // SMDS32
Rt = (Rs1.W[0] * Rs2.W[0]) - (Rs1.W[1] * Rs2.W[1]); // SMDRS32
Rt = (Rs1.W[1] * Rs2.W[0]) - (Rs1.W[0] * Rs2.W[1]); // SMXDS32
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in long type

```
__STATIC_FORCEINLINE long __RV_SMDRS32 (unsigned long a, unsigned long b)
```

SMDRS32 (Signed Multiply Two Words and Reverse Subtract)

**Type:** DSP (RV64 Only)

**Syntax:**

```
SMDS32 Rd, Rs1, Rs2
SMDRS32 Rd, Rs1, Rs2
SMXDS32 Rd, Rs1, Rs2
```

**Purpose :**

Do two signed 32-bit multiplications from the 1 32-bit element of two registers; and then perform a subtraction operation between the two 64-bit results.

- SMDS32: top\*top - bottom\*bottom
- SMDRS32: bottom\*bottom - top\*top
- SMXDS32: top\*bottom - bottom\*top

**Description :**

For the SMDS32 instruction, it multiplies the bottom 32-bit element of Rs1 with the bottom 32-bit element of Rs2 and then subtracts the result from the result of multiplying the top 32-bit element of Rs1 with the top 32-bit element of Rs2. For the SMDRS32 instruction, it multiplies the top 32-bit element of Rs1 with the top 32-bit element of Rs2 and then subtracts the result from the result of multiplying the bottom 32-bit element of Rs1 with the bottom 32-bit element of Rs2. For the SMXDS32 instruction, it multiplies the bottom 32-bit element of Rs1 with the top 32-bit element of Rs2 and then subtracts the result from the result of multiplying the top 32-bit element of Rs1 with the bottom 32-bit element of Rs2. The subtraction result is written to Rd. The 32-bit contents of Rs1 and Rs2 are treated as signed integers.

#### Operations:

```
Rt = (Rs1.W[1] * Rs2.W[1]) - (Rs1.W[0] * Rs2.W[0]); // SMDS32
Rt = (Rs1.W[0] * Rs2.W[0]) - (Rs1.W[1] * Rs2.W[1]); // SMDRS32
Rt = (Rs1.W[1] * Rs2.W[0]) - (Rs1.W[0] * Rs2.W[1]); // SMXDS32
```

#### Parameters

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

#### Returns

value stored in long type

**\_\_STATIC\_FORCEINLINE long \_\_RV\_SMXDS32 (unsigned long a, unsigned long b)**

SMXDS32 (Signed Crossed Multiply Two Words and Subtract)

**Type:** DSP (RV64 Only)

#### Syntax:

```
SMDS32 Rd, Rs1, Rs2
SMDRS32 Rd, Rs1, Rs2
SMXDS32 Rd, Rs1, Rs2
```

#### Purpose :

Do two signed 32-bit multiplications from the 1 32-bit element of two registers; and then perform a subtraction operation between the two 64-bit results.

- SMDS32: top\*top - bottom\*bottom
- SMDRS32: bottom\*bottom - top\*top
- SMXDS32: top\*bottom - bottom\*top

#### Description :

For the SMDS32 instruction, it multiplies the bottom 32-bit element of Rs1 with the bottom 32-bit element of Rs2 and then subtracts the result from the result of multiplying the top 32-bit element of Rs1 with the top 32-bit element of Rs2. For the SMDRS32 instruction, it multiplies the top 32-bit element of Rs1 with the top 32-bit element of Rs2 and then subtracts the result from the result of multiplying the bottom 32-bit element of Rs1 with the bottom 32-bit element of Rs2. For the SMXDS32 instruction, it multiplies the bottom 32-bit element of Rs1 with the top 32-bit element of Rs2 and then subtracts the result from the result of multiplying the top 32-bit element of Rs1 with the bottom 32-bit element of Rs2. The subtraction result is written to Rd. The 32-bit contents of Rs1 and Rs2 are treated as signed integers.

#### Operations:

```

Rt = (Rs1.W[1] * Rs2.W[1]) - (Rs1.W[0] * Rs2.W[0]); // SMDS32
Rt = (Rs1.W[0] * Rs2.W[0]) - (Rs1.W[1] * Rs2.W[1]); // SMDRS32
Rt = (Rs1.W[1] * Rs2.W[0]) - (Rs1.W[0] * Rs2.W[1]); // SMXDS32

```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in long type

**(RV64 Only) Non-SIMD 32-bit Shift Instructions**

**\_\_RV\_SRAIW\_U(a, b)**

**group (RV64 Only) Non-SIMD 32-bit Shift Instructions**

(RV64 Only) Non-SIMD 32-bit Shift Instructions

there are 1 (RV64 Only) Non-SIMD 32-bit Shift Instructions

**Defines**

**\_\_RV\_SRAIW\_U(a, b)**

SRAIW.u (Rounding Shift Right Arithmetic Immediate Word)

**Type:** DSP (RV64 only)

**Syntax:**

```
SRAIW.u Rd, Rs1, imm5u
```

**Purpose :**

Perform a 32-bit arithmetic right shift operation with rounding. The shift amount is an immediate value.

**Description :**

This instruction right-shifts the lower 32-bit content of Rs1 arithmetically. The shifted out bits are filled with the sign-bit Rs1(31) and the shift amount is specified by the imm5u constant. For the rounding operation, a value of 1 is added to the most significant discarded bit of the data to calculate the final result. And the result is sign-extended and written to Rd.

**Operations:**

```

sa = imm5u;
if (sa != 0) {
    res[31:-1] = SE32(Rs1[31:(sa-1)]) + 1;
    Rd = SE32(res[31:0]);
} else {
    Rd = SE32(Rs1.W[0]);
}

```

**Parameters**

- **a** – [in] int type of value stored in a
- **b** – [in] unsigned int type of value stored in b

**Returns**

value stored in long type

**32-bit Packing Instructions**

```
__STATIC_FORCEINLINE unsigned long __RV_PKBB32 (unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE unsigned long __RV_PKBT32 (unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE unsigned long __RV_PKTT32 (unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE unsigned long __RV_PKTB32 (unsigned long a, unsigned long b)
```

*group* **32-bit Packing Instructions**

32-bit Packing Instructions

There are four 32-bit packing instructions here

**Functions**

```
__STATIC_FORCEINLINE unsigned long __RV_PKBB32 (unsigned long a, unsigned long b)
```

PKBB32 (Pack Two 32-bit Data from Both Bottom Half)

**Type:** DSP (RV64 Only)

**Syntax:**

```
PKBB32 Rd, Rs1, Rs2
PKBT32 Rd, Rs1, Rs2
PKTT32 Rd, Rs1, Rs2
PKTB32 Rd, Rs1, Rs2
```

**Purpose :**

Pack 32-bit data from 64-bit chunks in two registers.

- PKBB32: bottom.bottom
- PKBT32: bottom.top
- PKTT32: top.top
- PKTB32: top.bottom

**Description :**

(PKBB32) moves Rs1.W[0] to Rd.W[1] and moves Rs2.W[0] to Rd.W[0]. (PKBT32) moves Rs1.W[0] to Rd.W[1] and moves Rs2.W[1] to Rd.W[0]. (PKTT32) moves Rs1.W[1] to Rd.W[1] and moves Rs2.W[1] to Rd.W[0]. (PKTB32) moves Rs1.W[1] to Rd.W[1] and moves Rs2.W[0] to Rd.W[0].

**Operations:**

```

Rd = CONCAT(Rs1.W[_*0*_], Rs2.W[_*0*_]); // PKBB32
Rd = CONCAT(Rs1.W[_*0*_], Rs2.W[_*1*_]); // PKBT32
Rd = CONCAT(Rs1.W[_*1*_], Rs2.W[_*1*_]); // PKTT32
Rd = CONCAT(Rs1.W[_*1*_], Rs2.W[_*0*_]); // PKTB32

```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_PKBT32 (unsigned long a, unsigned long b)**

PKBT32 (Pack Two 32-bit Data from Bottom and Top Half)

**Type:** DSP (RV64 Only)

**Syntax:**

```

PKBB32 Rd, Rs1, Rs2
PKBT32 Rd, Rs1, Rs2
PKTT32 Rd, Rs1, Rs2
PKTB32 Rd, Rs1, Rs2

```

**Purpose :**

Pack 32-bit data from 64-bit chunks in two registers.

- PKBB32: bottom.bottom
- PKBT32: bottom.top
- PKTT32: top.top
- PKTB32: top.bottom

**Description :**

(PKBB32) moves Rs1.W[0] to Rd.W[1] and moves Rs2.W[0] to Rd.W[0]. (PKBT32) moves Rs1.W[0] to Rd.W[1] and moves Rs2.W[1] to Rd.W[0]. (PKTT32) moves Rs1.W[1] to Rd.W[1] and moves Rs2.W[1] to Rd.W[0]. (PKTB32) moves Rs1.W[1] to Rd.W[1] and moves Rs2.W[0] to Rd.W[0].

**Operations:**

```

Rd = CONCAT(Rs1.W[_*0*_], Rs2.W[_*0*_]); // PKBB32
Rd = CONCAT(Rs1.W[_*0*_], Rs2.W[_*1*_]); // PKBT32
Rd = CONCAT(Rs1.W[_*1*_], Rs2.W[_*1*_]); // PKTT32
Rd = CONCAT(Rs1.W[_*1*_], Rs2.W[_*0*_]); // PKTB32

```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_PKTT32 (unsigned long a, unsigned long b)**

PKTT32 (Pack Two 32-bit Data from Both Top Half)

**Type:** DSP (RV64 Only)

**Syntax:**

```
PKBB32 Rd, Rs1, Rs2
PKBT32 Rd, Rs1, Rs2
PKTT32 Rd, Rs1, Rs2
PKTB32 Rd, Rs1, Rs2
```

**Purpose :**

Pack 32-bit data from 64-bit chunks in two registers.

- PKBB32: bottom.bottom
- PKBT32: bottom.top
- PKTT32: top.top
- PKTB32: top.bottom

**Description :**

(PKBB32) moves Rs1.W[0] to Rd.W[1] and moves Rs2.W[0] to Rd.W[0]. (PKBT32) moves Rs1.W[0] to Rd.W[1] and moves Rs2.W[1] to Rd.W[0]. (PKTT32) moves Rs1.W[1] to Rd.W[1] and moves Rs2.W[1] to Rd.W[0]. (PKTB32) moves Rs1.W[1] to Rd.W[1] and moves Rs2.W[0] to Rd.W[0].

**Operations:**

```
Rd = CONCAT(Rs1.W[_*0*_], Rs2.W[_*0*_]); // PKBB32
Rd = CONCAT(Rs1.W[_*0*_], Rs2.W[_*1*_]); // PKBT32
Rd = CONCAT(Rs1.W[_*1*_], Rs2.W[_*1*_]); // PKTT32
Rd = CONCAT(Rs1.W[_*1*_], Rs2.W[_*0*_]); // PKTB32
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_PKTB32 (unsigned long a, unsigned long b)**

PKTB32 (Pack Two 32-bit Data from Top and Bottom Half)

**Type:** DSP (RV64 Only)

**Syntax:**

```
PKBB32 Rd, Rs1, Rs2
PKBT32 Rd, Rs1, Rs2
PKTT32 Rd, Rs1, Rs2
PKTB32 Rd, Rs1, Rs2
```

**Purpose :**

Pack 32-bit data from 64-bit chunks in two registers.



- PKBB32: bottom.bottom
- PKBT32: bottom.top
- PKTT32: top.top
- PKTB32: top.bottom

**Description :**

(PKBB32) moves Rs1.W[0] to Rd.W[1] and moves Rs2.W[0] to Rd.W[0]. (PKBT32) moves Rs1.W[0] to Rd.W[1] and moves Rs2.W[1] to Rd.W[0]. (PKTT32) moves Rs1.W[1] to Rd.W[1] and moves Rs2.W[1] to Rd.W[0]. (PKTB32) moves Rs1.W[1] to Rd.W[1] and moves Rs2.W[0] to Rd.W[0].

**Operations:**

```
Rd = CONCAT(Rs1.W[_*0*_], Rs2.W[_*0*_]); // PKBB32
Rd = CONCAT(Rs1.W[_*0*_], Rs2.W[_*1*_]); // PKBT32
Rd = CONCAT(Rs1.W[_*1*_], Rs2.W[_*1*_]); // PKTT32
Rd = CONCAT(Rs1.W[_*1*_], Rs2.W[_*0*_]); // PKTB32
```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long type

**group RV64 Only Instructions**

RV64 Only Instructions.

**Nuclei Default SIMD DSP Additional Instructions**

```
__STATIC_FORCEINLINE unsigned long __RV_EXPD80 (unsigned long a)
```

```
__STATIC_FORCEINLINE unsigned long __RV_EXPD81 (unsigned long a)
```

```
__STATIC_FORCEINLINE unsigned long __RV_EXPD82 (unsigned long a)
```

```
__STATIC_FORCEINLINE unsigned long __RV_EXPD83 (unsigned long a)
```

**group Nuclei Default SIMD DSP Additional Instructions**

(RV32 & RV64)Nuclei Customized DSP Instructions

This is Nuclei customized DSP instructions for both RV32 and RV64

## Functions

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_EXP80 (unsigned long a)**

EXP80 (Expand and Copy Byte 0 to 32bit(when rv32) or 64bit(when rv64))

**Type:** DSP

**Syntax:**

```
EXP80 Rd, Rs1
```

**Purpose :**

When rv32, Copy 8-bit data from 32-bit chunks into 4 bytes in a register. When rv64, Copy 8-bit data from 64-bit chunks into 8 bytes in a register.

**Description :**

Moves Rs1.B[0][7:0] to Rd.[0][7:0], Rd.[1][7:0], Rd.[2][7:0], Rd.[3][7:0]

**Operations:**

```
Rd.W[x][31:0] = CONCAT(Rs1.B[0][7:0], Rs1.B[0][7:0], Rs1.B[0][7:0], Rs1.
↳B[0][7:0]);
for RV32: x=0
```

**Parameters**

**a** – [in] unsigned long type of value stored in a

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_EXP81 (unsigned long a)**

EXP81 (Expand and Copy Byte 1 to 32bit(rv32) or 64bit(when rv64))

**Type:** DSP

**Syntax:**

```
EXP81 Rd, Rs1
```

**Purpose :**

Copy 8-bit data from 32-bit chunks into 4 bytes in a register.

**Description :**

Moves Rs1.B[1][7:0] to Rd.[0][7:0], Rd.[1][7:0], Rd.[2][7:0], Rd.[3][7:0]

**Operations:**

```
Rd.W[x][31:0] = CONCAT(Rs1.B[1][7:0], Rs1.B[1][7:0], Rs1.B[1][7:0], Rs1.
↳B[1][7:0]);
for RV32: x=0
```

**Parameters**

**a** – [in] unsigned long type of value stored in a

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_EXP82 (unsigned long a)**

EXP82 (Expand and Copy Byte 2 to 32bit(rv32) or 64bit(when rv64))

**Type:** DSP**Syntax:**

EXP82 Rd, Rs1

**Purpose :**

Copy 8-bit data from 32-bit chunks into 4 bytes in a register.

**Description :**

Moves Rs1.B[2][7:0] to Rd.[0][7:0], Rd.[1][7:0], Rd.[2][7:0], Rd.[3][7:0]

**Operations:**

```

Rd.W[x][31:0] = CONCAT(Rs1.B[2][7:0], Rs1.B[2][7:0], Rs1.B[2][7:0], Rs1.
↪B[2][7:0]);
for RV32: x=0

```

**Parameters****a** – [in] unsigned long type of value stored in a**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_EXP83 (unsigned long a)**

EXP83 (Expand and Copy Byte 3 to 32bit(rv32) or 64bit(when rv64))

**Type:** DSP**Syntax:**

EXP83 Rd, Rs1

**Purpose :**

Copy 8-bit data from 32-bit chunks into 4 bytes in a register.

**Description :**

Moves Rs1.B[3][7:0] to Rd.[0][7:0], Rd.[1][7:0], Rd.[2][7:0], Rd.[3][7:0]

**Operations:**

```

Rd.W[x][31:0] = CONCAT(Rs1.B[3][7:0], Rs1.B[3][7:0], Rs1.B[3][7:0], Rs1.
↪B[3][7:0]);
for RV32: x=0

```

**Parameters****a** – [in] unsigned long type of value stored in a**Returns**

value stored in unsigned long type

## Nuclei N1 SIMD DSP Additional Instructions

```
__STATIC_FORCEINLINE unsigned long long __RV_DKHM8 (unsigned long long a,  
unsigned long long b)
```

```
__STATIC_FORCEINLINE unsigned long long __RV_DKHM16 (unsigned long long a,  
unsigned long long b)
```

```
__STATIC_FORCEINLINE unsigned long long __RV_DKABS8 (unsigned long long a)
```

```
__STATIC_FORCEINLINE unsigned long long __RV_DKABS16 (unsigned long long a)
```

```
__STATIC_FORCEINLINE unsigned long long __RV_DKSLRA8 (unsigned long long a, int b)
```

```
__STATIC_FORCEINLINE unsigned long long __RV_DKSLRA16 (unsigned long long a, int b)
```

```
__STATIC_FORCEINLINE unsigned long long __RV_DKADD8 (unsigned long long a,  
unsigned long long b)
```

```
__STATIC_FORCEINLINE unsigned long long __RV_DKADD16 (unsigned long long a,  
unsigned long long b)
```

```
__STATIC_FORCEINLINE unsigned long long __RV_DKSUB8 (unsigned long long a,  
unsigned long long b)
```

```
__STATIC_FORCEINLINE unsigned long long __RV_DKSUB16 (unsigned long long a,  
unsigned long long b)
```

### *group* Nuclei N1 SIMD DSP Additional Instructions

(RV32 only)Nuclei Customized N1 DSP Instructions

This is Nuclei customized DSP N1 instructions only for RV32

## Functions

```
__STATIC_FORCEINLINE unsigned long long __RV_DKHM8 (unsigned long long a,  
unsigned long long b)
```

DKHM8 (64-bit SIMD Signed Saturating Q7 Multiply)

Type: SIMD

Syntax:

```
DKHM8 Rd, Rs1, Rs2  
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

**Purpose :**

Do Q7xQ7 element multiplications simultaneously. The Q14 results are then reduced to Q7 numbers again.

**Description :**

For the DKHM8 instruction, multiply the top 8-bit Q7 content of 16-bit chunks in Rs1 with the top 8-bit Q7 content of 16-bit chunks in Rs2. At the same time, multiply the bottom 8-bit Q7 content of 16-bit chunks in Rs1 with the bottom 8-bit Q7 content of 16-bit chunks in Rs2.

The Q14 results are then right-shifted 7-bits and saturated into Q7 values. The Q7 results are then written into Rd. When both the two Q7 inputs of a multiplication are 0x80, saturation will happen. The result will be saturated to 0x7F and the overflow flag OV will be set.

**Operations:**

```
op1t = Rs1.B[x+1]; op2t = Rs2.B[x+1]; // top
op1b = Rs1.B[x]; op2b = Rs2.B[x]; // bottom
for ((aop,bop,res) in [(op1t,op2t,rest), (op1b,op2b,resb)]) {
    if (0x80 != aop | 0x80 != bop) {
        res = (aop s* bop) >> 7;
    } else {
        res= 0x7F;
        OV = 1;
    }
}
Rd.H[x/2] = concat(rest, resb);
for RV32, x=0,2,4,6
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKHM16 (unsigned long long a, unsigned long long b)**

DKHM16 (64-bit SIMD Signed Saturating Q15 Multiply)

**Type:** SIMD

**Syntax:**

```
DKHM16 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

**Purpose :**

Do Q15xQ15 element multiplications simultaneously. The Q30 results are then reduced to Q15 numbers again.

**Description :**

For the DKHM16 instruction, multiply the top 16-bit Q15 content of 32-bit chunks in Rs1 with the top 16-bit Q15 content of 32-bit chunks in Rs2. At the same time, multiply the bottom 16-bit Q15 content of 32-bit chunks in Rs1 with the bottom 16-bit Q15 content of 32-bit chunks in Rs2.

The Q30 results are then right-shifted 15-bits and saturated into Q15 values. The Q15 results are then written into Rd. When both the two Q15 inputs of a multiplication are 0x8000, saturation will happen. The result will be saturated to 0x7FFF and the overflow flag OV will be set.

#### Operations:

```
op1t = Rs1.H[x+1]; op2t = Rs2.H[x+1]; // top
op1b = Rs1.H[x]; op2b = Rs2.H[x]; // bottom
for ((aop,bop,res) in [(op1t,op2t,rest), (op1b,op2b,resb)]) {
    if (0x8000 != aop | 0x8000 != bop) {
        res = (aop s* bop) >> 15;
    } else {
        res= 0x7FFF;
        OV = 1;
    }
}
Rd.W[x/2] = concat(rest, resb);
for RV32: x=0, 2
```

#### Parameters

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

#### Returns

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKABS8 (unsigned long long a)**

DKABS8 (64-bit SIMD 8-bit Saturating Absolute)

Type: SIMD

Syntax:

```
DKABS8 Rd, Rs1
# Rd, Rs1 are all even/odd pair of registers
```

#### Purpose :

Get the absolute value of 8-bit signed integer elements simultaneously.

#### Description :

This instruction calculates the absolute value of 8-bit signed integer elements stored in Rs1 and writes the element results to Rd. If the input number is 0x80, this instruction generates 0x7f as the output and sets the OV bit to 1.

#### Operations:

```
src = Rs1.B[x];
if (src == 0x80) {
    src = 0x7f;
    OV = 1;
} else if (src[7] == 1)
    src = -src;
}
```

(continues on next page)

(continued from previous page)

```
Rd.B[x] = src;
for RV32: x=7...0,
```

**Parameters**

**a** – [in] unsigned long long type of value stored in a

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKABS16 (unsigned long long a)**

DKABS16 (64-bit SIMD 16-bit Saturating Absolute)

**Type:** SIMD

**Syntax:**

```
DKABS16 Rd, Rs1
# Rd, Rs1 are all even/odd pair of registers
```

**Purpose :**

Get the absolute value of 16-bit signed integer elements simultaneously.

**Description :**

This instruction calculates the absolute value of 16-bit signed integer elements stored in Rs1 and writes the element results to Rd. If the input number is 0x8000, this instruction generates 0x7fff as the output and sets the OV bit to 1.

**Operations:**

```
src = Rs1.H[x];
if (src == 0x8000) {
    src = 0x7fff;
    OV = 1;
} else if (src[15] == 1)
    src = -src;
Rd.H[x] = src;
for RV32: x=3...0,
```

**Parameters**

**a** – [in] unsigned long long type of value stored in a

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKSLRA8 (unsigned long long a, int b)**

DKSLRA8 (64-bit SIMD 8-bit Shift Left Logical with Saturation or Shift Right Arithmetic)

**Type:** SIMD

**Syntax:**

```
DKSLRA8 Rd, Rs1, Rs2
# Rd, Rs1 are all even/odd pair of registers
```

**Purpose :**

Do 8-bit elements logical left (positive) or arithmetic right (negative) shift operation with Q7 saturation for the left shift.

**Description :**

The 8-bit data elements of Rs1 are left-shifted logically or right-shifted arithmetically based on the value of Rs2[3:0]. Rs2[3:0] is in the signed range of  $[-2^3, 2^3-1]$ . A positive Rs2[3:0] means logical left shift and a negative Rs2[3:0] means arithmetic right shift. The shift amount is the absolute value of Rs2[3:0]. However, the behavior of Rs2[3:0] ==  $-2^3$  (0x8) is defined to be equivalent to the behavior of Rs2[3:0] ==  $-(2^3-1)$  (0x9). The left-shifted results are saturated to the 8-bit signed integer range of  $[-2^7, 2^7-1]$ . If any saturation happens, this instruction sets the OV flag. The value of Rs2[31:4] will not affect this instruction.

**Operations:**

```
if (Rs2[3:0] < 0) {
    sa = -Rs2[3:0];
    sa = (sa == 8)? 7 : sa;
    Rd.B[x] = SE8(Rs1.B[x][7:sa]);
} else {
    sa = Rs2[2:0];
    res[(7+sa):0] = Rs1.B[x] <<(logic) sa;
    if (res > (2^7)-1) {
        res[7:0] = 0x7f; OV = 1;
    } else if (res < -2^7) {
        res[7:0] = 0x80; OV = 1;
    }
    Rd.B[x] = res[7:0];
}
for RV32: x=7...0,
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] int type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKSLRA16 (unsigned long long a, int b)**

DKSLRA16 (64-bit SIMD 16-bit Shift Left Logical with Saturation or Shift Right Arithmetic)

**Type:** SIMD

**Syntax:**

```
DKSLRA16 Rd, Rs1, Rs2
# Rd, Rs1 are all even/odd pair of registers
```

**Purpose :**

Do 16-bit elements logical left (positive) or arithmetic right (negative) shift operation with Q15 saturation for the left shift.

**Description :**



The 16-bit data elements of Rs1 are left-shifted logically or right-shifted arithmetically based on the value of Rs2[4:0]. Rs2[4:0] is in the signed range of  $[-2^4, 2^4-1]$ . A positive Rs2[4:0] means logical left shift and a negative Rs2[4:0] means arithmetic right shift. The shift amount is the absolute value of Rs2[4:0]. However, the behavior of Rs2[4:0]==-2<sup>4</sup> (0x10) is defined to be equivalent to the behavior of Rs2[4:0]==-(2<sup>4</sup>-1) (0x11). The left-shifted results are saturated to the 16-bit signed integer range of  $[-2^{15}, 2^{15}-1]$ . After the shift, saturation, or rounding, the final results are written to Rd. If any saturation happens, this instruction sets the OV flag. The value of Rs2[31:5] will not affect this instruction.

#### Operations:

```
if (Rs2[4:0] < 0) {
    sa = -Rs2[4:0];
    sa = (sa == 16)? 15 : sa;
    Rd.H[x] = SE16(Rs1.H[x][15:sa]);
} else {
    sa = Rs2[3:0];
    res[(15+sa):0] = Rs1.H[x] <<(logic) sa;
    if (res > (2^15)-1) {
        res[15:0] = 0x7fff; OV = 1;
    } else if (res < -2^15) {
        res[15:0] = 0x8000; OV = 1;
    }
    d.H[x] = res[15:0];
}
for RV32: x=3...0,
```

#### Parameters

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] int type of value stored in b

#### Returns

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKADD8 (unsigned long long a, unsigned long long b)**

DKADD8 (64-bit SIMD 8-bit Signed Saturating Addition)

**Type:** SIMD

**Syntax:**

```
DKADD8 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

#### Purpose :

Do 8-bit signed integer element saturating additions simultaneously.

#### Description :

This instruction adds the 8-bit signed integer elements in Rs1 with the 8-bit signed integer elements in Rs2. If any of the results are beyond the Q7 number range ( $-2^7 \leq Q7 \leq 2^7-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to Rd.

#### Operations:

```

res[x] = Rs1.B[x] + Rs2.B[x];
if (res[x] > 127) {
    res[x] = 127;
    OV = 1;
} else if (res[x] < -128) {
    res[x] = -128;
    OV = 1;
}
Rd.B[x] = res[x];
for RV32: x=7...0,

```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKADD16 (unsigned long long a, unsigned long long b)**

DKADD16 (64-bit SIMD 16-bit Signed Saturating Addition)

**Type:** SIMD

**Syntax:**

```

DKADD16 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers

```

**Purpose :**

Do 16-bit signed integer element saturating additions simultaneously.

**Description :**

This instruction adds the 16-bit signed integer elements in Rs1 with the 16-bit signed integer elements in Rs2. If any of the results are beyond the Q15 number range ( $-2^{15} \leq Q15 \leq 2^{15}-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to Rd.

**Operations:**

```

res[x] = Rs1.H[x] + Rs2.H[x];
if (res[x] > 32767) {
    res[x] = 32767;
    OV = 1;
} else if (res[x] < -32768) {
    res[x] = -32768;
    OV = 1;
}
Rd.H[x] = res[x];
for RV32: x=3...0,

```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a

- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKSUB8 (unsigned long long a, unsigned long long b)**

DKSUB8 (64-bit SIMD 8-bit Signed Saturating Subtraction)

**Type:** SIMD

**Syntax:**

```
DKSUB8 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

**Purpose :**

Do 8-bit signed elements saturating subtractions simultaneously.

**Description :**

This instruction subtracts the 8-bit signed integer elements in Rs2 from the 8-bit signed integer elements in Rs1. If any of the results are beyond the Q7 number range ( $-2^7 \leq Q7 \leq 2^7-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to Rd.

**Operations:**

```
res[x] = Rs1.B[x] - Rs2.B[x];
if (res[x] > (2^7)-1) {
    res[x] = (2^7)-1;
    OV = 1;
} else if (res[x] < -2^7) {
    res[x] = -2^7;
    OV = 1;
}
Rd.B[x] = res[x];
for RV32: x=7...0,
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKSUB16 (unsigned long long a, unsigned long long b)**

DKSUB16 (64-bit SIMD 16-bit Signed Saturating Subtraction)

**Type:** SIMD

**Syntax:**

```
DKSUB16 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

**Purpose :**

Do 16-bit signed integer elements saturating subtractions simultaneously.

**Description :**

This instruction subtracts the 16-bit signed integer elements in Rs2 from the 16-bit signed integer elements in Rs1. If any of the results are beyond the Q15 number range ( $-2^{15} \leq Q15 \leq 2^{15}-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to Rd.

**Operations:**

```
res[x] = Rs1.H[x] - Rs2.H[x];
if (res[x] > (2^15)-1) {
    res[x] = (2^15)-1;
    OV = 1;
} else if (res[x] < -2^15) {
    res[x] = -2^15;
    OV = 1;
}
Rd.H[x] = res[x];
for RV32: x=3...0,
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

**Nuclei N2 SIMD DSP Additional Instructions**

```
__STATIC_FORCEINLINE unsigned long long __RV_DKHMx8 (unsigned long long a,
unsigned long long b)
```

```
__STATIC_FORCEINLINE unsigned long long __RV_DKHMx16 (unsigned long long a,
unsigned long long b)
```

```
__STATIC_FORCEINLINE unsigned long long __RV_DSMMUL (unsigned long long a,
unsigned long long b)
```

```
__STATIC_FORCEINLINE unsigned long long __RV_DSMMUL_U (unsigned long long a,
unsigned long long b)
```

```
__STATIC_FORCEINLINE unsigned long long __RV_DKMMUL (unsigned long long a,
unsigned long long b)
```

```
__STATIC_FORCEINLINE unsigned long long __RV_DKMMUL_U (unsigned long long a,
unsigned long long b)
```

```
__STATIC_FORCEINLINE unsigned long long __RV_DKABS32 (unsigned long long a)

__STATIC_FORCEINLINE unsigned long long __RV_DKSLRA32 (unsigned long long a, int b)

__STATIC_FORCEINLINE unsigned long long __RV_DKADD32 (unsigned long long a,
unsigned long long b)

__STATIC_FORCEINLINE unsigned long long __RV_DKSUB32 (unsigned long long a,
unsigned long long b)

__STATIC_FORCEINLINE unsigned long long __RV_DRADD16 (unsigned long long a,
unsigned long long b)

__STATIC_FORCEINLINE unsigned long long __RV_DSUB16 (unsigned long long a,
unsigned long long b)

__STATIC_FORCEINLINE unsigned long long __RV_DRADD32 (unsigned long long a,
unsigned long long b)

__STATIC_FORCEINLINE unsigned long long __RV_DSUB32 (unsigned long long a,
unsigned long long b)

__STATIC_FORCEINLINE unsigned long long __RV_DMSR16 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long long __RV_DMSR17 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long long __RV_DMSR33 (unsigned long long a,
unsigned long long b)

__STATIC_FORCEINLINE unsigned long long __RV_DMCSR33 (unsigned long long a,
unsigned long long b)

__STATIC_FORCEINLINE unsigned long __RV_DREDAS16 (unsigned long long a)

__STATIC_FORCEINLINE unsigned long __RV_DREDSA16 (unsigned long long a)

__STATIC_FORCEINLINE int16_t __RV_DKCLIP64 (unsigned long long a)

__STATIC_FORCEINLINE unsigned long long __RV_DKMDA (unsigned long long a,
unsigned long long b)

__STATIC_FORCEINLINE unsigned long long __RV_DKMXDA (unsigned long long a,
unsigned long long b)
```

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DSMDRS (unsigned long long a,  
unsigned long long b)

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DSMXDS (unsigned long long a,  
unsigned long long b)

\_\_STATIC\_FORCEINLINE long long \_\_RV\_DSMBB32 (unsigned long long a, unsigned long long b)

\_\_STATIC\_FORCEINLINE long long \_\_RV\_DSMBB32\_SRA14 (unsigned long long a,  
unsigned long long b)

\_\_STATIC\_FORCEINLINE long long \_\_RV\_DSMBB32\_SRA32 (unsigned long long a,  
unsigned long long b)

\_\_STATIC\_FORCEINLINE long long \_\_RV\_DSMBT32 (unsigned long long a, unsigned long long b)

\_\_STATIC\_FORCEINLINE long long \_\_RV\_DSMBT32\_SRA14 (unsigned long long a,  
unsigned long long b)

\_\_STATIC\_FORCEINLINE long long \_\_RV\_DSMBT32\_SRA32 (unsigned long long a,  
unsigned long long b)

\_\_STATIC\_FORCEINLINE long long \_\_RV\_DSMTT32 (unsigned long long a, unsigned long long b)

\_\_STATIC\_FORCEINLINE long long \_\_RV\_DSMTT32\_SRA14 (unsigned long long a,  
unsigned long long b)

\_\_STATIC\_FORCEINLINE long long \_\_RV\_DSMTT32\_SRA32 (unsigned long long a,  
unsigned long long b)

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DPKBB32 (unsigned long long a,  
unsigned long long b)

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DPKBT32 (unsigned long long a,  
unsigned long long b)

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DPKTT32 (unsigned long long a,  
unsigned long long b)

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DPKTB32 (unsigned long long a,  
unsigned long long b)

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DPKTB16 (unsigned long long a,  
unsigned long long b)

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DPKBB16 (unsigned long long a,  
unsigned long long b)

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DPKBT16 (unsigned long long a,  
unsigned long long b)

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DPKTT16 (unsigned long long a,  
unsigned long long b)

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DSRA16 (unsigned long long a,  
unsigned long b)

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DADD16 (unsigned long long a,  
unsigned long long b)

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DADD32 (unsigned long long a,  
unsigned long long b)

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DSMBB16 (unsigned long long a,  
unsigned long long b)

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DSMBT16 (unsigned long long a,  
unsigned long long b)

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DSMTT16 (unsigned long long a,  
unsigned long long b)

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DRCRSA16 (unsigned long long a,  
unsigned long long b)

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DRCRSA32 (unsigned long long a,  
unsigned long long b)

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DRCRAS16 (unsigned long long a,  
unsigned long long b)

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DRCRAS32 (unsigned long long a,  
unsigned long long b)

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKCRAS16 (unsigned long long a,  
unsigned long long b)

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKCRSA16 (unsigned long long a,  
unsigned long long b)

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DRSUB16 (unsigned long long a,  
unsigned long long b)

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DSTSA32 (unsigned long long a,  
unsigned long long b)

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DSTAS32 (unsigned long long a,  
unsigned long long b)

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKCRSA32 (unsigned long long a,  
unsigned long long b)

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKCRAS32 (unsigned long long a,  
unsigned long long b)

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DCRSA32 (unsigned long long a,  
unsigned long long b)

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DCRAS32 (unsigned long long a,  
unsigned long long b)

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKSTSA16 (unsigned long long a,  
unsigned long long b)

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKSTAS16 (unsigned long long a,  
unsigned long long b)

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DRSUB32 (unsigned long long a,  
unsigned long long b)

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DPACK32 (signed long a, signed long b)

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DSUNPKD810 (unsigned long long a)

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DSUNPKD820 (unsigned long long a)

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DSUNPKD830 (unsigned long long a)

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DSUNPKD831 (unsigned long long a)

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DSUNPKD832 (unsigned long long a)

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DZUNPKD810 (unsigned long long a)

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DZUNPKD820 (unsigned long long a)

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DZUNPKD830 (unsigned long long a)



```
__STATIC_FORCEINLINE unsigned long long __RV_DZUNPKD831 (unsigned long long a)
```

```
__STATIC_FORCEINLINE unsigned long long __RV_DZUNPKD832 (unsigned long long a)
```

```
__RV_DSCLIP8(a, b)
```

```
__RV_DSCLIP16(a, b)
```

```
__RV_DSCLIP32(a, b)
```

### group Nuclei N2 SIMD DSP Additional Instructions

(RV32 only)Nuclei Customized N2 DSP Instructions

This is Nuclei customized DSP N2 instructions only for RV32

### Defines

```
__RV_DSCLIP8(a, b)
```

DSCLIP8 (8-bit Signed Saturation and Clip)

Type: SIMD

Syntax:

```
DSCLIP8 Rd, Rs1, imm3u[2:0]
# Rd, Rs1 are all even/odd pair of registers
```

**Purpose :**

Limit the 8-bit signed integer elements of a register into a signed range simultaneously.

**Description :**

This instruction limits the 8-bit signed integer elements stored in Rs1 into a signed integer range between  $-2^{\text{imm3u}}$  and  $2^{\text{imm3u}}-1$ , and writes the limited results to Rd. For example, if imm3u is 3, the 8-bit input values should be saturated between 7 and -8. If saturation is performed, set OV bit to 1.

**Operations:**

```
src = Rs1.B[x];
if (src > (2^imm3u)-1) {
    src = (2^imm3u)-1;
    OV = 1;
} else if (src < -2^imm3u) {
    src = -2^imm3u;
    OV = 1;
}
Rd.B[x] = src
x=7...0
```

### Parameters

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_RV\_DSCLIP16(a, b)**

DSCLIP16 (16-bit Signed Saturation and Clip)

Type: SIMD

Syntax:

```
DSCLIP16 Rd, Rs1, imm4u[3:0]  
# Rd, Rs1 are all even/odd pair of registers
```

**Purpose :**

Limit the 16-bit signed integer elements of a register into a signed range simultaneously.

**Description :**

This instruction limits the 16-bit signed integer elements stored in Rs1 into a signed integer range between  $-2^{\text{imm4u}}$  and  $2^{\text{imm4u}}-1$ , and writes the limited results to Rd. For example, if imm4u is 3, the 32-bit input values should be saturated between 7 and -8. If saturation is performed, set OV bit to 1.

**Operations:**

```
src = Rs1.H[x];  
if (src > (2imm4u)-1) {  
    src = (2imm4u)-1;  
    OV = 1;  
} else if (src < -2imm4u) {  
    src = -2imm4u;  
    OV = 1;  
}  
Rd.H[x] = src  
x=3...0
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_RV\_DSCLIP32(a, b)**

DSCLIP32 (32-bit Signed Saturation and Clip)

Type: SIMD

Syntax:

```
DSCLIP32 Rd, Rs1, imm5u[4:0]  
# Rd, Rs1 are all even/odd pair of registers
```

**Purpose :**

Limit the 32-bit signed integer elements of a register into a signed range simultaneously.

**Description :**

This instruction limits the 32-bit signed integer elements stored in Rs1 into a signed integer range between  $-2^{\text{imm5u}}$  and  $2^{\text{imm5u}}-1$ , and writes the limited results to Rd. For example, if imm5u is 3, the 32-bit input values should be saturated between 7 and -8. If saturation is performed, set OV bit to 1.

#### Operations:

```
src = Rs1.W[x];
if (src > (2^imm5u)-1) {
    src = (2^imm5u)-1;
    OV = 1;
} else if (src < -2^imm5u) {
    src = -2^imm5u;
    OV = 1;
}
Rd.W[x] = src
x=1...0
```

#### Parameters

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

#### Returns

value stored in unsigned long long type

## Functions

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKHMx8 (unsigned long long a, unsigned long long b)**

DKHMx8 (64-bit SIMD Signed Crossed Saturating Q7 Multiply)

**Type:** SIMD

**Syntax:**

```
DKHMx8 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

#### Purpose :

Do Q7xQ7 element crossed multiplications simultaneously. The Q15 results are then reduced to Q7 numbers again.

#### Description :

For the KHM8 instruction, multiply the top 8-bit Q7 content of 16-bit chunks in Rs1 with the bottom 8-bit Q7 content of 16-bit chunks in Rs2. At the same time, multiply the bottom 8-bit Q7 content of 16-bit chunks in Rs1 with the top 8-bit Q7 content of 16-bit chunks in Rs2.

The Q14 results are then right-shifted 7-bits and saturated into Q7 values. The Q7 results are then written into Rd. When both the two Q7 inputs of a multiplication are 0x80, saturation will happen. The result will be saturated to 0x7F and the overflow flag OV will be set.

#### Operations:

```

op1t = Rs1.B[x+1]; op2t = Rs2.B[x]; // top
op1b = Rs1.B[x]; op2b = Rs2.B[x+1]; // bottom
for ((aop,bop,res) in [(op1t,op2t,rest), (op1b,op2b,resb)]) {
    if (0x80 != aop | 0x80 != bop) {
        res = (aop s* bop) >> 7;
    } else {
        res= 0x7F;
        OV = 1;
    }
}
Rd.H[x/2] = concat(rest, resb);
for RV32, x=0,2,4,6

```

#### Parameters

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

#### Returns

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKHM16 (unsigned long long a, unsigned long long b)**

DKHM16 (64-bit SIMD Signed Crossed Saturating Q15 Multiply)

**Type:** SIMD

**Syntax:**

```

DKHM16 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers

```

#### Purpose :

Do Q15xQ15 element crossed multiplications simultaneously. The Q31 results are then reduced to Q15 numbers again.

#### Description :

For the KHM16 instruction, multiply the top 16-bit Q15 content of 32-bit chunks in Rs1 with the bottom 16-bit Q15 content of 32-bit chunks in Rs2. At the same time, multiply the bottom 16-bit Q15 content of 32-bit chunks in Rs1 with the top 16-bit Q15 content of 32-bit chunks in Rs2.

The Q30 results are then right-shifted 15-bits and saturated into Q15 values. The Q15 results are then written into Rd. When both the two Q15 inputs of a multiplication are 0x8000, saturation will happen. The result will be saturated to 0x7FFF and the overflow flag OV will be set.

#### Operations:

```

op1t = Rs1.H[x+1]; op2t = Rs2.H[x]; // top
op1b = Rs1.H[x]; op2b = Rs2.H[x+1]; // bottom
for ((aop,bop,res) in [(op1t,op2t,rest), (op1b,op2b,resb)]) {
    if (0x8000 != aop | 0x8000 != bop) {
        res = (aop s* bop) >> 15;
    } else {
        res= 0x7FFF;
    }
}

```

(continues on next page)

(continued from previous page)

```

    OV = 1;
  }
}
Rd.W[x/2] = concat(rest, resb);
for RV32, x=0,2

```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DSMMUL (unsigned long long a, unsigned long long b)**

DSMMUL (64-bit MSW 32x32 Signed Multiply)

**Type:** SIMD

**Syntax:**

```

DSMMUL Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers

```

**Purpose :**

Do MSW 32x32 element signed multiplications simultaneously. The results are written into Rd.

**Description :**

This instruction multiplies the 32-bit elements of Rs1 with the 32-bit elements of Rs2 and writes the most significant 32-bit multiplication results to the corresponding 32-bit elements of Rd. The 32-bit elements of Rs1 and Rs2 are treated as signed integers. The .u form of the instruction rounds up the most significant 32-bit of the 64-bit multiplication results by adding a 1 to bit 31 of the results.

**Operations:**

```

op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; // bottom
for ((aop,bop,res) in [(op1t,op2t,rest), (op1b,op2b,resb)]) {
    res = (aop s* bop)[63:32];
}
Rd = concat(rest, resb);
x=0

```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

```
__STATIC_FORCEINLINE unsigned long long __RV_DSMMUL_U (unsigned long long a,
unsigned long long b)
```

DSMMUL.u (64-bit MSW 32x32 Unsigned Multiply)

**Type:** SIMD

**Syntax:**

```
DSMMUL.u Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

**Purpose :**

Do MSW 32x32 element unsigned multiplications simultaneously. The results are written into Rd.

**Description :**

This instruction multiplies the 32-bit elements of Rs1 with the 32-bit elements of Rs2 and writes the most significant 32-bit multiplication results to the corresponding 32-bit elements of Rd. The 32-bit elements of Rs1 and Rs2 are treated as unsigned integers. The .u form of the instruction rounds up the most significant 32-bit of the 64-bit multiplication results by adding a 1 to bit 31 of the results.

**Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; // bottom
for ((aop,bop,res) in [(op1t,op2t,rest), (op1b,op2b,resb)]) {
    res = RUND(aop u* bop)[63:32];
}
Rd = concat(rest, resb);
x=x+1
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

```
__STATIC_FORCEINLINE unsigned long long __RV_DKWMUL (unsigned long long a,
unsigned long long b)
```

DKWMUL (64-bit MSW 32x32 Signed Multiply & Double)

**Type:** SIMD

**Syntax:**

```
DKWMUL Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

**Purpose :**

Do MSW 32x32 element signed multiplications simultaneously and double. The results are written into Rd.

**Description :**

This instruction multiplies the 32-bit elements of Rs1 with the 32-bit elements of Rs2. It then shifts the multiplication results one bit to the left and takes the most significant 32-bit results. If the shifted result is greater than  $2^{31}-1$ , it is saturated to  $2^{31}-1$  and the OV flag is set to 1. The final element result is written to Rd. The 32-bit elements of Rs1 and Rs2 are treated as signed integers. The .u form of the instruction additionally rounds up the 64-bit multiplication results by adding a 1 to bit 30 before the shift and saturation operations.

#### Operations:

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; // bottom
for ((aop,bop,res) in [(op1t,op2t,rest), (op1b,op2b,resb)]) {
    res = sat.q31((aop s* bop) << 1)[63:32];
}
Rd = concat(rest, resb);
x=x+1
```

#### Parameters

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

#### Returns

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKWMUL\_U (unsigned long long a, unsigned long long b)**

DKWMUL.u (64-bit MSW 32x32 Unsigned Multiply & Double)

Type: SIMD

#### Syntax:

```
DKWMUL.u Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

#### Purpose :

Do MSW 32x32 element unsigned multiplications simultaneously and double. The results are written into Rd.

#### Description :

This instruction multiplies the 32-bit elements of Rs1 with the 32-bit elements of Rs2. It then shifts the multiplication results one bit to the left and takes the most significant 32-bit results. If the shifted result is greater than  $2^{31}-1$ , it is saturated to  $2^{31}-1$  and the OV flag is set to 1. The final element result is written to Rd. The 32-bit elements of Rs1 and Rs2 are treated as signed integers. The .u form of the instruction additionally rounds up the 64-bit multiplication results by adding a 1 to bit 30 before the shift and saturation operations.

#### Operations:

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; // bottom
for ((aop,bop,res) in [(op1t,op2t,rest), (op1b,op2b,resb)]) {
    res = sat.q31(RUND(aop u* bop) << 1)[63:32];
}
```

(continues on next page)

(continued from previous page)

```
Rd = concat(rest, resb);
x=0
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKABS32 (unsigned long long a)**

DKABS32 (64-bit SIMD 32-bit Saturating Absolute)

**Type:** SIMD

**Syntax:**

```
DKABS32 Rd, Rs1
# Rd, Rs1 are all even/odd pair of registers
```

**Purpose :**

Get the absolute value of 32-bit signed integer elements simultaneously.

**Description :**

This instruction calculates the absolute value of 32-bit signed integer elements stored in Rs1 and writes the element results to Rd. If the input number is 0x8000\_0000, this instruction generates 0x7fff\_ffff as the output and sets the OV bit to 1.

**Operations:**

```
src = Rs1.W[x];
if (src == 0x8000_0000) {
    src = 0x7fff_ffff;
    OV = 1;
} else if (src[31] == 1)
    src = -src;
}
Rd.W[x] = src;
x=1...0
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKSLRA32 (unsigned long long a, int b)**

DKSLRA32 (64-bit SIMD 32-bit Shift Left Logical with Saturation or Shift Right Arithmetic)

**Type:** SIMD

**Syntax:**



DKSLRA32 Rd, Rs1, Rs2

*# Rd, Rs1, Rs2 are all even/odd pair of registers*

**Purpose :**

Do 31-bit elements logical left (positive) or arithmetic right (negative) shift operation with Q31 saturation for the left shift.

**Description :**

The 31-bit data elements of Rs1 are left-shifted logically or right-shifted arithmetically based on the value of Rs2[5:0]. Rs2[5:0] is in the signed range of  $[-2^5, 2^5-1]$ . A positive Rs2[5:0] means logical left shift and a negative Rs2[4:0] means arithmetic right shift. The shift amount is the absolute value of Rs2[5:0]. However, the behavior of Rs2[5:0]==- 2<sup>5</sup> (0x20) is defined to be equivalent to the behavior of Rs2[5:0]==-(2<sup>5</sup>-1) (0x21).

**Operations:**

```
if (Rs2[5:0] < 0) {
    sa = -Rs2[5:0];
    sa = (sa == 32)? 31 : sa;
    Rd.W[x] = SE32(Rs1.W[x][31:sa]);
} else {
    sa = Rs2[4:0];
    res[(31+sa):0] = Rs1.W[x] <<(logic) sa;
    if (res > (2^31)-1) {
        res[31:0] = 0x7fff_ffff; OV = 1;
    } else if (res < -2^31) {
        res[31:0] = 0x8000_0000; OV = 1;
    }
    Rd.W[x] = res[31:0];
}
x=1...0
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] int type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKADD32 (unsigned long long a, unsigned long long b)**

DKADD32(64-bit SIMD 32-bit Signed Saturating Addition)

**Type:** SIMD

**Syntax:**

DKADD32 Rd, Rs1, Rs2

*# Rd, Rs1, Rs2 are all even/odd pair of registers*

**Purpose :**

Do 32-bit signed integer element saturating additions simultaneously.

**Description :**

This instruction adds the 32-bit signed integer elements in Rs1 with the 32-bit signed integer elements in Rs2. If any of the results are beyond the Q31 number range ( $-2^{31} \leq Q31 \leq 2^{31}-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to Rd.

**Operations:**

```
res[x] = Rs1.W[x] + Rs2.W[x];
if (res[x] > 0x7fff_ffff) {
    res[x] = 0x7fff_ffff;
    OV = 1;
} else if (res[x] < 0x8000_0000) {
    res[x] = 0x8000_0000;
    OV = 1;
}
Rd.W[x] = res[x];
x=1...0
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKSUB32 (unsigned long long a, unsigned long long b)**

DKSUB32 (64-bit SIMD 32-bit Signed Saturating Subtraction)

**Type:** SIMD

**Syntax:**

```
DKSUB32 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

**Purpose :**

Do 32-bit signed integer element saturating subtractions simultaneously.

**Description :**

This instruction subtracts the 32-bit signed integer elements in Rs2 from the 32-bit signed integer elements in Rs1. If any of the results are beyond the Q31 number range ( $-2^{31} \leq Q31 \leq 2^{31}-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to Rd.

**Operations:**

```
res[x] = Rs1.W[x] - Rs2.W[x];
if (res[x] > (2^31)-1) {
    res[x] = (2^31)-1;
    OV = 1;
} else if (res[x] < -2^31) {
    res[x] = -2^31;
    OV = 1;
}
```

(continues on next page)

(continued from previous page)

```

}
Rd.W[x] = res[x];
x=1...0

```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DRADD16 (unsigned long long a, unsigned long long b)**

DRADD16 (64-bit SIMD 16-bit Halving Signed Addition)

**Type:** SIMD

**Syntax:**

```

DRADD16 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers

```

**Purpose :**

Do 16-bit signed integer element additions simultaneously. The results are halved to avoid overflow or saturation.

**Description :**

This instruction adds the 16-bit signed integer elements in Rs1 with the 16-bit signed integer elements in Rs2. The results are first arithmetically right-shifted by 1 bit and then written to Rd.

**Operations:**

```

Rd.H[x] = [(Rs1.H[x]) + (Rs2.H[x])] s>> 1;
x=3...0

```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DSUB16 (unsigned long long a, unsigned long long b)**

DSUB16 (64-bit SIMD 16-bit Halving Signed Subtraction)

**Type:** SIMD

**Syntax:**

```

DSUB16 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers

```

**Purpose :**

Do 16-bit integer element subtractions simultaneously.

**Description :**

This instruction adds the 16-bit signed integer elements in Rs1 with the 16-bit signed integer elements in Rs2. The results are first arithmetically right-shifted by 1 bit and then written to Rd.

**Operations:**

```
Rd.H[x] = [(Rs1.H[x]) - (Rs2.H[x])] ;  
x=3...0
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

```
__STATIC_FORCEINLINE unsigned long long __RV_DRADD32 (unsigned long long a,  
unsigned long long b)
```

DRADD32 (64-bit SIMD 32-bit Halving Signed Addition)

Type: SIMD

**Syntax:**

```
DRADD32 Rd, Rs1, Rs2  
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

**Purpose :**

Do 32-bit signed integer element additions simultaneously. The results are halved to avoid overflow or saturation.

**Description :**

This instruction adds the 32-bit signed integer elements in Rs1 with the 32-bit signed integer elements in Rs2. The results are first arithmetically right-shifted by 1 bit and then written to Rd.

**Operations:**

```
Rd.W[x] = [(Rs1.W[x]) + (Rs2.W[x])] s>> 1;  
x=1...0
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

```
__STATIC_FORCEINLINE unsigned long long __RV_DSUB32 (unsigned long long a,  
unsigned long long b)
```

DSUB32 (64-bit SIMD 32-bit Halving Signed Subtraction)

**Type:** SIMD

**Syntax:**

```
DSUB32 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

**Purpose :**

Do 32-bit integer element subtractions simultaneously.

**Description :**

This instruction subtracts the 32-bit signed integer elements in Rs2 from the 32-bit signed integer elements in Rs1 . The results are written to Rd.

**Operations:**

```
Rd.W[x] = [(Rs1.E[x]) - (Rs2.E[x])] ;
x=1...0
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DMSR16 (unsigned long a, unsigned long b)**

DMSR16 (Signed Multiply Halfs with Right Shift 16-bit and Cross Multiply Halfs with Right Shift 16-bit)

**Type:** SIMD

**Syntax:**

```
DMSR16 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

**Purpose :**

Do two signed 16-bit multiplications and cross multiplications from the 16-bit elements of two registers; and each multiplications performs a right shift operation.

**Description :**

For the DMSR16 instruction, multiply the top 16-bit Q15 content of 32-bit chunks in Rs1 with the top 16-bit Q15 content of 32-bit chunks in Rs2, multiply the bottom 16-bit Q15 content of 32-bit chunks in Rs1 with the bottom 16-bit Q15 content of 32-bit chunks in Rs2. At the same time, multiply the top 16-bit Q15 content of 32-bit chunks in Rs1 with the bottom 16-bit Q15 content of 32-bit chunks in Rs2 and multiply the bottom 16-bit Q15 content of 32-bit chunks in Rs1 with the top 16-bit Q15 content of 32-bit chunks in Rs2. The Q31 results are then right-shifted 16-bits and clipped to Q15 values. The Q15 results are then written into Rd.

**Operations:**

```

Rd.H[0] = (Rs1.H[0] s* Rs2.H[0]) s>> 16
Rd.H[1] = (Rs1.H[1] s* Rs2.H[1]) s>> 16
Rd.H[2] = (Rs1.H[1] s* Rs2.H[0]) s>> 16
Rd.H[3] = (Rs1.H[0] s* Rs2.H[1]) s>> 16

```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DMSR17 (unsigned long a, unsigned long b)**

DMSR17 (Signed Multiply Halves with Right Shift 17-bit and Cross Multiply Halves with Right Shift 17-bit)

**Type:** SIMD

**Syntax:**

```

DMSR17 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers

```

**Purpose :**

Do two signed 16-bit multiplications and cross multiplications from the 16-bit elements of two registers; and each multiplications performs a right shift operation.

**Description :**

For the DMSR17 instruction, multiply the top 16-bit Q15 content of 32-bit chunks in Rs1 with the top 16-bit Q15 content of 32-bit chunks in Rs2, multiply the bottom 16-bit Q15 content of 32-bit chunks in Rs1 with the bottom 16-bit Q15 content of 32-bit chunks in Rs2. At the same time, multiply the top 16-bit Q15 content of 32-bit chunks in Rs1 with the bottom 16-bit Q15 content of 32-bit chunks in Rs2 and multiply the bottom 16-bit Q15 content of 32-bit chunks in Rs1 with the top 16-bit Q15 content of 32-bit chunks in Rs2. The Q31 results are then right-shifted 17-bits and clipped to Q15 values. The Q15 results are then written into Rd.

**Operations:**

```

Rd.H[0] = (Rs1.H[0] s* Rs2.H[0]) s>> 17
Rd.H[1] = (Rs1.H[1] s* Rs2.H[1]) s>> 17
Rd.H[2] = (Rs1.H[1] s* Rs2.H[0]) s>> 17
Rd.H[3] = (Rs1.H[0] s* Rs2.H[1]) s>> 17

```

**Parameters**

- **a** – [in] unsigned long type of value stored in a
- **b** – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DMSR33 (unsigned long long a, unsigned long long b)**

DMSR33 (Signed Multiply with Right Shift 33-bit and Cross Multiply with Right Shift 33-bit)

**Type:** SIMD

**Syntax:**

```
DMSR33 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

**Purpose :**

Do two signed 32-bit multiplications from the 32-bit elements of two registers, and each multiplications performs a right shift operation.

**Description :**

For the DMSR33 instruction, multiply the top 32-bit Q31 content of 64-bit chunks in Rs1 with the top 32-bit Q31 content of 64-bit chunks in Rs2. At the same time, multiply the bottom 32-bit Q31 content of 64-bit chunks in Rs1 with the bottom 32-bit Q31 content of 64-bit chunks in Rs2. The Q64 results are then right-shifted 33-bits and clipped to Q31 values. The Q31 results are then written into Rd.

**Operations:**

```
Rd.W[0] = (Rs1.W[0] s* Rs2.W[0]) s>> 33
Rd.W[1] = (Rs1.W[1] s* Rs2.W[1]) s>> 33
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DMCSR33 (unsigned long long a, unsigned long long b)**

DMCSR33 (Signed Multiply with Right Shift 33-bit and Cross Multiply with Right Shift 33-bit)

**Type:** SIMD

**Syntax:**

```
DMCSR33 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

**Purpose :**

Do two signed 32-bit cross multiplications from the 32-bit elements of two registers, and each multiplications performs a right shift operation.

**Description :**

For the DMCSR33 instruction, multiply the top 32-bit Q31 content of 64-bit chunks in Rs1 with the bottom 32-bit Q31 content of 64-bit chunks in Rs2. At the same time, multiply the bottom 32-bit Q31 content of 64-bit chunks in Rs1 with the top 32-bit Q31 content of 64-bit chunks in Rs2. The Q63 results are then right-shifted 33-bits and clipped to Q31 values. The Q31 results are then written into Rd.

**Operations:**

```
Rd.W[0] = (Rs1.W[0] s* Rs2.W[1]) s>> 33
Rd.W[1] = (Rs1.W[1] s* Rs2.W[0]) s>> 33
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_DREDAS16 (unsigned long long a)**

DREDAS16 (Reduced Addition and Reduced Subtraction)

Type: SIMD

Syntax:

```
DREDAS16 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

**Purpose :**

Do halves reduced subtraction and halves reduced addition from a register. The result is written to Rd.

**Description :**

For the DREDAS16 instruction, subtract the top 16-bit Q15 element from the bottom 16-bit Q15 element of the bottom 32-bit Q31 content of 64-bit chunks in Rs1. At the same time, add the the top16-bit Q15 element with the bottom16-bit Q15 element of the top 32-bit Q31 content of 64-bit chunks in Rs1. The two Q15 results are then written into Rd.

**Operations:**

```
Rd.H[0] = Rs1.H[0] - Rs1.H[1]
Rd.H[1] = Rs1.H[2] + Rs1.H[3]
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_DREDSA16 (unsigned long long a)**

DREDSA16 (Reduced Subtraction and Reduced Addition)

Type: SIMD

Syntax:

```
DREDSA16 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

**Purpose :**

Do halves reduced subtraction and halves reduced addition from a register. The result is written to Rd.

**Description :**



For the DREDSA16 instruction, add the top 16-bit Q15 element from the bottom 16-bit Q15 element of the bottom 32-bit Q31 content of 64-bit chunks in Rs1. At the same time, subtract the the top16-bit Q15 element with the bottom16-bit Q15 element of the top 32-bit Q31 content of 64-bit chunks in Rs1. The two Q15 results are then written into Rd.

**Operations:**

```
Rd.H[0] = Rs1.H[0] + Rs1.H[1]
Rd.H[1] = Rs1.H[2] - Rs1.H[3]
```

**Parameters**

**a** – [in] unsigned long long type of value stored in a

**Returns**

value stored in unsigned long type

**\_\_STATIC\_FORCEINLINE int16\_t \_\_RV\_DKCLIP64 (unsigned long long a)**

DKCLIP64 (64-bit Clipped to 16-bit Saturation Value)

**Type:** SIMD

**Syntax:**

```
DKCLIP64 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

**Purpose :**

Do 15-bit element arithmetic right shift operations and limit result into 32-bit int, then do saturate operation to 16-bit and clip result to 16-bit Q15.

**Description :**

For the DKCLIP64 instruction, shift the input 15 bits to the right and data convert the result to 32-bit int type, after which the input is saturated to limit the data to between  $2^{15}-1$  and  $-2^{15}$ . the result is converted to 16-bits q15 type. The final results are written to Rd.

**Operations:**

```
const int32_t max = (int32_t)((1U << 15U) - 1U);
const int32_t min = -1 - max;
int32_t val = (int32_t)(Rs s >> 15);
if (val > max) {
    Rd = max;
} else if (val < min) {
    Rd = min;
} else {
    Rd = (int16_t)val;
}
```

**Parameters**

**a** – [in] unsigned long long type of value stored in a

**Returns**

value stored in int16\_t type

```
__STATIC_FORCEINLINE unsigned long long __RV_DKMDA (unsigned long long a,
unsigned long long b)
```

DKMDA (Signed Multiply Two Halfs and Add)

**Type:** SIMD

**Syntax:**

```
DKMDA Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

**Purpose :**

Do two signed 16-bit multiplications from the 32-bit elements of two registers; and then adds the two 32-bit results together. The addition result may be saturated.

**Description :**

This instruction multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2 and then adds the result to the result of multiplying the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. The addition result is checked for saturation. If saturation happens, the result is saturated to  $2^{31}-1$ . The final results are written to Rd. The 16-bit contents are treated as signed integers.

**Operations:**

```
if (Rs1.W[x] != 0x80008000) or (Rs2.W[x] != 0x80008000){
    Rd.W[x] = (Rs1.W[x].H[1] * Rs2.W[x].H[1]) + (Rs1.W[x].H[0] * Rs2.W[x].H[0]);
} else {
    Rd.W[x] = 0x7fffffff;
    OV = 1;
}
x=1..0
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

```
__STATIC_FORCEINLINE unsigned long long __RV_DKMXDA (unsigned long long a,
unsigned long long b)
```

DKMXDA (Signed Crossed Multiply Two Halfs and Add)

**Type:** SIMD

**Syntax:**

```
DKMXDA Rd, Rs1, Rs2
```

**Purpose :**

Do two signed 16-bit multiplications from the 32-bit elements of two registers; and then adds the two 32-bit results together. The addition result may be saturated.

- DKMXDA: top\*bottom + top\*bottom (per 32-bit element)

**Description :**

This instruction multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 and then adds the result to the result of multiplying the top 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2. The addition result is checked for saturation. If saturation happens, the result is saturated to  $2^{31}-1$ . The final results are written to Rd. The 16-bit contents are treated as signed integers.

**Operations:**

```
if (Rs1.W[x] != 0x80008000) or (Rs2.W[x] != 0x80008000){
  Rd.W[x] = (Rs1.W[x].H[1] * Rs2.W[x].H[0]) + (Rs1.W[x].H[0] * Rs2.W[x].H[1]);
} else {
  Rd.W[x] = 0x7fffffff;
  OV = 1;
}
x=1...0
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DSMDRS (unsigned long long a, unsigned long long b)**

DSMDRS (Signed Multiply Two Halfs and Reverse Subtract)

**Type:** SIMD

**Syntax:**

DSMDRS Rd, Rs1, Rs2

**Purpose :**

Do two signed 16-bit multiplications from the 32-bit elements of two registers; and then perform a subtraction operation between the two 32-bit results.

- DSMDRS: bottom\*bottom - top\*top (per 32-bit element)

**Description :**

This instruction multiplies the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 and then subtracts the result from the result of multiplying the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2. The subtraction result is written to the corresponding 32-bit element of Rd (The 16-bit contents of multiplication are treated as signed integers).

**Operations:**

```
Rd.W[x] = (Rs1.W[x].H[0] * Rs2.W[x].H[0]) - (Rs1.W[x].H[1] * Rs2.W[x].H[1]); x=
↪ 1...0
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a

- **b** – [in] unsigned long long type of value stored in **b**

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DSMXDS (unsigned long long a, unsigned long long b)**

DSMXDS (Signed Crossed Multiply Two Halfs and Subtract)

**Type:** SIMD

**Syntax:**

DSMXDS Rd, Rs1, Rs2

**Purpose :**

Do two signed 16-bit multiplications from the 32-bit elements of two registers; and then perform a subtraction operation between the two 32-bit results.

- DSMXDS: top\*bottom - bottom\*top (per 32-bit element)

**Description :**

This instruction multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2. The subtraction result is written to the corresponding 32-bit element of Rd. The 16-bit contents of multiplication are treated as signed integers.

**Operations:**

$$Rd.W[x] = (Rs1.W[x].H[1] * Rs2.W[x].H[0]) - (Rs1.W[x].H[0] * Rs2.W[x].H[1]); x \in \{0, 1, 2, 3\}$$

**Parameters**

- **a** – [in] unsigned long long type of value stored in **a**
- **b** – [in] unsigned long long type of value stored in **b**

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE long long \_\_RV\_DSMBB32 (unsigned long long a, unsigned long long b)**

DSMBB32 (Signed Multiply Bottom Word & Bottom Word)

**Type:** SIMD

**Syntax:**

DSMBB32 Rd, Rs1, Rs2

**Purpose :**

Multiply the signed 32-bit element of a register with the signed 32-bit element of another register and write the 64-bit result to a third register.

- DSMBB32: bottom\*bottom

**Description :**

This instruction multiplies the bottom 32-bit element of Rs1 with the bottom 32-bit element of Rs2. The 64-bit multiplication result is written to Rd. The 32-bit contents of Rs1 and Rs2 are treated as signed integers.

**Operations:**

```
res = (Rs1.W[0] * Rs2.W[0]);
Rd = res;
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in long long type

**\_\_STATIC\_FORCEINLINE long long \_\_RV\_DSMBB32\_SRA14 (unsigned long long a, unsigned long long b)**

DSMBB32.sra14 (Signed Crossed Multiply Two Halfs and Subtract with Right Shift 14)

Type: SIMD

**Syntax:**

```
DSMBB32.sra14 Rd, Rs1, Rs2
```

**Purpose :**

Multiply the signed 32-bit element of a register with the signed 32-bit element of another register, then right shift 14- bit,finally write the 64-bit result to a third register.

- DSMBB32.sra14: bottom\*bottom s>> 14

**Description :**

This instruction multiplies the bottom 32-bit element of Rs1 with the bottom 32-bit element of Rs2. The 64-bit multiplication result is written to Rd after right shift 14-bit. The 32-bit contents of Rs1 and Rs2 are treated as signed integers.

**Operations:**

```
res = (Rs1.W[0] * Rs2.W[0]) s>> 14;
Rd = res;
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in long long type

**\_\_STATIC\_FORCEINLINE long long \_\_RV\_DSMBB32\_SRA32 (unsigned long long a, unsigned long long b)**

DSMBB32.sra32 (Signed Crossed Multiply Two Halfs and Subtract with Right Shift 32)

**Type:** SIMD

**Syntax:**

```
DSMBB32.sra32 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

**Purpose :**

Multiply the signed 32-bit element of a register with the signed 32-bit element of another register, then right shift 32-bit, finally write the 64-bit result to a third register.

- DSMBB32.sra32: bottom\*bottom s >> 32

**Description :**

This instruction multiplies the bottom 32-bit element of Rs1 with the bottom 32-bit element of Rs2. The 64-bit multiplication result is written to Rd after right shift 32-bit. The 32-bit contents of Rs1 and Rs2 are treated as signed integers.

**Operations:**

```
res = (Rs1.W[0] * Rs2.W[0]) s>> 32;
Rd = res;
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in long long type

**\_\_STATIC\_FORCEINLINE long long \_\_RV\_DSMBT32 (unsigned long long a,  
unsigned long long b)**

SMBT32 (Signed Multiply Bottom Word & Top Word)

**Type:** SIMD

**Syntax:**

```
DSMBT32 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

**Purpose :**

Multiply the signed 32-bit element of a register with the signed 32-bit element of another register and write the 64-bit result to a third register.

- DSMBT32: bottom\*top

**Description :**

This instruction multiplies the bottom 32-bit element of Rs1 with the top 32-bit element of Rs2. The 64-bit multiplication result is written to Rd. The 32-bit contents of Rs1 and Rs2 are treated as signed integers.

**Operations:**

```
res = (Rs1.W[0] * Rs2.W[0]);
Rd = res;
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in long long type

**\_\_STATIC\_FORCEINLINE long long \_\_RV\_DSMBT32\_SRA14 (unsigned long long a, unsigned long long b)**

DSMBT32.sra14 (Signed Multiply Bottom Word & Top Word with Right Shift 14)

**Type:** SIMD

**Syntax:**

```
DSMBT32.sra14 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

**Purpose :**

Multiply the signed 32-bit element of a register with the signed 32-bit element of another register, then right shift 14- bit, finally write the 64-bit result to a third register.

- DSMBT32.sra14: bottom\*bottom s>> 14

**Description :**

This instruction multiplies the bottom 32-bit element of Rs1 with the top 32-bit element of Rs2. The 64-bit multiplication result is written to Rd after right shift 14-bit. The 32-bit contents of Rs1 and Rs2 are treated as signed integers.

**Operations:**

```
res = (Rs1.W[0] * Rs2.W[0]) s>> 14;
Rd = res;
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in long long type

**\_\_STATIC\_FORCEINLINE long long \_\_RV\_DSMBT32\_SRA32 (unsigned long long a, unsigned long long b)**

DSMBT32.sra32 (Signed Crossed Multiply Two Halfs and Subtract with Right Shift 32)

**Type:** SIMD

**Syntax:**

```
DSMBT32.sra32 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

**Purpose :**

Multiply the signed 32-bit element of a register with the signed 32-bit element of another register, then right shift 32-bit, finally write the 64-bit result to a third register.

- DSMBT32.sra32: bottom\*bottom s>> 32

**Description :**

This instruction multiplies the bottom 32-bit element of Rs1 with the top 32-bit element of Rs2. The 64-bit multiplication result is written to Rd after right shift 32-bit. The 32-bit contents of Rs1 and Rs2 are treated as signed integers.

**Operations:**

```
res = (Rs1.W[0] * Rs2.W[0]) s>> 14;
Rd = res;
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in long long type

```
__STATIC_FORCEINLINE long long __RV_DSMTT32 (unsigned long long a,
unsigned long long b)
```

DSMTT32 (Signed Multiply Top Word & Top Word)

Type: SIMD

**Syntax:**

```
DSMTT32 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

**Purpose :**

Multiply the signed 32-bit element of a register with the signed 32-bit element of another register and write the 64-bit result to a third register.

- DSMTT32: top\*top

**Description :**

This instruction multiplies the top 32-bit element of Rs1 with the top 32-bit element of Rs2. The 64-bit multiplication result is written to Rd. The 32-bit contents of Rs1 and Rs2 are treated as signed integers.

**Operations:**

```
res = Rs1.W[1] * Rs2.W[1];
Rd = res;
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a



- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in long long type

**\_\_STATIC\_FORCEINLINE long long \_\_RV\_DSMTT32\_SRA14 (unsigned long long a, unsigned long long b)**

DSMTT32.sra14 (Signed Multiply Top Word & Top Word with Right Shift 14-bit)

**Type:** SIMD

**Syntax:**

```
DSMTT32.sra14 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

**Purpose :**

Multiply the signed 32-bit element of a register with the signed 32-bit element of another register, then right shift 14-bit, finally write the 64-bit result to a third register.

- DSMTT32.sra14:  $\text{top} * \text{top} \gg 14$

**Description :**

This instruction multiplies the top 32-bit element of Rs1 with the top 32-bit element of Rs2. The 64-bit multiplication result is written to Rd after right shift 14-bit. The 32-bit contents of Rs1 and Rs2 are treated as signed integers.

**Operations:**

```
res = Rs1.W[1] * Rs2.W[1] >> 14;
Rd = res;
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in long long type

**\_\_STATIC\_FORCEINLINE long long \_\_RV\_DSMTT32\_SRA32 (unsigned long long a, unsigned long long b)**

DSMTT32.sra32 (Signed Multiply Top Word & Top Word with Right Shift 32-bit)

**Type:** SIMD

**Syntax:**

```
DSMTT32.sra32 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

**Purpose :**

Multiply the signed 32-bit element of a register with the signed 32-bit element of another register, then right shift 32-bit, finally write the 64-bit result to a third register.

- DSMTT32.sra32:  $\text{top} * \text{top} \gg 32$

**Description :**

This instruction multiplies the top 32-bit element of Rs1 with the top 32-bit element of Rs2. The 64-bit multiplication result is written to Rd after right shift 32-bit. The 32-bit contents of Rs1 and Rs2 are treated as signed integers.

**Operations:**

```
res = Rs1.W[1] * Rs2.W[1] >> 32;  
Rd = res;
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DPKBB32 (unsigned long long a, unsigned long long b)**

DPKBB32 (Pack Two 32-bit Data from Both Bottom Half)

Type: SIMD

**Syntax:**

```
DPKBB32 Rd, Rs1, Rs2  
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

**Purpose :**

Pack 32-bit data from 64-bit chunks in two registers.

- DPKBB32: bottom.bottom

**Description :**

This instruction moves Rs1.W[0] to Rd.W[1] and moves Rs2.W[0] to Rd.W[0].

**Operations:**

```
Rd = CONCAT(Rs1.W[0], Rs2.W[0]);
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DPKBT32 (unsigned long long a, unsigned long long b)**

DPKBT32 (Pack Two 32-bit Data from Bottom and Top Half)

Type: SIMD

**Syntax:**

```
DPKBT32 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

**Purpose :**

Pack 32-bit data from 64-bit chunks in two registers.

- DPKBT32: bottom.top

**Description :**

This instruction moves Rs1.W[0] to Rd.W[1] and moves Rs2.W[1] to Rd.W[0].

**Operations:**

```
Rd = CONCAT(Rs1.W[0], Rs2.W[1]);
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

```
__STATIC_FORCEINLINE unsigned long long __RV_DPKTT32 (unsigned long long a,
unsigned long long b)
```

DPKTT32 (Pack Two 32-bit Data from Both Top Half)

Type: SIMD

**Syntax:**

```
DPKTT32 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

**Purpose :**

Pack 32-bit data from 64-bit chunks in two registers.

- DPKTT32: top.top

**Description :**

This instruction moves Rs1.W[1] to Rd.W[0] and moves Rs2.W[1] to Rd.W[0].

**Operations:**

```
Rd = CONCAT(Rs1.W[1], Rs2.W[1]);
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DPKTB32 (unsigned long long a, unsigned long long b)**

DPKTB32 (Pack Two 32-bit Data from Top and Bottom Half)

**Type:** SIMD

**Syntax:**

```
DPKTB32 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

**Purpose :**

Pack 32-bit data from 64-bit chunks in two registers.

- DPKTB32: top.bottom

**Description :**

This instruction moves Rs1.W[1] to Rd.W[1] and moves Rs2.W[0] to Rd.W[0].

**Operations:**

```
Rd = CONCAT(Rs1.W[1], Rs2.W[0]);
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DPKTB16 (unsigned long long a, unsigned long long b)**

DPKTB16 (Pack Two 32-bit Data from Top and Bottom Half)

**Type:** SIMD

**Syntax:**

```
DPKTB16 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

**Purpose :**

Pack 16-bit data from 32-bit chunks in two registers.

- DPKTB16: top.bottom

**Description :**

This instruction moves Rs1.W[x] [31:16] to Rd.W[x] [31:16] and moves Rs2.W[x] [15:0] to Rd.W[x] [15:0].

**Operations:**

```
Rd.W[x][31:0] = CONCAT(Rs1.W[x][31:16], Rs2.W[x][15:0]);
x=1...0
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DPKBB16 (unsigned long long a, unsigned long long b)**

DPKBB16 (Pack Two 16-bit Data from Both Bottom Half)

**Type:** SIMD

**Syntax:**

```
DPKBB16 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

**Purpose :**

Pack 16-bit data from 32-bit chunks in two registers.

- PKBB16: bottom.bottom

**Description :**

This instruction moves Rs1.W[x][15:0] to Rd.W[x][31:16] and moves Rs2.W[x][15:0] to Rd.W[x][15:0].

**Operations:**

```
Rd.W[x][31:0] = CONCAT(Rs1.W[x][15:0], Rs2.W[x][15:0]);
x=1...0
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DPKBT16 (unsigned long long a, unsigned long long b)**

DPKBT16 (Pack Two 16-bit Data from Bottom and Top Half)

**Type:** SIMD

**Syntax:**

```
DPKBT16 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

**Purpose :**

Pack 16-bit data from 32-bit chunks in two registers.

- PKBT16: bottom.top

**Description :**

This instruction moves Rs1.W[x] [15:0] to Rd.W[x] [31:16] and moves Rs2.W[x] [31:16] to Rd.W[x] [15:0].

**Operations:**

```
Rd.W[x][31:0] = CONCAT(Rs1.W[x][15:0], Rs2.W[x][31:16]);  
x=1...0
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DPKTT16 (unsigned long long a, unsigned long long b)**

DPKTT16 (Pack Two 16-bit Data from Both Top Half)

Type: SIMD

**Syntax:**

```
DPKTT16 Rd, Rs1, Rs2  
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

**Purpose :**

Pack 16-bit data from 32-bit chunks in two registers.

- PKTT16 top.top

**Description :**

This instruction moves Rs1.W[x] [31:16] to Rd.W[x] [31:16] and moves Rs2.W[x] [31:16] to Rd.W[x] [15:0].

**Operations:**

```
Rd.W[x][31:0] = CONCAT(Rs1.W[x][31:16], Rs2.W[x][31:16]);  
x=1...0
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DSRA16 (unsigned long long a, unsigned long long b)**

DSRA16 (SIMD 16-bit Shift Right Arithmetic)

Type: SIMD

**Syntax:**

```
DSRA16 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

**Purpose :**

Do 16-bit element arithmetic right shift operations simultaneously. The shift amount is a variable from a GPR.

**Description :**

The 16-bit data elements in Rs1 are right-shifted arithmetically, that is, the shifted out bits are filled with the sign-bit of the data elements. The shift amount is specified by the low-order 4-bits of the value in the Rs2 register. And the results are written to Rd.

**Operations:**

```
sa = Rs2[3:0];
if (sa != 0)
{
  Rd.H[x] = SE16(Rs1.H[x][15:sa]);
} else {
  Rd = Rs1;
}
x=3...0
```

**Parameters**

- a – [in] unsigned long long type of value stored in a
- b – [in] unsigned long type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DADD16 (unsigned long long a, unsigned long long b)**

DADD16 (16-bit Addition)

**Type:** SIMD

**Syntax:**

```
DADD16 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

**Purpose :**

Do 16-bit integer element additions simultaneously.

**Description :**

This instruction adds the 16-bit unsigned integer elements in Rs1 with the 16-bit unsigned integer elements in Rs2. And the results are written to Rd.

**Operations:**

```
Rd.H[x] = Rs1.H[x] + Rs2.H[x];
x=3...0
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DADD32 (unsigned long long a, unsigned long long b)**

DADD32 (32-bit Addition)

**Type:** SIMD

**Syntax:**

```
DADD32 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

**Purpose :**

Do 32-bit integer element additions simultaneously.

**Description :**

This instruction adds the 32-bit integer elements in Rs1 with the 32-bit integer elements in Rs2, and then writes the 32-bit element results to Rd.

**Operations:**

```
Rd.W[x] = Rs1.W[x] + Rs2.W[x];
x=1..0
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DSMBB16 (unsigned long long a, unsigned long long b)**

DSMBB16 (Signed Multiply Bottom Half & Bottom Half)

**Type:** SIMD

**Syntax:**

```
DSMBB16 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

**Purpose :**

Multiply the signed 16-bit content of the 32-bit elements of a register with the signed 16-bit content of the 32-bit elements of another register and write the result to a third register.

- DSMBB16: W[x].bottom\*W[x].bottom



**Description :**

For the DSMBB16 instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2. The multiplication results are written to Rd. The 16-bit contents of Rs1 and Rs2 are treated as signed integers.

**Operations:**

```
Rd.W[x] = Rs1.W[x].H[0] * Rs2.W[x].H[0];
x=1...0
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

```
__STATIC_FORCEINLINE unsigned long long __RV_DSMBT16 (unsigned long long a,
unsigned long long b)
```

DSMBT16 (Signed Multiply Bottom Half & Top Half)

Type: SIMD

**Syntax:**

```
DSMBT16 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

**Purpose :**

Multiply the signed 16-bit content of the 32-bit elements of a register with the signed 16-bit content of the 32-bit elements of another register and write the result to a third register.

- DSMBT16: W[x].bottom \* W[x].top

**Description :**

For the DSMBT16 instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. The multiplication results are written to Rd. The 16-bit contents of Rs1 and Rs2 are treated as signed integers.

**Operations:**

```
Rd.W[x] = Rs1.W[x].H[0] * Rs2.W[x].H[1];
x=1...0
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

```
__STATIC_FORCEINLINE unsigned long long __RV_DSMTT16 (unsigned long long a,
unsigned long long b)
```

DSMTT16 (Signed Multiply Top Half & Top Half)

**Type:** SIMD

**Syntax:**

```
DSMTT16 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

**Purpose :**

Multiply the signed 16-bit content of the 32-bit elements of a register with the signed 16-bit content of the 32-bit elements of another register and write the result to a third register.

- DSMTT16:  $W[x].top * W[x].top$

**Description :**

For the DSMTT16 instruction, it multiplies the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. The multiplication results are written to Rd. The 16-bit contents of Rs1 and Rs2 are treated as signed integers.

**Operations:**

```
Rd.W[x] = Rs1.W[x].H[1] * Rs2.W[x].H[1];
x=1..0
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DRCRSA16 (unsigned long long a, unsigned long long b)**

DRCRSA16 (16-bit Signed Halving Cross Subtraction & Addition)

**Type:** SIMD

**Syntax:**

```
DRCRSA16 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

**Purpose :**

Do 16-bit signed integer element subtraction and 16-bit signed integer element addition in a 32-bit chunk simultaneously. Operands are from crossed positions in 32-bit chunks. The results are halved to avoid overflow or saturation.

**Description :**

This instruction subtracts the 16-bit signed integer in [31:16] of 32-bit chunks in Rs1 with the 16-bit signed integer in [15:0] of 32-bit chunks in Rs2, and adds the 16-bit signed integer in [31:16] of 32-bit chunks in Rs2 from the 16-bit signed integer in [15:0] of 32-bit chunks in Rs1. The element results are first logically right-shifted by 1 bit and then written to [31:16] of 32-bit chunks in Rd and [15:0] of 32-bit chunks in Rd.

**Operations:**

```
Rd.W[x][31:16] = (Rs1.W[x][31:16] - Rs2.W[x][15:0]) s>> 1;
Rd.W[x][15:0] = (Rs1.W[x][15:0] + Rs2.W[x][31:16]) s>> 1;
x=1...0
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DRCRSA32 (unsigned long long a, unsigned long long b)**

DRCRSA32 (32-bit Signed Halving Cross Subtraction & Addition)

**Type:** SIMD

**Syntax:**

```
DRCRSA32 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

**Purpose :**

Do 32-bit signed integer element subtraction and 32-bit signed integer element addition in a 64-bit chunk simultaneously. Operands are from crossed 32-bit elements. The results are halved to avoid overflow or saturation.

**Description :**

This instruction subtracts the 32-bit signed integer element in [63:32] of Rs1 with the 32-bit signed integer element in [31:0] of Rs2, and adds the 32-bit signed integer element in [63:32] of Rs2 from the 32-bit signed integer element in [31:0] of Rs1. The element results are first arithmetically right-shifted by 1 bit and then written to [63:32] of Rd for addition and [31:0] of Rd for subtraction.

**Operations:**

```
Rd.W[1] = (Rs1.W[1] - Rs2.W[0]) s>> 1;
Rd.W[0] = (Rs1.W[0] + Rs2.W[1]) s>> 1;
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DRCRAS16 (unsigned long long a, unsigned long long b)**

DRCRAS16 (16-bit Signed Halving Cross Addition & Subtraction)

**Type:** SIMD

**Syntax:**

DRCRAS16 Rd, Rs1, Rs2

*# Rd, Rs1, Rs2 are all even/odd pair of registers*

#### Purpose :

Do 16-bit signed integer element subtraction and 16-bit signed integer element addition in a 32-bit chunk simultaneously. Operands are from crossed positions in 32-bit chunks. The results are halved to avoid overflow or saturation.

#### Description :

This instruction adds the 16-bit unsigned integer in [31:16] of 32-bit chunks in Rs1 with the 16-bit unsigned integer in [15:0] of 32-bit chunks in Rs2, and subtracts the 16-bit unsigned integer in [31:16] of 32-bit chunks in Rs2 from the 16-bit unsigned integer in [15:0] of 32-bit chunks in Rs1. The element results are first logically right-shifted by 1 bit and then written to [31:16] of 32-bit chunks in Rd and [15:0] of 32-bit chunks in Rd.

#### Operations:

```
Rd.W[x][31:16] = (Rs1.W[x][31:16] + Rs2.W[x][15:0]) s>> 1;
Rd.W[x][15:0] = (Rs1.W[x][15:0] - Rs2.W[x][31:16]) s>> 1;
x=1...0
```

#### Parameters

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

#### Returns

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DRCRAS32 (unsigned long long a, unsigned long long b)**

DRCRAS32 (32-bit Signed Cross Addition & Subtraction)

**Type:** SIMD

**Syntax:**

DRCRAS32 Rd, Rs1, Rs2

*# Rd, Rs1, Rs2 are all even/odd pair of registers*

#### Purpose :

Do 32-bit signed integer element addition and 32-bit signed integer element subtraction in a 64-bit chunk simultaneously. Operands are from crossed 32-bit elements. The results are halved to avoid overflow or saturation.

#### Description :

This instruction adds the 32-bit signed integer element in [63:32] of Rs1 with the 32-bit signed integer element in [31:0] of Rs2, and subtracts the 32-bit signed integer element in [63:32] of Rs2 from the 32-bit signed integer element in [31:0] of Rs1. The element results are first arithmetically right-shifted by 1 bit and then written to [63:32] of Rd for addition and [31:0] of Rd for subtraction.

#### Operations:

```
Rd.W[1] = (Rs1.W[1] + Rs2.W[0]) s>> 1;
Rd.W[0] = (Rs1.W[0] - Rs2.W[1]) s>> 1;
```

#### Parameters

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

#### Returns

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKCRAS16 (unsigned long long a, unsigned long long b)**

DKCRAS16 (16-bit Signed Saturating Cross Addition & Subtraction)

**Type:** SIMD

**Syntax:**

```
DKCRAS16 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

#### Purpose :

Do 16-bit signed integer element saturating addition and 16-bit signed integer element saturating subtraction in a 32-bit chunk simultaneously. Operands are from crossed positions in 32-bit chunks.

#### Description :

This instruction adds the 16-bit signed integer element in [31:16] of 32-bit chunks in Rs1 with the 16-bit signed integer element in [15:0] of 32-bit chunks in Rs2; at the same time, it subtracts the 16-bit signed integer element in [31:16] of 32-bit chunks in Rs2 from the 16-bit signed integer element in [15:0] of 32-bit chunks in Rs1. If any of the results are beyond the Q15 number range ( $-2^{15} \leq Q15 \leq 2^{15}-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to [31:16] of 32-bit chunks in Rd for subtraction and [15:0] of 32-bit chunks in Rd for addition.

#### Operations:

```
res1 = Rs1.W[x][31:16] - Rs2.W[x][15:0];
res2 = Rs1.W[x][15:0] + Rs2.W[x][31:16];
for (res in [res1, res2]) {
    if (res > (2^15)-1) {
        res = (2^15)-1;
        OV = 1;
    } else if (res < -2^15) {
        res = -2^15;
        OV = 1;
    }
}
Rd.W[x][31:16] = res1;
Rd.W[x][15:0] = res2;
x=1...0
```

#### Parameters

- **a** – [in] unsigned long long type of value stored in a

- **b** – [in] unsigned long long type of value stored in **b**

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKCRSA16 (unsigned long long a, unsigned long long b)**

DKCRSA16 (16-bit Signed Saturating Cross Subtraction & Addition)

**Type:** SIMD

**Syntax:**

```
DKCRSA16 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

**Purpose :**

Do 16-bit signed integer element saturating subtraction and 16-bit signed integer element saturating addition in a 32-bit chunk simultaneously. Operands are from crossed positions in 32-bit chunks.

**Description :**

This instruction subtracts the 16-bit signed integer element in [15:0] of 32-bit chunks in Rs2 from the 16-bit signed integer element in [31:16] of 32-bit chunks in Rs1; at the same time, it adds the 16-bit signed integer element in [31:16] of 32-bit chunks in Rs2 with the 16-bit signed integer element in [15:0] of 32-bit chunks in Rs1. If any of the results are beyond the Q15 number range ( $-2^{15} \leq Q15 \leq 2^{15}-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to [31:16] of 32-bit chunks in Rd for addition and [15:0] of 32-bit chunks in Rd for subtraction.

**Operations:**

```
res1 = Rs1.W[x][31:16] + Rs2.W[x][15:0];
res2 = Rs1.W[x][15:0] - Rs2.W[x][31:16];
for (res in [res1, res2]) {
    if (res > (2^15)-1) {
        res = (2^15)-1;
        OV = 1;
    } else if (res < -2^15) {
        res = -2^15;
        OV = 1;
    }
}
Rd.W[x][31:16] = res1;
Rd.W[x][15:0] = res2;
x=1..0
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in **a**
- **b** – [in] unsigned long long type of value stored in **b**

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DRSUB16 (unsigned long long a, unsigned long long b)**

DRSUB16 (16-bit Signed Halving Subtraction)

**Type:** SIMD

**Syntax:**

```
DRSUB16 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

**Purpose :**

Do 16-bit signed integer element subtractions simultaneously. The results are halved to avoid overflow or saturation.

**Description :**

This instruction subtracts the 16-bit signed integer elements in Rs2 from the 16-bit signed integer elements in Rs1. The results are first arithmetically right-shifted by 1 bit and then written to Rd.

**Operations:**

```
Rd.H[x] = (Rs1.H[x] - Rs2.H[x]) s>> 1;
x=3...0
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DSTSA32 (unsigned long long a, unsigned long long b)**

DSTSA32 (32-bit Straight Subtraction & Addition)

**Type:** SIMD

**Syntax:**

```
DSTSA32 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

**Purpose :**

Do 32-bit integer element subtraction and 32-bit integer element addition in a 64-bit chunk simultaneously. Operands are from corresponding 32-bit elements.

**Description :**

This instruction subtracts the 32-bit integer element in [63:32] of Rs2 from the 32-bit integer element in [63:32] of Rs1, and writes the result to [63:32] of Rd; at the same time, it adds the 32-bit integer element in [31:0] of Rs1 with the 32-bit integer element in [31:0] of Rs2, and writes the result to [31:0] of Rd.

**Operations:**

```
Rd.W[1] = Rs1.W[1] - Rs2.W[1];
Rd.W[0] = Rs1.W[0] + Rs2.W[0];
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DSTAS32 (unsigned long long a, unsigned long long b)**

DSTAS32 (SIMD 32-bit Straight Addition & Subtraction)

**Type:** SIMD

**Syntax:**

```
DSTAS32 Rd, Rs1, Rs2  
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

**Purpose :**

Do 32-bit integer element addition and 32-bit integer element subtraction in a 64-bit chunk simultaneously. Operands are from corresponding 32-bit elements.

**Description :**

This instruction adds the 32-bit integer element in [63:32] of Rs1 with the 32-bit integer element in [63:32] of Rs2, and writes the result to [63:32] of Rd; at the same time, it subtracts the 32-bit integer element in [31:0] of Rs2 from the 32-bit integer element in [31:0] of Rs1, and writes the result to [31:0] of Rd.

**Operations:**

```
Rd.W[1] = Rs1.W[1] + Rs2.W[1];  
Rd.W[0] = Rs1.W[0] - Rs2.W[0];
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKCRSA32 (unsigned long long a, unsigned long long b)**

DKCRSA32 (32-bit Signed Saturating Cross Subtraction & Addition)

**Type:** SIMD

**Syntax:**

```
DKCRSA32 Rd, Rs1, Rs2  
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

**Purpose :**

Do 32-bit signed integer element saturating subtraction and 32-bit signed integer element saturating addition in a 64-bit chunk simultaneously. Operands are from crossed 32-bit elements.



**Description :**

This instruction subtracts the 32-bit integer element in [31:0] of Rs2 from the 32-bit integer element in [63:32] of Rs1; at the same time, it adds the 32-bit integer element in [31:0] of Rs1 with the 32-bit integer element in [63:32] of Rs2. If any of the results are beyond the Q31 number range ( $-2^{31} \leq Q31 \leq 2^{31}-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to [63:32] of Rd for subtraction and [31:0] of Rd for addition.

**Operations:**

```
res[1] = Rs1.W[1] - Rs2.W[0];
res[0] = Rs1.W[0] + Rs2.W[1];
if (res[x] > (2^31)-1) {
    res[x] = (2^31)-1;
    OV = 1;
} else if (res < -2^31) {
    res[x] = -2^31;
    OV = 1;
}
Rd.W[1] = res[1];
Rd.W[0] = res[0];
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKCRAS32 (unsigned long long a, unsigned long long b)**

DKCRAS32 (32-bit Signed Saturating Cross Addition & Subtraction)

**Type:** SIMD

**Syntax:**

```
DKCRAS32 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

**Purpose :**

Do 32-bit signed integer element saturating subtraction and 32-bit signed integer element saturating addition in a 64-bit chunk simultaneously. Operands are from crossed 32-bit elements.

**Description :**

This instruction adds the 32-bit integer element in [31:0] of Rs2 from the 32-bit integer element in [63:32] of Rs1; at the same time, it subtracts the 32-bit integer element in [31:0] of Rs1 with the 32-bit integer element in [63:32] of Rs2. If any of the results are beyond the Q31 number range ( $-2^{31} \leq Q31 \leq 2^{31}-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to [63:32] of Rd for subtraction and [31:0] of Rd for addition.

**Operations:**

```

res[1] = Rs1.W[1] + Rs2.W[0];
res[0] = Rs1.W[0] - Rs2.W[1];
if (res[x] > (2^31)-1) {
    res[x] = (2^31)-1;
    OV = 1;
} else if (res < -2^31) {
    res[x] = -2^31;
    OV = 1;
}
Rd.W[1] = res[1];
Rd.W[0] = res[0];

```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DCRSA32 (unsigned long long a, unsigned long long b)**

DCRSA32 (32-bit Cross Subtraction & Addition)

**Type:** SIMD

**Syntax:**

```

DCRSA32 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers

```

**Purpose :**

Do 32-bit integer element subtraction and 32-bit integer element addition in a 64-bit chunk simultaneously. Operands are from crossed 32-bit elements.

**Description :**

This instruction adds the 32-bit integer element in [63:32] of Rs1 with the 32-bit integer element in [31:0] of Rs2, and writes the result to [63:32] of Rd; at the same time, it subtracts the 32-bit integer element in [63:32] of Rs2 from the 32-bit integer element in [31:0] of Rs1, and writes the result to [31:0] of Rd.

**Operations:**

```

res[1] = Rs1.W[1] - Rs2.W[0];
res[0] = Rs1.W[0] + Rs2.W[1];

```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DCRAS32 (unsigned long long a, unsigned long long b)**

DCRAS32 (32-bit Cross Addition & Subtraction)

**Type:** SIMD

**Syntax:**

```
DCRAS32 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

**Purpose :**

Do 32-bit integer element addition and 32-bit integer element subtraction in a 64-bit chunk simultaneously. Operands are from crossed 32-bit elements.

**Description :**

This instruction subtracts the 32-bit integer element in [63:32] of Rs1 with the 32-bit integer element in [31:0] of Rs2, and writes the result to [63:32] of Rd; at the same time, it adds the 32-bit integer element in [63:32] of Rs2 from the 32-bit integer element in [31:0] of Rs1, and writes the result to [31:0] of Rd.

**Operations:**

```
res[1] = Rs1.W[1] - Rs2.W[0];
res[0] = Rs1.W[0] + Rs2.W[1];
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKSTSA16 (unsigned long long a, unsigned long long b)**

DKSTSA16 (16-bit Signed Saturating Straight Subtraction & Addition)

**Type:** SIMD

**Syntax:**

```
DKSTSA16 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

**Purpose :**

Do 16-bit signed integer element saturating subtraction and 16-bit signed integer element saturating addition in a 32-bit chunk simultaneously. Operands are from corresponding positions in 32-bit chunks.

**Description :**

This instruction subtracts the 16-bit signed integer element in [31:16] of 32-bit chunks in Rs2 from the 16-bit signed integer element in [31:16] of 32-bit chunks in Rs1; at the same time, it adds the 16-bit signed integer element in [15:0] of 32-bit chunks in Rs2 with the 16-bit signed integer element in [15:0] of 32-bit chunks in Rs1. If any of the results are beyond the Q15 number range ( $-2^{15} \leq Q15 \leq 2^{15}-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to [31:16] of 32-bit chunks in Rd for subtraction and [15:0] of 32-bit chunks in Rd for addition.

**Operations:**

```

res1 = Rs1.W[x][31:16] - Rs2.W[x][31:16];
res2 = Rs1.W[x][15:0] + Rs2.W[x][15:0];
for (res in [res1, res2]) {
    if (res > (2^15)-1) {
        res = (2^15)-1;
        OV = 1;
    } else if (res < -2^15) {
        res = -2^15;
        OV = 1;
    }
}
Rd.W[x][31:16] = res1;
Rd.W[x][15:0] = res2;
x=x+1...0

```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKSTAS16 (unsigned long long a, unsigned long long b)**

DKSTAS16 (16-bit Signed Saturating Straight Addition & Subtraction)

**Type:** SIMD

**Syntax:**

```

DKSTAS16 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers

```

**Purpose :**

Do 16-bit signed integer element saturating addition and 16-bit signed integer element saturating subtraction in a 32-bit chunk simultaneously. Operands are from corresponding positions in 32-bit chunks.

**Description :**

This instruction adds the 16-bit signed integer element in [31:16] of 32-bit chunks in Rs1 with the 16-bit signed integer element in [31:16] of 32-bit chunks in Rs2; at the same time, it subtracts the 16-bit signed integer element in [15:0] of 32-bit chunks in Rs2 from the 16-bit signed integer element in [15:0] of 32-bit chunks in Rs1. If any of the results are beyond the Q15 number range ( $-2^{15} \leq Q15 \leq 2^{15}-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to [31:16] of 32-bit chunks in Rd for subtraction and [15:0] of 32-bit chunks in Rd for addition.

**Operations:**

```

res1 = Rs1.W[x][31:16] + Rs2.W[x][31:16];
res2 = Rs1.W[x][15:0] - Rs2.W[x][15:0];
for (res in [res1, res2]) {
    if (res > (2^15)-1) {

```

(continues on next page)

(continued from previous page)

```

    res = (2^15)-1;
    OV = 1;
} else if (res < -2^15) {
    res = -2^15;
    OV = 1;
}
}
Rd.W[x][31:16] = res1;
Rd.W[x][15:0] = res2;
x=1...0

```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DRSUB32 (unsigned long long a, unsigned long long b)**

DRSUB32 (32-bit Signed Halving Subtraction)

**Type:** SIMD

**Syntax:**

```

DRSUB32 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers

```

**Purpose :**

Do 32-bit signed integer element subtractions simultaneously. The results are halved to avoid overflow or saturation.

**Description :**

This instruction subtracts the 32-bit signed integer elements in Rs2 from the 32-bit signed integer elements in Rs1. The results are first arithmetically right-shifted by 1 bit and then written to Rd.

**Operations:**

```

Rd.W[x] = (Rs1.W[x] - Rs2.W[x]) s>> 1;
x=1...0

```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DPACK32 (signed long a, signed long b)**

DPACK32 (SIMD Pack Two 32-bit Data To 64-bit)

**Type:** SIMD

**Syntax:**

```
DPACK32 Rd, Rs1, Rs2  
# Rd is even/odd pair of register
```

**Purpose :**

Pack two 32-bit datas which from two registers into a 64-bit data.

**Description :**

This instruction moves 32-bit Rs1 to Rd.W[1] and moves 32-bit Rs2 to Rd.W[0].

**Operations:**

```
Rd = CONCAT(Rs1.W , Rs2.W);
```

**Parameters**

- **a** – [in] signed long type of value stored in a
- **b** – [in] signed long type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DSUNPKD810 (unsigned long long a)**

DSUNPKD810 (Signed Unpacking Bytes 1 & 0)

**Type:** SIMD

**Syntax:**

```
DSUNPKD810 Rd, Rs1  
# Rd, Rs1 are all even/odd pair of registers
```

**Purpose :**

Unpack byte 1 and byte 0 of 32-bit chunks in a register into two 16-bit signed halfwords of 32-bit chunks in a register.

**Description :**

For the DSUNPKD810 instruction, it unpacks byte 1 and byte 0 of 32-bit chunks in Rs1 into two 16-bit signed halfwords and writes the results to the top part and the bottom part of 32-bit chunks in Rd.

**Operations:**

```
Rd.W[m].H[1] = SE16(Rs1.W[m].B[1])  
Rd.W[m].H[0] = SE16(Rs1.W[m].B[0])
```

**Parameters**

**a** – [in] unsigned long long type of value stored in a

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DSUNPKD820 (unsigned long long a)**

DSUNPKD820 (Signed Unpacking Bytes 2 & 0)

**Type:** SIMD

**Syntax:**

```
DSUNPKD820 Rd, Rs1
# Rd, Rs1 are all even/odd pair of registers
```

**Purpose :**

Unpack byte 2 and byte 0 of 32-bit chunks in a register into two 16-bit signed halfwords of 32-bit chunks in a register.

**Description :**

For the DSUNPKD820 instruction, it unpacks byte 2 and byte 0 of 32-bit chunks in Rs1 into two 16-bit signed halfwords and writes the results to the top part and the bottom part of 32-bit chunks in Rd.

**Operations:**

```
Rd.W[m].H[1] = SE16(Rs1.W[m].B[2])
Rd.W[m].H[0] = SE16(Rs1.W[m].B[0])
```

**Parameters**

**a** – [in] unsigned long long type of value stored in a

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DSUNPKD830 (unsigned long long a)**

DSUNPKD830 (Signed Unpacking Bytes 3 & 0)

**Type:** SIMD

**Syntax:**

```
DSUNPKD830 Rd, Rs1
# Rd, Rs1 are all even/odd pair of registers
```

**Purpose :**

Unpack byte 3 and byte 0 of 32-bit chunks in a register into two 16-bit signed halfwords of 32-bit chunks in a register.

**Description :**

For the DSUNPKD830 instruction, it unpacks byte 3 and byte 0 of 32-bit chunks in Rs1 into two 16-bit signed halfwords and writes the results to the top part and the bottom part of 32-bit chunks in Rd.

**Operations:**

```
Rd.W[m].H[1] = SE16(Rs1.W[m].B[3])
Rd.W[m].H[0] = SE16(Rs1.W[m].B[0])
```

**Parameters**

**a** – [in] unsigned long long type of value stored in a

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DSUNPKD831 (unsigned long long a)**

DSUNPKD831 (Signed Unpacking Bytes 3 & 1)

**Type:** SIMD

**Syntax:**

DSUNPKD831 Rd, Rs1  
*# Rd, Rs1 are all even/odd pair of registers*

**Purpose :**

Unpack byte 3 and byte 1 of 32-bit chunks in a register into two 16-bit signed halfwords of 32-bit chunks in a register.

**Description :**

For the DSUNPKD831 instruction, it unpacks byte 3 and byte 1 of 32-bit chunks in Rs1 into two 16-bit signed halfwords and writes the results to the top part and the bottom part of 32-bit chunks in Rd.

**Operations:**

$Rd.W[m].H[1] = SE16(Rs1.W[m].B[3])$   
 $Rd.W[m].H[0] = SE16(Rs1.W[m].B[1])$

**Parameters**

**a** – [in] unsigned long long type of value stored in a

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DSUNPKD832 (unsigned long long a)**

DSUNPKD832 (Signed Unpacking Bytes 3 & 2)

**Type:** SIMD

**Syntax:**

DSUNPKD832 Rd, Rs1  
*# Rd, Rs1 are all even/odd pair of registers*

**Purpose :**

Unpack byte 3 and byte 2 of 32-bit chunks in a register into two 16-bit signed halfwords of 32-bit chunks in a register.

**Description :**

For the DSUNPKD832 instruction, it unpacks byte 3 and byte 2 of 32-bit chunks in Rs1 into two 16-bit signed halfwords and writes the results to the top part and the bottom part of 32-bit chunks in Rd.

**Operations:**

$Rd.W[m].H[1] = SE16(Rs1.W[m].B[3])$   
 $Rd.W[m].H[0] = SE16(Rs1.W[m].B[2])$



**Parameters**

**a** – [in] unsigned long long type of value stored in a

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DZUNPKD810 (unsigned long long a)**

DZUNPKD810 (UnSigned Unpacking Bytes 1 & 0)

**Type:** SIMD

**Syntax:**

```
DZUNPKD810 Rd, Rs1
# Rd, Rs1 are all even/odd pair of registers
```

**Purpose :**

Unpack byte 1 and byte 0 of 32-bit chunks in a register into two 16-bit unsigned halfwords of 32-bit chunks in a register.

**Description :**

For the DZUNPKD810 instruction, it unpacks byte 1 and byte 0 of 32-bit chunks in Rs1 into two 16-bit unsigned halfwords and writes the results to the top part and the bottom part of 32-bit chunks in Rd.

**Operations:**

```
Rd.W[m].H[1] = SE16(Rs1.W[m].B[1])
Rd.W[m].H[0] = SE16(Rs1.W[m].B[0])
```

**Parameters**

**a** – [in] unsigned long long type of value stored in a

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DZUNPKD820 (unsigned long long a)**

DZUNPKD820 (UnSigned Unpacking Bytes 2 & 0)

**Type:** SIMD

**Syntax:**

```
DZUNPKD820 Rd, Rs1
# Rd, Rs1 are all even/odd pair of registers
```

**Purpose :**

Unpack byte 2 and byte 0 of 32-bit chunks in a register into two 16-bit unsigned halfwords of 32-bit chunks in a register.

**Description :**

For the DZUNPKD820 instruction, it unpacks byte 2 and byte 0 of 32-bit chunks in Rs1 into two 16-bit unsigned halfwords and writes the results to the top part and the bottom part of 32-bit chunks in Rd.

**Operations:**

```
Rd.W[m].H[1] = SE16(Rs1.W[m].B[2])
Rd.W[m].H[0] = SE16(Rs1.W[m].B[0])
```

**Parameters**

**a** – [in] unsigned long long type of value stored in a

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DZUNPKD830 (unsigned long long a)**

DZUNPKD830 (UnSigned Unpacking Bytes 3 & 0)

**Type:** SIMD

**Syntax:**

```
DZUNPKD830 Rd, Rs1
# Rd, Rs1 are all even/odd pair of registers
```

**Purpose :**

Unpack byte 3 and byte 0 of 32-bit chunks in a register into two 16-bit unsigned halfwords of 32-bit chunks in a register.

**Description :**

For the DZUNPKD830 instruction, it unpacks byte 3 and byte 0 of 32-bit chunks in Rs1 into two 16-bit unsigned halfwords and writes the results to the top part and the bottom part of 32-bit chunks in Rd.

**Operations:**

```
Rd.W[m].H[1] = SE16(Rs1.W[m].B[3])
Rd.W[m].H[0] = SE16(Rs1.W[m].B[0])
```

**Parameters**

**a** – [in] unsigned long long type of value stored in a

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DZUNPKD831 (unsigned long long a)**

DZUNPKD831 (UnSigned Unpacking Bytes 3 & 1)

**Type:** SIMD

**Syntax:**

```
DZUNPKD831 Rd, Rs1
# Rd, Rs1 are all even/odd pair of registers
```

**Purpose :**

Unpack byte 3 and byte 1 of 32-bit chunks in a register into two 16-bit unsigned halfwords of 32-bit chunks in a register.

**Description :**

For the DZUNPKD831 instruction, it unpacks byte 3 and byte 1 of 32-bit chunks in Rs1 into two 16-bit unsigned halfwords and writes the results to the top part and the bottom part of 32-bit chunks in Rd.

**Operations:**

```
Rd.W[m].H[1] = SE16(Rs1.W[m].B[3])
Rd.W[m].H[0] = SE16(Rs1.W[m].B[1])
```

**Parameters**

**a** – [in] unsigned long long type of value stored in a

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DZUNPKD832 (unsigned long long a)**

DZUNPKD832 (UnSigned Unpacking Bytes 3 & 2)

**Type:** SIMD

**Syntax:**

```
DZUNPKD832 Rd, Rs1
# Rd, Rs1 are all even/odd pair of registers
```

**Purpose :**

Unpack byte 3 and byte 2 of 32-bit chunks in a register into two 16-bit unsigned halfwords of 32-bit chunks in a register.

**Description :**

For the DZUNPKD832 instruction, it unpacks byte 3 and byte 2 of 32-bit chunks in Rs1 into two 16-bit unsigned halfwords and writes the results to the top part and the bottom part of 32-bit chunks in Rd.

**Operations:**

```
Rd.W[m].H[1] = SE16(Rs1.W[m].B[3])
Rd.W[m].H[0] = SE16(Rs1.W[m].B[2])
```

**Parameters**

**a** – [in] unsigned long long type of value stored in a

**Returns**

value stored in unsigned long long type

**Nuclei N3 SIMD DSP Additional Instructions**

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKMMAC (unsigned long long t, unsigned long long a, unsigned long long b)**

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKMMAC\_U (unsigned long long t, unsigned long long a, unsigned long long b)**

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKMMSB (unsigned long long t, unsigned long long a, unsigned long long b)**

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKMSB\_U (unsigned long long t,  
unsigned long long a, unsigned long long b)

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKMADA (unsigned long long t,  
unsigned long long a, unsigned long long b)

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKMAXDA (unsigned long long t,  
unsigned long long a, unsigned long long b)

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKMADS (unsigned long long t,  
unsigned long long a, unsigned long long b)

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKMADRS (unsigned long long t,  
unsigned long long a, unsigned long long b)

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKMAXDS (unsigned long long t,  
unsigned long long a, unsigned long long b)

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKMSDA (unsigned long long t,  
unsigned long long a, unsigned long long b)

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKMSXDA (unsigned long long t,  
unsigned long long a, unsigned long long b)

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DSMAQA (unsigned long long t,  
unsigned long long a, unsigned long long b)

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DSMAQA\_SU (unsigned long long t,  
unsigned long long a, unsigned long long b)

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DUMAQA (unsigned long long t,  
unsigned long long a, unsigned long long b)

\_\_STATIC\_FORCEINLINE long long \_\_RV\_DKMDA32 (unsigned long long a, unsigned long long b)

\_\_STATIC\_FORCEINLINE long long \_\_RV\_DKMXDA32 (unsigned long long a, unsigned long long b)

\_\_STATIC\_FORCEINLINE long long \_\_RV\_DKMADA32 (long long t, unsigned long long a,  
unsigned long long b)

\_\_STATIC\_FORCEINLINE long long \_\_RV\_DKMAXDA32 (long long t, unsigned long long a,  
unsigned long long b)

\_\_STATIC\_FORCEINLINE long long \_\_RV\_DKMADS32 (long long t, unsigned long long a,  
unsigned long long b)

\_\_STATIC\_FORCEINLINE long long \_\_RV\_DKMADRS32 (long long t, unsigned long long a, unsigned long long b)

\_\_STATIC\_FORCEINLINE long long \_\_RV\_DKMAXDS32 (long long t, unsigned long long a, unsigned long long b)

\_\_STATIC\_FORCEINLINE long long \_\_RV\_DKMSDA32 (long long t, unsigned long long a, unsigned long long b)

\_\_STATIC\_FORCEINLINE long long \_\_RV\_DKMSXDA32 (long long t, unsigned long long a, unsigned long long b)

\_\_STATIC\_FORCEINLINE long long \_\_RV\_DSMD32 (unsigned long long a, unsigned long long b)

\_\_STATIC\_FORCEINLINE long long \_\_RV\_DSMDRS32 (unsigned long long a, unsigned long long b)

\_\_STATIC\_FORCEINLINE long long \_\_RV\_DSMXDS32 (unsigned long long a, unsigned long long b)

\_\_STATIC\_FORCEINLINE long long \_\_RV\_DSMALDA (long long t, unsigned long long a, unsigned long long b)

\_\_STATIC\_FORCEINLINE long long \_\_RV\_DSMALXDA (long long t, unsigned long long a, unsigned long long b)

\_\_STATIC\_FORCEINLINE long long \_\_RV\_DSMALDS (long long t, unsigned long long a, unsigned long long b)

\_\_STATIC\_FORCEINLINE long long \_\_RV\_DSMALDRS (long long t, unsigned long long a, unsigned long long b)

\_\_STATIC\_FORCEINLINE long long \_\_RV\_DSMALXDS (long long t, unsigned long long a, unsigned long long b)

\_\_STATIC\_FORCEINLINE long long \_\_RV\_DSMSLDA (long long t, unsigned long long a, unsigned long long b)

\_\_STATIC\_FORCEINLINE long long \_\_RV\_DSMSLXDA (long long t, unsigned long long a, unsigned long long b)

\_\_STATIC\_FORCEINLINE long long \_\_RV\_DD SMAQA (long long t, unsigned long long a, unsigned long long b)

\_\_STATIC\_FORCEINLINE long long \_\_RV\_DD SMAQA\_SU (long long t, unsigned long long a, unsigned long long b)

`__STATIC_FORCEINLINE long long __RV_DDUMAQA (long long t, unsigned long long a,  
unsigned long long b)`

`__STATIC_FORCEINLINE long __RV_DSMA32_U (unsigned long long a, unsigned long long b)`

`__STATIC_FORCEINLINE long __RV_DSMXS32_U (unsigned long long a, unsigned long long b)`

`__STATIC_FORCEINLINE long __RV_DSMXA32_U (unsigned long long a, unsigned long long b)`

`__STATIC_FORCEINLINE long __RV_DSMS32_U (unsigned long long a, unsigned long long b)`

`__STATIC_FORCEINLINE long __RV_DSMA16 (long long t, unsigned long long a,  
unsigned long long b)`

`__STATIC_FORCEINLINE long __RV_DSMA16 (long long t, unsigned long long a,  
unsigned long long b)`

`__STATIC_FORCEINLINE unsigned long long __RV_DKSMS32_U (unsigned long long t,  
unsigned long long a, unsigned long long b)`

`__STATIC_FORCEINLINE long __RV_DMADA32 (long long t, unsigned long long a,  
unsigned long long b)`

`__STATIC_FORCEINLINE long long __RV_DSMALBB (long long t, unsigned long long a,  
unsigned long long b)`

`__STATIC_FORCEINLINE long long __RV_DSMALBT (long long t, unsigned long long a,  
unsigned long long b)`

`__STATIC_FORCEINLINE long long __RV_DSMALTT (long long t, unsigned long long a,  
unsigned long long b)`

`__STATIC_FORCEINLINE long long __RV_DKMABB32 (long long t, unsigned long long a,  
unsigned long long b)`

`__STATIC_FORCEINLINE long long __RV_DKMABT32 (long long t, unsigned long long a,  
unsigned long long b)`

`__STATIC_FORCEINLINE long long __RV_DKMATT32 (long long t, unsigned long long a,  
unsigned long long b)`

*group* **Nuclei N3 SIMD DSP Additional Instructions**

(RV32 only)Nuclei Customized N3 DSP Instructions

This is Nuclei customized DSP N3 instructions only for RV32

## Functions

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKMMAC (unsigned long long t, unsigned long long a, unsigned long long b)**

DKMMAC (64-bit MSW 32x32 Signed Multiply and Saturating Add)

**Type:** SIMD

**Syntax:**

```
DKMMAC Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

**Purpose :**

Do MSW 32x32 element signed multiplications and saturating addition simultaneously. The results are written into Rd.

**Description :**

This instruction multiplies the signed 32-bit elements of Rs1 with the signed 32-bit elements of Rs2 and adds the most significant 32-bit multiplication results with the signed 32-bit elements of Rd. If the addition result is beyond the Q31 number range ( $-2^{31} \leq Q31 \leq 2^{31}-1$ ), it is saturated to the range and the OV bit is set to 1. The results after saturation are written to Rd. The .u form of the instruction additionally rounds up the most significant 32-bit of the 64-bit multiplication results by adding a 1 to bit 31 of the results.

**Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; op3t = Rd.W[x+1] // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; op3b = Rd.W[x] // bottom
for ((aop,bop,dop,res) in [(op1t,op2t,op3t,rest), (op1b,op2b,op3b,resb)]) {
    res = sat.q31(dop + (aop s* bop)[63:32]);
}
Rd = concat(rest, resb);
x=x+1
```

**Parameters**

- **t** – [in] unsigned long long type of value stored in t
- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKMMAC\_U (unsigned long long t, unsigned long long a, unsigned long long b)**

DKMMAC.u (64-bit MSW 32x32 Unsigned Multiply and Saturating Add)

**Type:** SIMD

**Syntax:**

```
DKMMAC.u Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

**Purpose :**

Do MSW 32x32 element unsigned multiplications and saturating addition simultaneously. The results are written into Rd.

**Description :**

This instruction multiplies the signed 32-bit elements of Rs1 with the signed 32-bit elements of Rs2 and adds the most significant 32-bit multiplication results with the signed 32-bit elements of Rd. If the addition result is beyond the Q31 number range ( $-2^{31} \leq Q31 \leq 2^{31}-1$ ), it is saturated to the range and the OV bit is set to 1. The results after saturation are written to Rd. The .u form of the instruction additionally rounds up the most significant 32-bit of the 64-bit multiplication results by adding a 1 to bit 31 of the results.

**Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; op3t = Rd.W[x+1] // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; op3b = Rd.W[x] // bottom
for ((aop,bop,dop,res) in [(op1t,op2t,op3t,rest), (op1b,op2b,op3b,resb)]) {
    res = sat.q31(dop + RUND(aop u* bop)[63:32]);
}
Rd = concat(rest, resb);
x=x+1
```

**Parameters**

- **t** – [in] unsigned long long type of value stored in t
- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKMSB (unsigned long long t,  
unsigned long long a, unsigned long long b)**

DKMSB (64-bit MSW 32x32 Signed Multiply and Saturating Sub)

**Type:** SIMD

**Syntax:**

```
DKMSB Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

**Purpose :**

Do MSW 32x32 element signed multiplications and saturating subtraction simultaneously. The results are written into Rd.

**Description :**

This instruction multiplies the signed 32-bit elements of Rs1 with the signed 32-bit elements of Rs2 and subtracts the most significant 32-bit multiplication results from the signed 32-bit elements of Rd. If the subtraction result is beyond the Q31 number range ( $-2^{31} \leq Q31 \leq 2^{31}-1$ ), it is saturated to the range and the OV bit is set to 1. The results after saturation are written to Rd. The .u form of the instruction additionally rounds up the most significant 32-bit of the 64-bit multiplication results by adding a 1 to bit 31 of the results.

**Operations:**



```

op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; op3t = Rd.W[x+1] // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; op3b = Rd.W[x] // bottom
for ((aop,bop,dop,res) in [(op1t,op2t,op3t,rest), (op1b,op2b,op3b,resb)]) {
    res = sat.q31(dop - (aop s* bop)[63:32]);
}
Rd = concat(rest, resb);
x=0

```

#### Parameters

- **t** – [in] unsigned long long type of value stored in t
- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

#### Returns

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKMSB\_U (unsigned long long t, unsigned long long a, unsigned long long b)**

DKMSB.u (64-bit MSW 32x32 Unsigned Multiply and Saturating Sub)

**Type:** SIMD

**Syntax:**

```

DKMSB.u Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers

```

#### Purpose :

Do MSW 32x32 element unsigned multiplications and saturating subtraction simultaneously. The results are written into Rd.

#### Description :

This instruction multiplies the signed 32-bit elements of Rs1 with the signed 32-bit elements of Rs2 and subtracts the most significant 32-bit multiplication results from the signed 32-bit elements of Rd. If the subtraction result is beyond the Q31 number range ( $-2^{31} \leq Q31 \leq 2^{31}-1$ ), it is saturated to the range and the OV bit is set to 1. The results after saturation are written to Rd. The .u form of the instruction additionally rounds up the most significant 32-bit of the 64-bit multiplication results by adding a 1 to bit 31 of the results.

#### Operations:

```

op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; op3t = Rd.W[x+1] // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; op3b = Rd.W[x] // bottom
for ((aop,bop,dop,res) in [(op1t,op2t,op3t,rest), (op1b,op2b,op3b,resb)]) {
    res = sat.q31(dop - (aop u* bop)[63:32]);
}
Rd = concat(rest, resb);
x=0

```

#### Parameters

- **t** – [in] unsigned long long type of value stored in t

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKMADA (unsigned long long t, unsigned long long a, unsigned long long b)**

DKMADA (Saturating Signed Multiply Two Halfs and Two Adds)

**Type:** DSP

**Syntax:**

```
DKMADA Rd, Rs1, Rs2
```

**Purpose :**

Do two 16x16 with 32-bit signed double addition simultaneously. The results are written into Rd.

**Description :**

It multiplies the bottom 16-bit content of 32-bit elements in Rs1 with the bottom 16-bit content of 32-bit elements in Rs2 and then adds the result to the result of multiplying the top 16-bit content of 32-bit elements in Rs1 with the top 16-bit content of 32-bit elements in Rs2.

**Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; op3t = Rd.W[x+1] // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; op3b = Rd.W[x] // bottom

for ((aop,bop,dop,res) in [(op1t,op2t,op3t,rest), (op1b,op2b,op3b,resb)]) {
    mul1 = aop.H[1] s* bop.H[1];
    mul2 = aop.H[0] s* bop.H[0];
    res = sat.q31(dop + mul1 + mul2);
}
Rd = concat(rest, resb);
x=x+2
```

**Parameters**

- **t** – [in] unsigned long long type of value stored in t
- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKMAXDA (unsigned long long t, unsigned long long a, unsigned long long b)**

DKMAXDA (Two Cross 16x16 with 32-bit Signed Double Add)

**Type:** DSP

**Syntax:**

DKMAXDA Rd, Rs1, Rs2

**Purpose :**

Do two cross 16x16 with 32-bit signed double addition simultaneously. The results are written into Rd.

**Description :**

It multiplies the top 16-bit content of 32-bit elements in Rs1 with the bottom 16-bit content of 32-bit elements in Rs2 and then adds the result to the result of multiplying the bottom 16-bit content of 32-bit elements in Rs1 with the top 16-bit content of 32-bit elements in elements in Rs2.

**Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; op3t = Rd.W[x+1] // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; op3b = Rd.W[x] // bottom

for ((aop,bop,dop,res) in [(op1t,op2t,op3t,rest), (op1b,op2b,op3b,resb)]) {
    mul1 = aop.H[1] s* bop.H[0];
    mul2 = aop.H[0] s* bop.H[1];
    res = sat.q31(dop + mul1 + mul2);
}
Rd = concat(rest, resb);
x=x+1
```

**Parameters**

- **t** – [in] unsigned long long type of value stored in t
- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKMADS (unsigned long long t,  
unsigned long long a, unsigned long long b)**

DKMADS (Two 16x16 with 32-bit Signed Add and Sub)

**Type:** DSP

**Syntax:**

DKMADS Rd, Rs1, Rs2

**Purpose :**

Do two 16x16 with 32-bit signed addition and subtraction simultaneously. The results are written into Rd.

**Description :**

It multiplies the bottom 16-bit content of 32-bit elements in Rs1 with the bottom 16-bit content of 32-bit elements in Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of 32-bit elements in Rs1 with the top 16-bit content of 32-bit elements in Rs2.

**Operations:**

```

op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; op3t = Rd.W[x+1] // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; op3b = Rd.W[x] // bottom

for ((aop,bop,dop,res) in [(op1t,op2t,op3t,rest), (op1b,op2b,op3b,resb)]) {
    mul1 = aop.H[1] s* bop.H[1];
    mul2 = aop.H[0] s* bop.H[0];
    res = sat.q31(dop + mul1 - mul2);
}
Rd = concat(rest, resb);
x=x+2

```

#### Parameters

- **t** – [in] unsigned long long type of value stored in t
- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

#### Returns

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKMADRS (unsigned long long t, unsigned long long a, unsigned long long b)**

DKMADRS (Two 16x16 with 32-bit Signed Add and Reversed Sub)

**Type:** DSP

**Syntax:**

```
DKMADRS Rd, Rs1, Rs2
```

#### Purpose :

Do two 16x16 with 32-bit signed addition and reversed subtraction simultaneously. The results are written into Rd.

#### Description :

it multiplies the top 16-bit content of 32-bit elements in Rs1 with the top 16-bit content of 32-bit elements in Rs2 and then subtracts the result from the result of multiplying the bottom 16-bit content of 32-bit elements in Rs1 with the bottom 16-bit content of 32-bit elements in Rs2

#### Operations:

```

op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; op3t = Rd.W[x+1] // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; op3b = Rd.W[x] // bottom

for ((aop,bop,dop,res) in [(op1t,op2t,op3t,rest), (op1b,op2b,op3b,resb)]) {
    mul1 = aop.H[1] s* bop.H[1];
    mul2 = aop.H[0] s* bop.H[0];
    res = sat.q31(dop - mul1 + mul2);
}
Rd = concat(rest, resb);
x=x+2

```

#### Parameters

- **t** – [in] unsigned long long type of value stored in t
- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKMAXDS (unsigned long long t, unsigned long long a, unsigned long long b)**

DKMAXDS (Saturating Signed Crossed Multiply Two Halfs & Subtract & Add)

**Type:** DSP

**Syntax:**

```
DKMAXDS Rd, Rs1, Rs2
```

**Purpose :**

Do two cross 16x16 with 32-bit signed addition and subtraction simultaneously. The results are written into Rd.

**Description :**

Do two signed 16-bit multiplications from 32-bit elements in two registers; and then perform a subtraction operation between the two 32-bit results. Then add the subtraction result to the corresponding 32-bit elements in a third register. The addition result may be saturated.

**Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; op3t = Rd.W[x+1] // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; op3b = Rd.W[x] // bottom

for ((aop,bop,dop,res) in [(op1t,op2t,op3t,rest), (op1b,op2b,op3b,resb)]) {
    mul1 = aop.H[1] s* bop.H[0];
    mul2 = aop.H[0] s* bop.H[1];
    res = sat.q31(dop + mul1 - mul2);
}
Rd = concat(rest, resb);
x=x+2
```

**Parameters**

- **t** – [in] unsigned long long type of value stored in t
- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKMSDA (unsigned long long t, unsigned long long a, unsigned long long b)**

DKMSDA (Two 16x16 with 32-bit Signed Double Sub)

**Type:** DSP

**Syntax:**

DKMSDA Rd, Rs1, Rs2

**Purpose :**

Do two 16x16 with 32-bit signed double subtraction simultaneously. The results are written into Rd.

**Description :**

it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2 and multiplies the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2.

**Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; op3t = Rd.W[x+1] // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; op3b = Rd.W[x] // bottom

for ((aop,bop,dop,res) in [(op1t,op2t,op3t,rest), (op1b,op2b,op3b,resb)]) {
    mul1 = aop.H[1] s* bop.H[0];
    mul2 = aop.H[0] s* bop.H[1];
    res = sat.q31(dop - mul1 - mul2);
}
Rd = concat(rest, resb);
x=x+2
```

**Parameters**

- **t** – [in] unsigned long long type of value stored in t
- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKMSXDA (unsigned long long t,  
unsigned long long a, unsigned long long b)**

DKMSXDA (Two Cross 16x16 with 32-bit Signed Double Sub)

**Type:** DSP

**Syntax:**

DKMSXDA Rd, Rs1, Rs2

**Purpose :**

Do two cross 16x16 with 32-bit signed double subtraction simultaneously. The results are written into Rd.

**Description :**

It multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 and multiplies the top 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2.

**Operations:**

```

op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; op3t = Rd.W[x+1] // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; op3b = Rd.W[x] // bottom

for ((aop,bop,dop,res) in [(op1t,op2t,op3t,rest), (op1b,op2b,op3b,resb)]) {
    mul1 = aop.H[1] s* bop.H[0];
    mul2 = aop.H[0] s* bop.H[1];
    res = sat.q31(dop - mul1 - mul2);
}
Rd = concat(rest, resb);
x=x+1

```

#### Parameters

- **t** – [in] unsigned long long type of value stored in t
- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

#### Returns

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DSMAQA (unsigned long long t, unsigned long long a, unsigned long long b)**

DSMAQA (Four Signed 8x8 with 32-bit Signed Add)

**Type:** DSP

**Syntax:**

DSMAQA Rd, Rs1, Rs2

#### Purpose :

Do four signed 8x8 with 32-bit signed addition simultaneously. The results are written into Rd.

#### Description :

This instruction multiplies the four signed 8-bit elements of 32-bit chunks of Rs1 with the four signed 8-bit elements of 32-bit chunks of Rs2 and then adds the four results together with the signed content of the corresponding 32-bit chunks of Rd. The final results are written back to the corresponding 32-bit chunks in Rd.

#### Operations:

```

op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; op3t = Rd.W[x+1] // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; op3b = Rd.W[x] // bottom

for ((aop,bop,dop,res) in [(op1t,op2t,op3t,rest), (op1b,op2b,op3b,resb)]) {
    m0 = aop.B[0] s* bop.B[0];
    m1 = aop.B[1] s* bop.B[1];
    m2 = aop.B[2] s* bop.B[2];
    m3 = aop.B[3] s* bop.B[3];
    res = dop + m0 + m1 + m2 + m3;
}
Rd = concat(rest, resb);
x=x+1

```

**Parameters**

- **t** – [in] unsigned long long type of value stored in t
- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DSMAQA\_SU (unsigned long long t, unsigned long long a, unsigned long long b)**

DSMAQA.SU (Four Signed 8 x Unsigned 8 with 32-bit Signed Add)

**Type:** DSP

**Syntax:**

DSMAQA.SU Rd, Rs1, Rs2

**Purpose :**

Do four Signed 8 x Unsigned 8 with 32-bit unsigned addition simultaneously. The results are written into Rd.

**Description :**

This instruction multiplies the four unsigned 8-bit elements of 32-bit chunks of Rs1 with the four signed 8-bit elements of 32-bit chunks of Rs2 and then adds the four results together with the unsigned content of the corresponding 32-bit chunks of Rd. The final results are written back to the corresponding 32-bit chunks in Rd.

**Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; op3t = Rd.W[x+1] // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; op3b = Rd.W[x] // bottom

for ((aop,bop,dop,res) in [(op1t,op2t,op3t,rest), (op1b,op2b,op3b,resb)]) {
    m0 = aop.B[0] su* bop.B[0];
    m1 = aop.B[1] su* bop.B[1];
    m2 = aop.B[2] su* bop.B[2];
    m3 = aop.B[3] su* bop.B[3];
    res = dop + m0 + m1 + m2 + m3;
}
Rd = concat(rest, resb);
x=x+4
```

**Parameters**

- **t** – [in] unsigned long long type of value stored in t
- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type



```
__STATIC_FORCEINLINE unsigned long long __RV_DUMAQA (unsigned long long t,  
unsigned long long a, unsigned long long b)
```

DUMAQA (Four Unsigned 8x8 with 32-bit Unsigned Add)

**Type:** DSP

**Syntax:**

```
DUMAQA Rd, Rs1, Rs2
```

**Purpose :**

Do four unsigned 8x8 with 32-bit unsigned addition simultaneously. The results are written into Rd.

**Description :**

This instruction multiplies the four unsigned 8-bit elements of 32-bit chunks of Rs1 with the four unsigned 8-bit elements of 32-bit chunks of Rs2 and then adds the four results together with the unsigned content of the corresponding 32-bit chunks of Rd. The final results are written back to the corresponding 32-bit chunks in Rd.

**Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; op3t = Rd.W[x+1] // top  
op1b = Rs1.W[x]; op2b = Rs2.W[x]; op3b = Rd.W[x] // bottom  
  
for ((aop,bop,dop,res) in [(op1t,op2t,op3t,rest), (op1b,op2b,op3b,resb)]) {  
    m0 = aop.B[0] su* bop.B[0];  
    m1 = aop.B[1] su* bop.B[1];  
    m2 = aop.B[2] su* bop.B[2];  
    m3 = aop.B[3] su* bop.B[3];  
    res = dop + m0 + m1 + m2 + m3;  
}  
Rd = concat(rest, resb);  
x=x+1
```

**Parameters**

- **t** – [in] unsigned long long type of value stored in t
- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

```
__STATIC_FORCEINLINE long long __RV_DKMDA32 (unsigned long long a,  
unsigned long long b)
```

DKMDA32 (Two Signed 32x32 with 64-bit Saturation Add)

**Type:** DSP

**Syntax:**

```
DKMDA32 Rd, Rs1, Rs2
```

**Purpose :**

Do two signed 32x32 add the signed multiplication results with Q63 saturation. The results are written into Rd.

**Description :**

For the KMDA32 instruction, it multiplies the bottom 32-bit element of Rs1 with the bottom 32-bit element of Rs2 and then adds the result to the result of multiplying the top 32-bit element of Rs1 with the top 32-bit element of Rs2.

**Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; // bottom
t0 = op1b s* op2b;
t1 = op1t s* op2t;
Rd = concat(rest, resb);
x=0
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in long long type

**\_\_STATIC\_FORCEINLINE long long \_\_RV\_DKMXDA32 (unsigned long long a, unsigned long long b)**

DKMXDA32 (Two Cross Signed 32x32 with 64-bit Saturation Add)

**Type:** DSP

**Syntax:**

```
DKMXDA32 Rd, Rs1, Rs2
```

**Purpose :**

Do two cross signed 32x32 and add the signed multiplication results with Q63 saturation. The results are written into Rd.

**Description :**

It multiplies the bottom 32-bit element of Rs1 with the top 32-bit element of Rs2 and then adds the result to the result of multiplying the top 32-bit element of Rs1 with the bottom 32-bit element of Rs2.

**Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; // bottom
t01 = op1b s* op2t;
t10 = op1t s* op2b;
Rd = sat.q63(t01 + t10);
x=0
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a

- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in long long type

```
__STATIC_FORCEINLINE long long __RV_DKMADA32 (long long t, unsigned long long a,  
unsigned long long b)
```

DKMADA32 (Two Signed 32x32 with 64-bit Saturation Add)

**Type:** DSP

**Syntax:**

```
DKMADA32 Rd, Rs1, Rs2
```

**Purpose :**

Do two signed 32x32 and add the signed multiplication results and a third register with Q63 saturation. The results are written into Rd.

**Description :**

It multiplies the bottom 32-bit element of Rs1 with the bottom 32-bit element of Rs2 and then adds the result to the result of multiplying the top 32-bit element of Rs1 with the top 32-bit element of Rs2.

**Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; // top  
op1b = Rs1.W[x]; op2b = Rs2.W[x]; // bottom  
t01 = op1b s* op2b;  
t10 = op1t s* op2t;  
Rd = sat.q63(t01 + t10);  
x=0
```

**Parameters**

- **t** – [in] long long type of value stored in t
- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in long long type

```
__STATIC_FORCEINLINE long long __RV_DKMAXDA32 (long long t, unsigned long long a,  
unsigned long long b)
```

DKMAXDA32 (Two Cross Signed 32x32 with 64-bit Saturation Add)

**Type:** DSP

**Syntax:**

```
DKMAXDA32 Rd, Rs1, Rs2
```

**Purpose :**

Do two cross signed 32x32 and add the signed multiplication results and a third register with Q63 saturation. The results are written into Rd.

**Description :**

It multiplies the top 32-bit element in Rs1 with the bottom 32-bit element in Rs2 and then adds the result to the result of multiplying the bottom 32-bit element in Rs1 with the top 32-bit element in Rs2.

#### Operations:

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; // bottom
t01 = op1b s* op2t;
t10 = op1t s* op2b;
Rd = sat.q63(Rd + t01 + t10);
x=x+0
```

#### Parameters

- **t** – [in] long long type of value stored in t
- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

#### Returns

value stored in long long type

**\_\_STATIC\_FORCEINLINE long long \_\_RV\_DKMADS32 (long long t, unsigned long long a, unsigned long long b)**

DKMADS32 (Two Signed 32x32 with 64-bit Saturation Add and Sub)

**Type:** DSP

#### Syntax:

```
DKMADS32 Rd, Rs1, Rs2
```

#### Purpose :

Do two signed 32x32 and add the top signed multiplication results and subtraction bottom signed multiplication results and add a third register with Q63 saturation. The results are written into Rd.

#### Description :

It multiplies the top 32-bit element in Rs1 with the bottom 32-bit element in Rs2 and then subtracts the result to the result of multiplying the top 32-bit element in Rs1 with the top 32-bit element in Rs2.

#### Operations:

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; // bottom

t0 = op1b s* op2b;
t1 = op1t s* op2t;
Rd = sat.q63(Rd - t0 + t1);
x=x+0
```

#### Parameters

- **t** – [in] long long type of value stored in t
- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in long long type

**\_\_STATIC\_FORCEINLINE long long \_\_RV\_DKMADRS32 (long long t, unsigned long long a, unsigned long long b)**

DKMADRS32 (Two Signed 32x32 with 64-bit Saturation Reversed Add and Sub)

**Type:** DSP

**Syntax:**

```
DKMADRS32 Rd, Rs1, Rs2
```

**Purpose :**

Do two signed 32x32 and add the signed multiplication results and a third register with Q63 saturation. The results are written into Rd. Do two signed 32x32 and subtraction the top signed multiplication results and add bottom signed multiplication results and add a third register with Q63 saturation. The results are written into Rd.

**Description :**

It multiplies the top 32-bit element in Rs1 with the top 32-bit element in Rs2 and then subtracts the result from the result of multiplying the bottom 32-bit element in Rs1 with the bottom 32-bit element in Rs2.

**Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; // bottom
t0 = op1b s* op2b;
t1 = op1t s* op2t;
Rd = sat.q63(Rd + t0 - t1);
x=x+1
```

**Parameters**

- **t** – [in] long long type of value stored in t
- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in long long type

**\_\_STATIC\_FORCEINLINE long long \_\_RV\_DKMAXDS32 (long long t, unsigned long long a, unsigned long long b)**

DKMAXDS32 (Two Cross Signed 32x32 with 64-bit Saturation Add and Sub)

**Type:** DSP

**Syntax:**

```
DKMAXDS32 Rd, Rs1, Rs2
```

**Purpose :**

Do two signed 32x32 and add the top signed multiplication results and subtraction bottom signed multiplication results and add a third register with Q63 saturation. The results are written into Rd.

**Description :**

It multiplies the bottom 32-bit element in Rs1 with the top 32-bit element in Rs2 and then subtracts the result from the result of multiplying the top 32-bit element in Rs1 with the bottom 32-bit element in Rs2.

**Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; // bottom

t01 = op1b s* op2t;
t10 = op1t s* op2b;
Rd = sat.q63(Rd - t01 + t10);
x=x+1
```

**Parameters**

- **t** – [in] long long type of value stored in t
- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in long long type

**\_\_STATIC\_FORCEINLINE long long \_\_RV\_DKMSDA32 (long long t, unsigned long long a, unsigned long long b)**

DKMSDA32 (Two Signed 32x32 with 64-bit Saturation Sub)

**Type:** DSP

**Syntax:**

```
DKMSDA32 Rd, Rs1, Rs2
```

**Purpose :**

Do two signed 32x32 and subtraction the top signed multiplication results and subtraction bottom signed multiplication results and add a third register with Q63 saturation. The results are written into Rd.

**Description :**

It multiplies the bottom 32-bit element of Rs1 with the bottom 32-bit element of Rs2 and multiplies the top 32-bit element of Rs1 with the top 32-bit element of Rs2.

**Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; // bottom

t0 = op1b s* op2b;
t1 = op1t s* op2t;
Rd = sat.q63(Rd - t0 - t1);
x=x+1
```

**Parameters**

- **t** – [in] long long type of value stored in t

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in long long type

**\_\_STATIC\_FORCEINLINE long long \_\_RV\_DKMSXDA32 (long long t, unsigned long long a, unsigned long long b)**

DKMSXDA32 (Two Cross Signed 32x32 with 64-bit Saturation Sub)

**Type:** DSP

**Syntax:**

```
DKMSXDA32 Rd, Rs1, Rs2
```

**Purpose :**

Do two cross signed 32x32 and subtraction the top signed multiplication results and subtraction bottom signed multiplication results and add a third register with Q63 saturation. The results are written into Rd.

**Description :**

It multiplies the bottom 32-bit element of Rs1 with the top 32-bit element of Rs2 and multiplies the top 32-bit element of Rs1 with the bottom 32-bit element of Rs2.

**Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; // bottom

t0 = op1b s* op2t;
t1 = op1t s* op2b;
Rd = sat.q63(Rd - t0 - t1);
x=x+2
```

**Parameters**

- **t** – [in] long long type of value stored in t
- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in long long type

**\_\_STATIC\_FORCEINLINE long long \_\_RV\_DSMD32 (unsigned long long a, unsigned long long b)**

DSMD32 (Two Signed 32x32 with 64-bit Sub)

**Type:** DSP

**Syntax:**

```
DSMD32 Rd, Rs1, Rs2
```

**Purpose :**

Do two signed 32x32 and add the top signed multiplication results and subtraction bottom signed multiplication. The results are written into Rd.

**Description :**

It multiplies the bottom 32-bit element of Rs1 with the bottom 32-bit element of Rs2 and then subtracts the result from the result of multiplying the top 32-bit element of Rs1 with the top 32-bit element of Rs2.

**Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; // bottom

t0 = op1b s* op2t;
t1 = op1t s* op2b;
Rd = t1 - t0;
x=x+2
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in long long type

**\_\_STATIC\_FORCEINLINE long long \_\_RV\_DSMDRS32 (unsigned long long a,  
unsigned long long b)**

DSMDRS32 (Two Signed 32x32 with 64-bit Reversed Sub)

**Type:** DSP

**Syntax:**

```
DSMDRS32 Rd, Rs1, Rs2
```

**Purpose :**

Do two signed 32x32 and subtraction the top signed multiplication results and add bottom signed multiplication. The results are written into Rd

**Description :**

It multiplies the top 32-bit element of Rs1 with the top 32-bit element of Rs2 and then subtracts the result from the result of multiplying the bottom 32-bit element of Rs1 with the bottom 32-bit element of Rs2.

**Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; // bottom

t0 = op1b s* op2b;
t1 = op1t s* op2t;
Rd = t1 - t0;
x=x+2
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a



- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in long long type

**\_\_STATIC\_FORCEINLINE long long \_\_RV\_DSMXDS32 (unsigned long long a, unsigned long long b)**

DSMXDS32 (Two Cross Signed 32x32 with 64-bit Sub)

**Type:** DSP

**Syntax:**

DSMXDS32 Rd, Rs1, Rs2

**Purpose :**

Do two cross signed 32x32 and add the top signed multiplication results and subtraction bottom signed multiplication. The results are written into Rd.

**Description :**

It multiplies the bottom 32-bit element of Rs1 with the top 32-bit element of Rs2 and then subtracts the result from the result of multiplying the top 32-bit element of Rs1 with the bottom 32-bit element of Rs2.

**Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; // bottom

t01 = op1b s* op2t;
t10 = op1t s* op2b;
Rd = t1 - t0;
x=x+2
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in long long type

**\_\_STATIC\_FORCEINLINE long long \_\_RV\_DSMALDA (long long t, unsigned long long a, unsigned long long b)**

DSMALDA (Four Signed 16x16 with 64-bit Add)

**Type:** DSP

**Syntax:**

DSMALDA Rd, Rs1, Rs2

**Purpose :**

Do four signed 16x16 and add signed multiplication results and a third register. The results are written into Rd.

**Description :**

It multiplies the bottom 16-bit content of Rs1 with the bottom 16-bit content of Rs2 and then adds the result to the result of multiplying the top 16-bit content of Rs1 with the top 16-bit content of Rs2 with unlimited precision

#### Operations:

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; // bottom

m0 = op1b.H[0] s* op2b.H[0];
m1 = op1b.H[1] s* op2b.H[1];
m2 = op1t.H[0] s* op2t.H[0];
m3 = op1t.H[1] s* op2t.H[1];

Rd = Rd + m0 + m1 + m2 + m3;
x=x+2
```

#### Parameters

- **t** – [in] long long type of value stored in t
- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

#### Returns

value stored in long long type

**\_\_STATIC\_FORCEINLINE long long \_\_RV\_DSMLXDA (long long t, unsigned long long a, unsigned long long b)**

DSMLXDA (Four Signed 16x16 with 64-bit Add)

**Type:** DSP

**Syntax:**

```
DSMLXDA Rd, Rs1, Rs2
```

#### Purpose :

Do four cross signed 16x16 and add signed multiplication results and a third register. The results are written into Rd.

#### Description :

It multiplies the top 16-bit content of Rs1 with the bottom 16-bit content of Rs2 and then adds the result to the result of multiplying the bottom 16-bit content of Rs1 with the top 16-bit content of Rs2 with unlimited precision.

#### Operations:

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; // bottom

m0 = op1b.H[0] s* op2b.H[1];
m1 = op1b.H[1] s* op2b.H[0];
m2 = op1t.H[0] s* op2t.H[1];
m3 = op1t.H[1] s* op2t.H[0];
```

(continues on next page)

(continued from previous page)

```
Rd = Rd + m0 + m1 + m2 + m3;
x=0
```

**Parameters**

- **t** – [in] long long type of value stored in t
- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in long long type

**\_\_STATIC\_FORCEINLINE long long \_\_RV\_DSMALDS (long long t, unsigned long long a, unsigned long long b)**

DSMALDS (Four Signed 16x16 with 64-bit Add and Sub)

**Type:** DSP

**Syntax:**

```
DSMALDS Rd, Rs1, Rs2
```

**Purpose :**

Do four signed 16x16 and add and subtraction signed multiplication results and a third register. The results are written into Rd.

**Description :**

It multiplies the bottom 16-bit content of Rs1 with the bottom 16-bit content of Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of Rs1 with the top 16-bit content of Rs2.

**Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; // bottom

m0 = op1b.H[1] s* op2b.H[1];
m1 = op1b.H[0] s* op2b.H[0];
m2 = op1t.H[1] s* op2t.H[1];
m3 = op1t.H[0] s* op2t.H[0];

Rd = Rd + m0 - m1 + m2 - m3;
x=0
```

**Parameters**

- **t** – [in] long long type of value stored in t
- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in long long type

**\_\_STATIC\_FORCEINLINE long long \_\_RV\_DSMDLDRS (long long t, unsigned long long a, unsigned long long b)**

DSMDLDRS (Four Signed 16x16 with 64-bit Add and Reversed Sub)

**Type:** DSP

**Syntax:**

DSMDLDRS Rd, Rs1, Rs2

**Purpose :**

Do two signed 16x16 and add and reversed subtraction signed multiplication results and a third register. The results are written into Rd.

**Description :**

It multiplies the top 16-bit content of Rs1 with the top 16-bit content of Rs2 and then subtracts the result from the result of multiplying the bottom 16-bit content of Rs1 with the bottom 16-bit content of Rs2.

**Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; // bottom
```

```
m0 = op1b.H[0] s* op2b.H[0];
m1 = op1b.H[1] s* op2b.H[1];
m2 = op1t.H[0] s* op2t.H[0];
m3 = op1t.H[1] s* op2t.H[1];
```

```
Rd = Rd + m0 - m1 + m2 - m3;
x=x+2
```

**Parameters**

- **t** – [in] long long type of value stored in t
- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in long long type

**\_\_STATIC\_FORCEINLINE long long \_\_RV\_DSMDLXDS (long long t, unsigned long long a, unsigned long long b)**

DSMDLXDS (Four Cross Signed 16x16 with 64-bit Add and Sub)

**Type:** DSP

**Syntax:**

DSMDLXDS Rd, Rs1, Rs2

**Purpose :**

Do four cross signed 16x16 and add and subtraction signed multiplication results and a third register. The results are written into Rd.

**Description :**

It multiplies the bottom 16-bit content of Rs1 with the top 16-bit content of Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of Rs1 with the bottom 16-bit content of Rs2.

#### Operations:

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; // bottom

m0 = op1b.H[1] s* op2b.H[0];
m1 = op1b.H[0] s* op2b.H[1];
m2 = op1t.H[1] s* op2t.H[0];
m3 = op1t.H[0] s* op2t.H[1];

Rd = Rd + m0 - m1 + m2 - m3;
x=x+0
```

#### Parameters

- **t** – [in] long long type of value stored in t
- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

#### Returns

value stored in long long type

**\_\_STATIC\_FORCEINLINE long long \_\_RV\_DSMSLDA (long long t, unsigned long long a, unsigned long long b)**

DSMSLDA (Four Signed 16x16 with 64-bit Sub)

**Type:** DSP

**Syntax:**

```
DSMSLDA Rd, Rs1, Rs2
```

#### Purpose :

Do four signed 16x16 and subtraction signed multiplication results and add a third register. The results are written into Rd.

#### Description :

It multiplies the bottom 16-bit content of Rs1 with the bottom 16-bit content Rs2 and multiplies the top 16-bit content of Rs1 with the top 16-bit content of Rs2.

#### Operations:

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; // bottom

m0 = op1b.H[0] s* op2b.H[0];
m1 = op1b.H[1] s* op2b.H[1];
m2 = op1t.H[0] s* op2t.H[0];
m3 = op1t.H[1] s* op2t.H[1];

Rd = Rd - m0 - m1 - m2 - m3;
x=x+0
```

**Parameters**

- **t** – [in] long long type of value stored in t
- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in long long type

**\_\_STATIC\_FORCEINLINE long long \_\_RV\_DSMSLXDA (long long t, unsigned long long a, unsigned long long b)**

DSMSLXDA (Four Cross Signed 16x16 with 64-bit Sub)

**Type:** DSP

**Syntax:**

DSMSLXDA Rd, Rs1, Rs2

**Purpose :**

Do four signed 16x16 and subtraction signed multiplication results and add a third register. The results are written into Rd.

**Description :**

It multiplies the top 16-bit content of Rs1 with the bottom 16-bit content of Rs2 and multiplies the bottom 16-bit content of Rs1 with the top 16-bit content of Rs2.

**Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; // bottom

m0 = op1b.H[0] s* op2b.H[1];
m1 = op1b.H[1] s* op2b.H[0];
m2 = op1t.H[0] s* op2t.H[1];
m3 = op1t.H[1] s* op2t.H[0];

Rd = Rd - m0 - m1 - m2 - m3;
x=x+0
```

**Parameters**

- **t** – [in] long long type of value stored in t
- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in long long type

**\_\_STATIC\_FORCEINLINE long long \_\_RV\_DDMSMAQA (long long t, unsigned long long a, unsigned long long b)**

DDMSMAQA (Eight Signed 8x8 with 64-bit Add)

**Type:** DSP

**Syntax:**

```
DDSMAQA Rd, Rs1, Rs2
```

**Purpose :**

Do eight signed 8x8 and add signed multiplication results and a third register. The results are written into Rd.

**Description :**

Do eight signed 8-bit multiplications from eight 8-bit chunks of two registers; and then adds the eight 16-bit results and the content of 64-bit chunks of a third register.

**Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; // bottom

m0 = op1b.B[0] s* op2b.B[0];
m1 = op1b.B[1] s* op2b.B[1];
m2 = op1b.B[2] s* op2b.B[2];
m3 = op1b.B[3] s* op2b.B[3];
m4 = op1t.B[0] s* op2t.B[0];
m5 = op1t.B[1] s* op2t.B[1];
m6 = op1t.B[2] s* op2t.B[2];
m7 = op1t.B[3] s* op2t.B[3];

s0 = m0 + m1 + m2 + m3;
s1 = m4 + m5 + m6 + m7;
Rd = Rd + s0 + s1;
x=x+1
```

**Parameters**

- **t** – [in] long long type of value stored in t
- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in long long type

```
__STATIC_FORCEINLINE long long __RV_DDSMAQA_SU (long long t, unsigned long long a,
unsigned long long b)
```

DDSMAQA.SU (Eight Signed 8 x Unsigned 8 with 64-bit Add)

**Type:** DSP

**Syntax:**

```
DDSMAQA.SU Rd, Rs1, Rs2
```

**Purpose :**

Do eight signed 8 x unsigned 8 and add signed multiplication results and a third register. The results are written into Rd.

**Description :**

Do eight signed 8 x unsigned 8 and add signed multiplication results and a third register; and then adds the eight 16-bit results and the content of 64-bit chunks of a third register.

#### Operations:

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; // bottom

m0 = op1b.B[0] su* op2b.B[0];
m1 = op1b.B[1] su* op2b.B[1];
m2 = op1b.B[2] su* op2b.B[2];
m3 = op1b.B[3] su* op2b.B[3];
m4 = op1t.B[0] su* op2t.B[0];
m5 = op1t.B[1] su* op2t.B[1];
m6 = op1t.B[2] su* op2t.B[2];
m7 = op1t.B[3] su* op2t.B[3];

s0 = m0 + m1 + m2 + m3;
s1 = m4 + m5 + m6 + m7;
Rd = Rd + s0 + s1;
x=x+1
```

#### Parameters

- **t** – [in] long long type of value stored in t
- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

#### Returns

value stored in long long type

**\_\_STATIC\_FORCEINLINE long long \_\_RV\_DDUMAQA (long long t, unsigned long long a, unsigned long long b)**

DDUMAQA (Eight Unsigned 8x8 with 64-bit Unsigned Add)

**Type:** DSP

**Syntax:**

```
DDUMAQA Rd, Rs1, Rs2
```

#### Purpose :

Do eight unsigned 8x8 and add unsigned multiplication results and a third register. The results are written into Rd.

#### Description :

Do eight unsigned 8x8 and add unsigned multiplication results and a third register; and then adds the eight 16-bit results and the content of 64-bit chunks of a third register.

#### Operations:

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; // bottom
```

(continues on next page)



(continued from previous page)

```

m0 = op1b.B[0] u* op2b.B[0];
m1 = op1b.B[1] u* op2b.B[1];
m2 = op1b.B[2] u* op2b.B[2];
m3 = op1b.B[3] u* op2b.B[3];
m4 = op1t.B[0] u* op2t.B[0];
m5 = op1t.B[1] u* op2t.B[1];
m6 = op1t.B[2] u* op2t.B[2];
m7 = op1t.B[3] u* op2t.B[3];

s0 = m0 + m1 + m2 + m3;
s1 = m4 + m5 + m6 + m7;
Rd = Rd + s0 + s1;
x=0

```

**Parameters**

- **t** – [in] long long type of value stored in t
- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in long long type

**\_\_STATIC\_FORCEINLINE long \_\_RV\_DSMA32\_U (unsigned long long a, unsigned long long b)**

DSMA32.u (64-bit SIMD 32-bit Signed Multiply Addition With Rounding and Clip)

**Type:** DSP

**Syntax:**

```
DSMA32.u Rd, Rs1, Rs2
```

**Purpose :**

Do two signed 32x32 and add signed multiplication results with Rounding, then right shift 32-bit and clip q63 to q31. The result is written to Rd.

**Description :**

For the DSMA32.u instruction, multiply the top 32-bit Q31 content of 64-bit chunks in Rs1 with the top 32-bit Q31 content of 64-bit chunks in Rs2. At the same time, multiply the bottom 32-bit Q31 content of 64-bit chunks in Rs1 with the bottom 32-bit Q31 content of 64-bit chunks in Rs2. Then, do the addition for the results above and perform the additional rounding operations, and then move the data to the right by 32-bit, and clip the 64-bit data into 32-bit. The result is written to Rd.

**Operations:**

```

Rd = (q31_t)((Rs1.W[x] s* Rs2.W[x] + Rs1.W[x + 1] s* Rs2.W[x + 1] +
↳ 0x80000000LL) s>> 32);
x=0

```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in long type

```
__STATIC_FORCEINLINE long __RV_DSMXS32_U (unsigned long long a,
unsigned long long b)
```

DSMXS32.u (64-bit SIMD 32-bit Signed Multiply Cross Subtraction With Rounding and Clip)

**Type:** DSP**Syntax:**

```
DSMXS32.u Rd, Rs1, Rs2
```

**Purpose :**

Do two cross signed 32x32 and sub signed multiplication results with Rounding, then right shift 32-bit and clip q63 to q31. The result is written to Rd.

**Description :**

For the DSMXS32.u instruction, multiply the top 32-bit Q31 content of 64-bit chunks in Rs1 with the bottom 32-bit Q31 content of 64-bit chunks in Rs2. At the same time, multiply the bottom 32-bit Q31 content of 64-bit chunks in Rs1 with the top 32-bit Q31 content of 64-bit chunks in Rs2. Then, do the subtraction for the results above and perform the additional rounding operations, and then move the data to the right by 32-bit, and clip the 64-bit data into 32-bit. The result is written to Rd.

**Operations:**

```
Rd = (q31_t)((Rs1.W[x + 1] s* Rs2.W[x] - Rs1.W[x] s* Rs2.W[x + 1] +
0x80000000LL) s>> 32);
x=0
```

**Parameters**

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in long type

```
__STATIC_FORCEINLINE long __RV_DSMXA32_U (unsigned long long a,
unsigned long long b)
```

DSMXA32.u (64-bit SIMD 32-bit Signed Cross Multiply Addition with Rounding and Clip)

**Type:** DSP**Syntax:**

```
DSMXA32.u Rd, Rs1, Rs2
```

**Purpose :**

Do two cross signed 32x32 and add signed multiplication results with Rounding, then right shift 32-bit and clip q63 to q31. The result is written to Rd.

**Description :**

For the DSMXA32.u instruction, multiply the top 32-bit Q31 content of 64-bit chunks in Rs1 with the bottom 32-bit Q31 content of 64-bit chunks in Rs2. At the same time, multiply the bottom 32-bit Q31 content of 64-bit chunks in Rs1 with the top 32-bit Q31 content of 64-bit chunks in Rs2. Then, do the addition for the results above and perform the additional rounding operations, and then move the data to the right by 32-bit, and clip the 64-bit data into 32-bit. The result is written to Rd.

64-bit chunks in Rs1 with the top 32-bit Q31 content of 64-bit chunks in Rs2. Then, do the addition for the results above and perform the additional rounding operations, and then move the data to the right by 32-bit, and clip the 64-bit data into 32-bit. The result is written to Rd.

#### Operations:

```
Rd = (q31_t)((Rs1.W[x + 1] s* Rs2.W[x] + Rs1.W[x] s* Rs2.W[x + 1] +
0x80000000LL) s>> 32);
x=x+1
```

#### Parameters

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

#### Returns

value stored in long type

```
__STATIC_FORCEINLINE long __RV_DSMS32_U (unsigned long long a, unsigned long long b)
```

DSMS32.u (64-bit SIMD 32-bit Signed Multiply Subtraction with Rounding and Clip)

Type: DSP

Syntax:

```
DSMS32.u Rd, Rs1, Rs2
```

#### Purpose :

Do two signed 32x32 and sub signed multiplication results with Rounding, then right shift 32-bit and clip q63 to q31. The result is written to Rd.

#### Description :

For the DSMS32.u instruction, multiply the bottom 32-bit Q31 content of 64-bit chunks in Rs1 with the bottom 32-bit Q31 content of 64-bit chunks in Rs2. At the same time, multiply the top 32-bit Q31 content of 64-bit chunks in Rs1 with the top 32-bit Q31 content of 64-bit chunks in Rs2. Then, do the subtraction for the results above and perform the additional rounding operations, and then move the data to the right by 32-bit, and clip the 64-bit data into 32-bit. The result is written to Rd.

#### Operations:

```
Rd = (q31_t)((Rs1.W[x] s* Rs2.W[x] - Rs1.W[x + 1] s* Rs2.W[x + 1] +
0x80000000LL) s>> 32);
x=x+1
```

#### Parameters

- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

#### Returns

value stored in long type

```
__STATIC_FORCEINLINE long __RV_DSMADA16 (long long t, unsigned long long a,
unsigned long long b)
```

DSMADA16 (Signed Multiply Two Halfs and Two Adds 32-bit)

**Type:** SIMD

**Syntax:**

```
DSMADA16 Rd, Rs1, Rs2
```

**Purpose :**

Do two signed 16-bit multiplications of two 32-bit registers; and then adds the 32-bit results and the 32-bit value of an even/odd pair of registers together.

- DSMADA16:  $rt\ pair + top * top + bottom * bottom$

**Description :**

This instruction multiplies the per 16-bit content of the 32-bit elements of Rs1 with the corresponding 16-bit content of the 32-bit elements of Rs2. The result is added to the 32-bit value of an even/odd pair of registers specified by Rd(4,1). The 32-bit addition result is written back to the register-pair. The 16-bit values of Rs1 and Rs2, and the 32-bit value of the register-pair are treated as signed integers.

**Operations:**

```
Mres0[0][31:0] = (Rs1.W[0].H[0] * Rs2.W[0].H[0]);
Mres1[0][31:0] = (Rs1.W[0].H[1] * Rs2.W[0].H[1]);
Mres0[1][31:0] = (Rs1.W[1].H[0] * Rs2.W[1].H[0]);
Mres1[1][31:0] = (Rs1.W[1].H[1] * Rs2.W[1].H[1]);
Rd.W = Rd.W + SE32(Mres0[0][31:0]) + SE32(Mres1[0][31:0]) +
SE32(Mres0[1][31:0]) + SE32(Mres1[1][31:0]);
```

**Parameters**

- **t** – [in] long long type of value stored in t
- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in long type

```
__STATIC_FORCEINLINE long __RV_DSMAxDA16 (long long t, unsigned long long a,
unsigned long long b)
```

DSMAXDA16 (Signed Crossed Multiply Two Halfs and Two Adds 32-bit)

**Type:** SIMD

**Syntax:**

```
DSMAXDA16 Rd, Rs1, Rs2
```

**Purpose :**

Do two signed 16-bit multiplications of two 32-bit registers; and then adds the 32-bit results and the 32-bit value of an even/odd pair of registers together.

- DSMAXDA:  $rt\ pair + top * bottom + bottom * top$  (all 32-bit elements)

**Description :**

This instruction crossly multiplies the top 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2 and then adds the result to the result of multiplying the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 with unlimited precision. The result is added to the 64-bit value of an even/odd pair of registers specified by Rd(4,1). The 64-bit addition result is clipped to 32-bit result.

**Operations:**

```
Mres0[0][31:0] = (Rs1.W[0].H[0] * Rs2.W[0].H[1]);
Mres1[0][31:0] = (Rs1.W[0].H[1] * Rs2.W[0].H[0]);
Mres0[1][31:0] = (Rs1.W[1].H[0] * Rs2.W[1].H[1]);
Mres1[1][31:0] = (Rs1.W[1].H[1] * Rs2.W[1].H[0]);
Rd.W = Rd.W + SE32(Mres0[0][31:0]) + SE32(Mres1[0][31:0]) +
SE32(Mres0[1][31:0]) + SE32(Mres1[1][31:0]);
```

**Parameters**

- **t** – [in] long long type of value stored in t
- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in long type

**\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKSMS32\_U (unsigned long long t, unsigned long long a, unsigned long long b)**

DKSMS32.u (Two Signed Multiply Shift-clip and Saturation with Rounding)

**Type:** SIMD

**Syntax:**

```
DKSMS32.u Rd, Rs1, Rs2
```

**Purpose :**

Computes saturated multiplication of two pairs of q31 type with shifted rounding.

**Description :**

Compute the multiplication of Rs1 and Rs2 of type q31\_t, intercept [47:16] for the resulting 64-bit product to get the 32-bit number, then add 1 to it to do rounding, and finally saturate the result after rounding.

**Operations:**

```
Mres[x][63:0] = Rs1.W[x] s* Rs2.W[x];
Round[x][32:0] = Mres[x][47:15] + 1;
Rd.W[x] = sat.31(Rd.W[x] + Round[x][32:1]);
x=1..0
```

**Parameters**

- **t** – [in] unsigned long long type of value stored in t
- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

**\_\_STATIC\_FORCEINLINE long \_\_RV\_DMADA32 (long long t, unsigned long long a, unsigned long long b)**

DMADA32 ((Two Cross Signed 32x32 with 64-bit Add and Clip to 32-bit)

**Type:** SIMD

**Syntax:**

DMADA32 Rd, Rs1, Rs2

**Purpose :**

Do two cross signed 32x32 and add the signed multiplication results to q63, then clip the q63 result to q31, the final results are written into Rd.

**Description :**

For the DMADA32 instruction, it multiplies the top 32-bit element in Rs1 with the bottom 32-bit element in Rs2 and then adds the result to the result of multiplying the bottom 32-bit element in Rs1 with the top 32-bit element in Rs2, then clip the q63 result to q31.

**Operations:**

```
res = (q31_t) (((q63_t) Rd.w[0] << 32) + (q63_t)Rs1.w[0] s* Rs2.w[1] + (q63_t)Rs1.w[1] s* Rs2.w[0]) s>> 32);
rd = res;
```

**Parameters**

- **t** – [in] long long type of value stored in t
- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in long type

**\_\_STATIC\_FORCEINLINE long long \_\_RV\_DSMALBB (long long t, unsigned long long a, unsigned long long b)**

DSMALBB (Signed Multiply Bottom Halfs & Add 64-bit)

**Type:** SIMD

**Syntax:**

DSMALBB Rd, Rs1, Rs2

**Purpose :**

Multiply the signed 16-bit content of the 32-bit elements of a register with the 16-bit content of the corresponding 32-bit elements of another register and add the results with a 64-bit value of an even/odd pair of registers. The addition result is written back to the register-pair.

- DSMALBB: rt pair + bottom\*bottom (all 32-bit elements)

**Description :**

For the DSMALBB instruction, it multiplies the bottom 16-bit content of Rs1 with the bottom 16-bit content of Rs2. The multiplication results are added with the 64-bit value of Rd. The 64-bit addition result is written back to Rd.

**Operations:**

```
Mres[0][31:0] = Rs1.W[0].H[0] * Rs2.W[0].H[0];
Mres[1][31:0] = Rs1.W[1].H[0] * Rs2.W[1].H[0];
Rd = Rd + SE64(Mres[0][31:0]) + SE64(Mres[1][31:0]);
```

**Parameters**

- **t** – [in] long long type of value stored in t
- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in long long type

**\_\_STATIC\_FORCEINLINE long long \_\_RV\_DSMBLBT (long long t, unsigned long long a, unsigned long long b)**

DSMBLBT (Signed Multiply Bottom Half & Top Half & Add 64-bit)

**Type:** SIMD

**Syntax:**

```
DSMBLBT Rd, Rs1, Rs2
```

**Purpose :**

Multiply the signed 16-bit content of the 32-bit elements of a register with the 16-bit content of the corresponding 32-bit elements of another register and add the results with a 64-bit value of an even/odd pair of registers. The addition result is written back to the register-pair.

- DSMBLBT: rt pair + bottom\*top (all 32-bit elements)

**Description :**

For the DSMBLBT instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. The multiplication results are added with the 64-bit value of Rd. The 64-bit addition result is written back to Rd. The 16-bit values of Rs1 and Rs2, and the 64-bit value of Rd are treated as signed integers

**Operations:**

```
Mres[0][31:0] = Rs1.W[0].H[0] * Rs2.W[0].H[1];
Mres[1][31:0] = Rs1.W[1].H[0] * Rs2.W[1].H[1];
Rd = Rd + SE64(Mres[0][31:0]) + SE64(Mres[1][31:0]);
```

**Parameters**

- **t** – [in] long long type of value stored in t
- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in long long type

```
__STATIC_FORCEINLINE long long __RV_DSMLTT (long long t, unsigned long long a,  
unsigned long long b)
```

DSMLTT (Signed Multiply Top Half &amp; Add 64-bit)

**Type:** SIMD**Syntax:**

```
DSMLTT Rd, Rs1, Rs2
```

**Purpose :**

Multiply the signed 16-bit content of the 32-bit elements of a register with the 16-bit content of the corresponding 32-bit elements of another register and add the results with a 64-bit value of an even/odd pair of registers. The addition result is written back to the register-pair.

- DSMLTT: DSMLTT rt pair + top\*top (all 32-bit elements)

**Description :**

For the DSMLTT instruction, it multiplies the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. The multiplication results are added with the 64-bit value of Rd. The 64-bit addition result is written back to Rd. The 16-bit values of Rs1 and Rs2, and the 64-bit value of Rd are treated as signed integers.

**Operations:**

```
Mres[0][31:0] = Rs1.W[0].H[1] * Rs2.W[0].H[1];  
Mres[1][31:0] = Rs1.W[1].H[1] * Rs2.W[1].H[1];  
Rd = Rd + SE64(Mres[0][31:0]) + SE64(Mres[1][31:0]);
```

**Parameters**

- **t** – [in] long long type of value stored in t
- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in long long type

```
__STATIC_FORCEINLINE long long __RV_DKMABB32 (long long t, unsigned long long a,  
unsigned long long b)
```

DKMABB32 (Saturating Signed Multiply Bottom Words &amp; Add)

**Type:** SIMD**Syntax:**

```
DKMABB32 Rd, Rs1, Rs2
```

**Purpose :**

Multiply the signed 32-bit element in a register with the 32-bit element in another register and add the result to the content of 64-bit data in the third register. The addition result may be saturated and is written to the third register.



- DKMABB32:  $rd + bottom * bottom$

**Description :**

For the DKMABB32 instruction, it multiplies the bottom 32-bit element in Rs1 with the bottom 32-bit element in Rs2. The multiplication result is added to the content of 64-bit data in Rd. If the addition result is beyond the Q63 number range ( $-2^{63} \leq Q63 \leq 2^{63}-1$ ), it is saturated to the range and the OV bit is set to 1. The result after saturation is written to Rd. The 32-bit contents of Rs1 and Rs2 are treated as signed integers.

**Operations:**

```
res = Rd + (Rs1.W[0] * Rs2.W[0]);
if (res > (2^63)-1) {
    res = (2^63)-1;
    OV = 1;
} else if (res < -2^63) {
    res = -2^63;
    OV = 1;
}
Rd = res;
```

**Parameters**

- **t** – [in] long long type of value stored in t
- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in long long type

`__STATIC_FORCEINLINE long long __RV_DKMABT32 (long long t, unsigned long long a, unsigned long long b)`

DKMABT32 (Saturating Multiply Bottom & Top Words & Add)

**Type:** SIMD

**Syntax:**

DKMABT32 Rd, Rs1, Rs2

**Purpose :**

Multiply the signed 32-bit element in a register with the 32-bit element in another register and add the result to the content of 64-bit data in the third register. The addition result may be saturated and is written to the third register.

- DKMABT32:  $rd + bottom * top$

**Description :**

For the DKMABT32 instruction, it multiplies the bottom 32-bit element in Rs1 with the top 32-bit element in Rs2. The multiplication result is added to the content of 64-bit data in Rd. If the addition result is beyond the Q63 number range ( $-2^{63} \leq Q63 \leq 2^{63}-1$ ), it is saturated to the range and the OV bit is set to 1. The result after saturation is written to Rd. The 32-bit contents of Rs1 and Rs2 are treated as signed integers.

**Operations:**

```

res = Rd + (Rs1.W[0] * Rs2.W[1]);
if (res > (2^63)-1) {
    res = (2^63)-1;
    OV = 1;
} else if (res < -2^63) {
    res = -2^63;
    OV = 1;
}
Rd = res;

```

**Parameters**

- **t** – [in] long long type of value stored in t
- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in long long type

**\_\_STATIC\_FORCEINLINE long long \_\_RV\_DKMATT32 (long long t, unsigned long long a, unsigned long long b)**

DKMATT32 (Saturating Signed Multiply Bottom & Top Words & Add)

**Type:** SIMD

**Syntax:**

DKMATT32 Rd, Rs1, Rs2

**Purpose :**

Multiply the signed 32-bit element in a register with the 32-bit element in another register and add the result to the content of 64-bit data in the third register. The addition result may be saturated and is written to the third register.

- DKMATT32:  $rd + top * top$

**Description :**

For the DKMATT32 instruction, it multiplies the top 32-bit element in Rs1 with the top 32-bit element in Rs2. The multiplication result is added to the content of 64-bit data in Rd. If the addition result is beyond the Q63 number range ( $-2^{63} \leq Q63 \leq 2^{63}-1$ ), it is saturated to the range and the OV bit is set to 1. The result after saturation is written to Rd. The 32-bit contents of Rs1 and Rs2 are treated as signed integers.

**Operations:**

```

res = Rd + (Rs1.W[1] * Rs2.W[1]);
if (res > (2^63)-1) {
    res = (2^63)-1;
    OV = 1;
} else if (res < -2^63) {
    res = -2^63;
    OV = 1;
}
Rd = res;

```

**Parameters**

- **t** – [in] long long type of value stored in t
- **a** – [in] unsigned long long type of value stored in a
- **b** – [in] unsigned long long type of value stored in b

**Returns**

value stored in unsigned long long type

*group* **Intrinsic Functions for SIMD Instructions**

Functions that generate RISC-V DSP SIMD instructions.

The following functions generate specified RISC-V SIMD instructions that cannot be directly accessed by compiler.

- **DSP ISA Extension Instruction Summary**

- **Shorthand Definitions**

- \* **r.H** == r.H1: r[31:16], **r.L** == r.H0: r[15:0]
- \* **r.B3**: r[31:24], **r.B2**: r[23:16], **r.B1**: r[15:8], **r.B0**: r[7:0]
- \* **r.B[x]**: r[(x\*8+7):(x\*8+0)]
- \* **r.H[x]**: r[(x\*16+7):(x\*16+0)]
- \* **r.W[x]**: r[(x\*32+31):(x\*32+0)]
- \* **r[xU]**: the upper 32-bit of a 64-bit number; xU represents the GPR number that contains this upper part 32-bit value.
- \* **r[xL]**: the lower 32-bit of a 64-bit number; xL represents the GPR number that contains this lower part 32-bit value.
- \* **r[xU].r[xL]**: a 64-bit number that is formed from a pair of GPRs.
- \* **s>>**: signed arithmetic right shift:
- \* **u>>**: unsigned logical right shift
- \* **SAT.Qn()**: Saturate to the range of  $[-2^n, 2^n-1]$ , if saturation happens, set PSW.OV.
- \* **SAT.Um()**: Saturate to the range of  $[0, 2^m-1]$ , if saturation happens, set PSW.OV.
- \* **RUND()**: Indicate **rounding**, i.e., add 1 to the most significant discarded bit for right shift or MSW-type multiplication instructions.
- \* **Sign or Zero Extending functions**:
  - **SEm(data)**: Sign-Extend data to m-bit.:
  - **ZEm(data)**: Zero-Extend data to m-bit.
- \* **ABS(x)**: Calculate the absolute value of **x**.
- \* **CONCAT(x,y)**: Concatenate **x** and **y** to form a value.
- \* **u<**: Unsinged less than comparison.
- \* **u<=**: Unsinged less than & equal comparison.
- \* **u>**: Unsinged greater than comparison.
- \* **s\***: Signed multiplication.

\* u\*: Unsigned multiplication.

## 2.5.8 Intrinsic Functions for Bitmanipulation Instructions

### *group* **Intrinsic Functions for Bitmanipulation Instructions**

Functions that generate RISC-V Bitmanipulation instructions.

RISC-V Bitmanipulation Intrinsic APIs are provided directly through compiler generated intrinsic function.

This intrinsic function support in compiler is introduced in nuclei riscv gcc 10.2.

API header file can be found in lib/gcc/riscv-nuclei-elf/<gcc\_ver>/include/rvintrin.h

For Nuclei GCC 13/Clang 17 and later version, this intrinsic header no longer existed, please take care.

## 2.5.9 Intrinsic Functions for Vector Instructions

**\_\_STATIC\_FORCEINLINE void \_\_enable\_vector (void)**

**\_\_STATIC\_FORCEINLINE void \_\_disable\_vector (void)**

### *group* **Intrinsic Functions for Vector Instructions**

Functions that generate RISC-V Vector instructions.

RISC-V Vector Intrinsic APIs are provided directly through compiler generated intrinsic function.

This intrinsic function support by compiler:

For Nuclei RISC-V GCC 10.2, it is an very old and not ratified version(no longer supported).

- API header file can be found in lib/gcc/riscv-nuclei-elf/<gcc\_ver>/include/riscv\_vector.h

For Nuclei RISC-V GCC 13/Clang 17, the intrinsic API supported is v0.12 version, see <https://github.com/riscv-non-isa/rvv-intrinsic-doc/releases/tag/v0.12.0>

For Nuclei RISC-V GCC 14.2/Clang 19, the intrinsic API supported is v0.11.x version, see <https://github.com/riscv-non-isa/rvv-intrinsic-doc/tree/v0.11.x>

### **Functions**

**\_\_STATIC\_FORCEINLINE void \_\_enable\_vector (void)**

Enable Vector Unit.

Set vector context status bits to enable vector unit, and set state to initial

**\_\_STATIC\_FORCEINLINE void \_\_disable\_vector (void)**

Disable Vector Unit.

Clear vector context status bits to disable vector unit

## 2.5.10 Peripheral Access

**\_\_I** volatile const

**\_\_O** volatile

**\_\_IO** volatile

**\_\_IM** volatile const

**\_\_OM** volatile

**\_\_IOM** volatile

**\_VAL2FLD**(field, value) (((uint32\_t)(value) << field ## \_Pos) & field ## \_Msk)

**\_FLD2VAL**(field, value) (((uint32\_t)(value) & field ## \_Msk) >> field ## \_Pos)

### group **Peripheral Access**

Naming conventions and optional features for accessing peripherals.

The section below describes the naming conventions, requirements, and optional features for accessing device specific peripherals. Most of the rules also apply to the core peripherals.

The **Device Header File <device.h>** contains typically these definition and also includes the core specific header files.

### Defines

**\_\_I** volatile const

Defines ‘read only’ permissions.

**\_\_O** volatile

Defines ‘write only’ permissions.

**\_\_IO** volatile

Defines ‘read / write’ permissions.

**\_\_IM** volatile const

Defines ‘read only’ structure member permissions.

**\_\_OM** volatile

Defines ‘write only’ structure member permissions.

**\_\_IOM** volatile

Defines ‘read/write’ structure member permissions.

**\_VAL2FLD**(field, value) (((uint32\_t)(value) << field ## \_Pos) & field ## \_Msk)

Mask and shift a bit field value for use in a register bit range.

The macro `_VAL2FLD` uses the `#define`'s `_Pos` and `_Msk` of the related bit field to shift bit-field values for assigning to a register.

**Example:**

```
ECLIC->CFG = _VAL2FLD(CLIC_CLICCFG_NLBIT, 3);
```

#### Parameters

- **field** – [in] Name of the register bit field.
- **value** – [in] Value of the bit field. This parameter is interpreted as an `uint32_t` type.

#### Returns

Masked and shifted value.

**\_FLD2VAL**(field, value) (((uint32\_t)(value) & field ## \_Msk) >> field ## \_Pos)

Mask and shift a register value to extract a bit filed value.

The macro `_FLD2VAL` uses the `#define`'s `_Pos` and `_Msk` of the related bit field to extract the value of a bit field from a register.

**Example:**

```
nlbits = _FLD2VAL(CLIC_CLICCFG_NLBIT, ECLIC->CFG);
```

#### Parameters

- **field** – [in] Name of the register bit field.
- **value** – [in] Value of register. This parameter is interpreted as an `uint32_t` type.

#### Returns

Masked and shifted bit field value.

## 2.5.11 SysTick Timer(SysTimer)

Click [Nuclei Timer Unit](#)<sup>26</sup> to learn about Core Timer Unit in Nuclei ISA Spec.

### SysTimer API

```
__STATIC_FORCEINLINE void SysTimer_SetLoadValue (uint64_t value)
```

```
__STATIC_FORCEINLINE uint64_t SysTimer_GetLoadValue (void)
```

```
__STATIC_FORCEINLINE void SysTimer_SetHartCompareValue (uint64_t value,  
unsigned long hartid)
```

```
__STATIC_FORCEINLINE void SysTimer_SetCompareValue (uint64_t value)
```

---

<sup>26</sup> [https://doc.nucleisys.com/nuclei\\_spec/isa/timer.html](https://doc.nucleisys.com/nuclei_spec/isa/timer.html)

---

```
__STATIC_FORCEINLINE uint64_t SysTimer_GetHartCompareValue (unsigned long hartid)

__STATIC_FORCEINLINE uint64_t SysTimer_GetCompareValue (void)

__STATIC_FORCEINLINE void SysTimer_Start (void)

__STATIC_FORCEINLINE void SysTimer_Stop (void)

__STATIC_FORCEINLINE void SysTimer_SetControlValue (uint32_t mctl)

__STATIC_FORCEINLINE uint32_t SysTimer_GetControlValue (void)

__STATIC_FORCEINLINE void SysTimer_SetHartSWIRQ (unsigned long hartid)

__STATIC_FORCEINLINE void SysTimer_SetSWIRQ (void)

__STATIC_FORCEINLINE void SysTimer_ClearHartSWIRQ (unsigned long hartid)

__STATIC_FORCEINLINE void SysTimer_ClearSWIRQ (void)

__STATIC_FORCEINLINE uint32_t SysTimer_GetHartMsipValue (unsigned long hartid)

__STATIC_FORCEINLINE uint32_t SysTimer_GetMsipValue (void)

__STATIC_FORCEINLINE void SysTimer_SetHartMsipValue (uint32_t msip, unsigned long hartid)

__STATIC_FORCEINLINE void SysTimer_SetMsipValue (uint32_t msip)

__STATIC_FORCEINLINE void SysTimer_SetCompareValue_S (uint64_t value)

__STATIC_FORCEINLINE uint64_t SysTimer_GetCompareValue_S (void)

__STATIC_FORCEINLINE void SysTimer_SetHartSWIRQ_S (unsigned long hartid)

__STATIC_FORCEINLINE void SysTimer_SetSWIRQ_S (void)

__STATIC_FORCEINLINE void SysTimer_ClearHartSWIRQ_S (unsigned long hartid)

__STATIC_FORCEINLINE void SysTimer_ClearSWIRQ_S (void)

__STATIC_FORCEINLINE uint32_t SysTimer_GetHartSsipValue (unsigned long hartid)
```

```
__STATIC_FORCEINLINE uint32_t SysTimer_GetSsipValue (void)

__STATIC_FORCEINLINE void SysTimer_SetHartSsipValue (uint32_t ssip, unsigned long hartid)

__STATIC_FORCEINLINE void SysTimer_SetSsipValue (uint32_t ssip)

__STATIC_FORCEINLINE void SysTimer_SendIPI_S (unsigned long hartid)

__STATIC_FORCEINLINE void SysTimer_ClearIPI_S (unsigned long hartid)

__STATIC_FORCEINLINE void SysTimer_EnableSSTC (void)

__STATIC_FORCEINLINE void SysTimer_DisableSSTC (void)

__STATIC_FORCEINLINE void SysTimer_SoftwareReset (void)

__STATIC_FORCEINLINE void SysTimer_SendIPI (unsigned long hartid)

__STATIC_FORCEINLINE void SysTimer_ClearIPI (unsigned long hartid)

__STATIC_FORCEINLINE void SysTimer_EnableSAccess (void)

__STATIC_FORCEINLINE void SysTimer_DisableSAccess (void)

__STATIC_INLINE uint32_t SysTick_Config (uint64_t ticks)

__STATIC_INLINE uint32_t SysTick_HartConfig (uint64_t ticks, unsigned long hartid)

__STATIC_FORCEINLINE uint32_t SysTick_Reload (uint64_t ticks)

__STATIC_FORCEINLINE uint32_t SysTick_HartReload (uint64_t ticks, unsigned long hartid)

__STATIC_INLINE uint32_t SysTick_Config_S (uint64_t ticks)

__STATIC_FORCEINLINE uint32_t SysTick_Reload_S (uint64_t ticks)

SysTimer_GetHartID() (\_\_get\_hart\_index (page 83)())

SysTimer_GetHartID_S() (\_\_get\_hart\_index\_s (page 84)())
```

#### *group* **SysTimer Functions**

Functions that configure the Core System Timer.



## Defines

**SysTimer\_GetHartID()** ([\\_\\_get\\_hart\\_index](#) (page 83)())

SysTimer\_GetHartID() is used to get timer hartid which might not be the same as cpu hart id, for example, cpu hartid may be 1, but timer hartid may be 0, then timer hartid offset is 1.

If defined `__SYSTIMER_HARTID`, it will use `__SYSTIMER_HARTID` as timer hartid, otherwise, it will use [\\_\\_get\\_hart\\_index\(\)](#) (page 83). The cpu hartid is get by using `__get_hart_id` function

**SysTimer\_GetHartID\_S()** ([\\_\\_get\\_hart\\_index\\_s](#) (page 84)())

## Functions

**\_\_STATIC\_FORCEINLINE void SysTimer\_SetLoadValue (uint64\_t value)**

Set system timer load value.

This function set the system timer load value in MTIMER register.

### Remark

- Load value is 64bits wide.
- SysTimer\_GetLoadValue

### Parameters

**value** – [in] value to set system timer MTIMER register.

**\_\_STATIC\_FORCEINLINE uint64\_t SysTimer\_GetLoadValue (void)**

Get system timer load value.

This function get the system timer current value in MTIMER register.

### Remark

- Load value is 64bits wide.
- SysTimer\_SetLoadValue

### Returns

current value(64bit) of system timer MTIMER register.

**\_\_STATIC\_FORCEINLINE void SysTimer\_SetHartCompareValue (uint64\_t value, unsigned long hartid)**

Set system timer compare value by hartid.

This function set the system Timer compare value in MTIMERCMP register.

**Remark**

- Compare value is 64bits wide.
- If compare value is larger than current value timer interrupt generate.
- Modify the load value or compare value less to clear the interrupt.
- In S-mode, hartid can't be get by using `__get_hart_id` function, so this api suits S-mode particularly.
- `SysTimer_GetHartCompareValue`

**Parameters**

- **value** – [in] compare value to set system timer MTIMERCMP register.
- **hartid** – [in] hart ID, one hart is required to have a known hart ID of 0, other harts ID can be in 1~1023.

**\_\_STATIC\_FORCEINLINE void SysTimer\_SetCompareValue (uint64\_t value)**

Set system timer compare value in machine mode.

This function set the system Timer compare value in MTIMERCMP register.

**Remark**

- Compare value is 64bits wide.
- If compare value is larger than current value timer interrupt generate.
- Modify the load value or compare value less to clear the interrupt.
- `__get_hart_id` function can only be accessed in machine mode, or else exception will occur.
- `SysTimer_GetCompareValue`

**Parameters**

- **value** – [in] compare value to set system timer MTIMERCMP register.

**\_\_STATIC\_FORCEINLINE uint64\_t SysTimer\_GetHartCompareValue (unsigned long hartid)**

Get system timer compare value by hartid.

This function get the system timer compare value in MTIMERCMP register.

**Remark**

- Compare value is 64bits wide.
- In S-mode, hartid can't be get by using `__get_hart_id` function, so this api suits S-mode particularly.

- SysTimer\_SetHartCompareValue

**Parameters**

**hartid** – [in] hart ID, one hart is required to have a known hart ID of 0, other harts ID can be in 1~1023.

**Returns**

compare value of system timer MTIMERCMP register.

**\_\_STATIC\_FORCEINLINE uint64\_t SysTimer\_GetCompareValue (void)**

Get system timer compare value in machine mode.

This function get the system timer compare value in MTIMERCMP register.

**Remark**

- Compare value is 64bits wide.
- SysTimer\_SetCompareValue

**Returns**

compare value of system timer MTIMERCMP register.

**\_\_STATIC\_FORCEINLINE void SysTimer\_Start (void)**

Enable system timer counter running.

Enable system timer counter running by clear TIMESTOP bit in MTIMECTL register.

**\_\_STATIC\_FORCEINLINE void SysTimer\_Stop (void)**

Stop system timer counter running.

Stop system timer counter running by set TIMESTOP bit in MTIMECTL register.

**\_\_STATIC\_FORCEINLINE void SysTimer\_SetControlValue (uint32\_t mctl)**

Set system timer control value.

This function set the system timer MTIMECTL register value.

**Remark**

- Bit TIMESTOP is used to start and stop timer. Clear TIMESTOP bit to 0 to start timer, otherwise to stop timer.
- Bit CMPCLREN is used to enable auto MTIMER clear to zero when MTIMER >= MTIMER-CMP. Clear CMPCLREN bit to 0 to stop auto clear MTIMER feature, otherwise to enable it.
- Bit CLKSRC is used to select timer clock source. Clear CLKSRC bit to 0 to use *mtime\_toggle\_a*, otherwise use *core\_clk\_aon*
- SysTimer\_GetControlValue

**Parameters**

**mctl** – [in] value to set MTIMECTL register

**\_\_STATIC\_FORCEINLINE uint32\_t SysTimer\_GetControlValue (void)**

Get system timer control value.

This function get the system timer MTIMECTL register value.

**Remark**

- SysTimer\_SetControlValue

**Returns**

MTIMECTL register value

**\_\_STATIC\_FORCEINLINE void SysTimer\_SetHartSWIRQ (unsigned long hartid)**

Trigger or set software interrupt via system timer by hartid.

This function set the system timer MSIP bit in MSIP register.

**Remark**

- Set system timer MSIP bit and generate a machine mode software interrupt.
- In S-mode, hartid can't be get by using \_\_get\_hart\_id function, so this api suite S-mode particularly when MTIME\_SRW\_CTRL.SRW equal 0.
- SysTimer\_ClearHartSWIRQ
- SysTimer\_GetHartMsipValue

**Parameters**

**hartid** – [in] hart ID, one hart is required to have a known hart ID of 0, other harts ID can be in 1~1023.

**\_\_STATIC\_FORCEINLINE void SysTimer\_SetSWIRQ (void)**

Trigger or set software interrupt via system timer in machine mode.

This function set the system timer MSIP bit in MSIP register.

**Remark**

- Set system timer MSIP bit and generate a SW interrupt.
- SysTimer\_ClearSWIRQ
- SysTimer\_GetMsipValue

**\_\_STATIC\_FORCEINLINE void SysTimer\_ClearHartSWIRQ (unsigned long hartid)**

Clear system timer software interrupt pending request by hartid.

This function clear the system timer MSIP bit in MSIP register.

**Remark**

- Clear system timer MSIP bit in MSIP register to clear the software interrupt pending.
- In S-mode, hartid can't be get by using \_\_get\_hart\_id function, so this api suits S-mode particularly.
- SysTimer\_SetHartSWIRQ
- SysTimer\_GetHartMsipValue

**Parameters**

**hartid** – [in] hart ID, one hart is required to have a known hart ID of 0, other harts ID can be in 1~1023.

**\_\_STATIC\_FORCEINLINE void SysTimer\_ClearSWIRQ (void)**

Clear system timer software interrupt pending request in machine mode.

This function clear the system timer MSIP bit in MSIP register.

**Remark**

- Clear system timer MSIP bit in MSIP register to clear the software interrupt pending.
- SysTimer\_SetSWIRQ
- SysTimer\_GetMsipValue

**\_\_STATIC\_FORCEINLINE uint32\_t SysTimer\_GetHartMsipValue (unsigned long hartid)**

Get system timer MSIP register value by hartid.

This function get the system timer MSIP register value.

**Remark**

- Bit0 is SW interrupt flag. Bit0 is 1 then SW interrupt set. Bit0 is 0 then SW interrupt clear.
- In S-mode, hartid can't be get by using \_\_get\_hart\_id function, so this api suits S-mode particularly.
- SysTimer\_SetHartSWIRQ
- SysTimer\_ClearHartSWIRQ
- SysTimer\_SetHartMsipValue

**Parameters**

**hartid** – [in] hart ID, one hart is required to have a known hart ID of 0, other harts ID can be in 1~1023.

**Returns**

Value of Timer MSIP register.

**\_\_STATIC\_FORCEINLINE uint32\_t SysTimer\_GetMsipValue (void)**

Get system timer MSIP register value in machine mode.

This function get the system timer MSIP register value.

**Remark**

- Bit0 is SW interrupt flag. Bit0 is 1 then SW interrupt set. Bit0 is 0 then SW interrupt clear.
- SysTimer\_SetSWIRQ
- SysTimer\_ClearSWIRQ
- SysTimer\_SetMsipValue

**Returns**

Value of Timer MSIP register.

**\_\_STATIC\_FORCEINLINE void SysTimer\_SetHartMsipValue (uint32\_t msip, unsigned long hartid)**

Set system timer MSIP register value by hartid.

This function set the system timer MSIP register value.

**Remark**

- In S-mode, hartid can't be get using \_\_get\_hart\_id function, so this api suits S-mode particularly.
- SysTimer\_GetHartMsipValue

**Parameters**

- **msip** – [in] value to set MSIP register
- **hartid** – [in] hart ID, one hart is required to have a known hart ID of 0, other harts ID can be in 1~1023.

**\_\_STATIC\_FORCEINLINE void SysTimer\_SetMsipValue (uint32\_t msip)**

Set system timer MSIP register value in machine mode.

This function set the system timer MSIP register value.

**Parameters**

- msip** – [in] value to set MSIP register
- SysTimer\_GetMsipValue

**\_\_STATIC\_FORCEINLINE void SysTimer\_SetCompareValue\_S (uint64\_t value)**

Set system timer smode compare value.

This function set the system timer smode compare value in STIMECMP and STIMECMPH CSR register.

#### Remark

- smode timer compare register required the SSTC extension
- smode timer compare value located in stimecmp/stimecmph for rv32 and stimecmp for rv64.
- If compare value is larger than current value smode timer interrupt generate.
- Modify the load value or compare value less to clear the interrupt.
- SysTimer\_GetCompareValue\_S

#### Parameters

**value** – [in] compare value to set system timer smode compare register.

**\_\_STATIC\_FORCEINLINE uint64\_t SysTimer\_GetCompareValue\_S (void)**

Get system timer smode compare value.

This function get the system timer smode compare value in STIMERCOMP and STIMECMPH CSR register.

#### Remark

- Compare value is 64bits wide.
- SysTimer\_SetCompareValue\_S

#### Returns

compare value of system timer smode compare csr register in 64bit.

**\_\_STATIC\_FORCEINLINE void SysTimer\_SetHartSWIRQ\_S (unsigned long hartid)**

Trigger or set supervisor mode software interrupt via system timer by hartid.

This function set the system timer SSIP bit in SSIP register.

#### Remark

- Set system timer SSIP bit and generate a supervisor mode software interrupt.
- SysTimer\_ClearHartSWIRQ\_S
- SysTimer\_GetHartSsipValue

#### Parameters

**hartid** – [in] hart ID, one hart is required to have a known hart ID of 0, other harts ID can be in 1~1023.

**\_\_STATIC\_FORCEINLINE void SysTimer\_SetSWIRQ\_S (void)**

Trigger or set supervisor software interrupt via system timer.

This function set the system timer SSIP bit in SSIP register.

**Remark**

- Set system timer SSIP bit and generate a supervisor mode SW interrupt.
- SysTimer\_ClearSWIRQ\_S
- SysTimer\_GetSsipValue

**\_\_STATIC\_FORCEINLINE void SysTimer\_ClearHartSWIRQ\_S (unsigned long hartid)**

Clear system timer supervisor mode software interrupt pending request by hartid.

This function clear the system timer SSIP bit in SSIP register.

**Remark**

- Clear system timer SSIP bit in SSIP register to clear the supervisor mode software interrupt pending.
- SysTimer\_SetHartSWIRQ\_S
- SysTimer\_GetHartSsipValue

**Parameters**

**hartid** – [in] hart ID, one hart is required to have a known hart ID of 0, other harts ID can be in 1~1023.

**\_\_STATIC\_FORCEINLINE void SysTimer\_ClearSWIRQ\_S (void)**

Clear system timer supervisor mode software interrupt pending request.

This function clear the system timer SSIP bit in SSIP register.

**Remark**

- Clear system timer SSIP bit in SSIP register to clear the supervisor mode software interrupt pending.
- SysTimer\_SetSWIRQ\_S
- SysTimer\_GetSsipValue

**\_\_STATIC\_FORCEINLINE uint32\_t SysTimer\_GetHartSsipValue (unsigned long hartid)**

Get system timer SSIP register value by hartid.

This function get the system timer SSIP register value.



**Remark**

- Bit0 is SW interrupt flag. Bit0 is 1 then SW interrupt set. Bit0 is 0 then SW interrupt clear.
- SysTimer\_SetHartSWIRQ\_S
- SysTimer\_ClearHartSWIRQ\_S
- SysTimer\_SetHartSsipValue

**Parameters**

**hartid** – [in] hart ID, one hart is required to have a known hart ID of 0, other harts ID can be in 1~1023.

**Returns**

Value of Timer SSIP register.

**\_\_STATIC\_FORCEINLINE uint32\_t SysTimer\_GetSsipValue (void)**

Get system timer SSIP register value.

This function get the system timer MSIP register value.

**Remark**

- Bit0 is SW interrupt flag. Bit0 is 1 then SW interrupt set. Bit0 is 0 then SW interrupt clear.
- SysTimer\_SetSWIRQ\_S
- SysTimer\_ClearSWIRQ\_S
- SysTimer\_SetSsipValue

**Returns**

Value of Timer MSIP register.

**\_\_STATIC\_FORCEINLINE void SysTimer\_SetHartSsipValue (uint32\_t ssip, unsigned long hartid)**

Set system timer SSIP register value by hartid.

This function set the system timer SSIP register value.

**Remark**

- SysTimer\_GetHartSsipValue

**Parameters**

- **ssip** – [in] value to set SSIP register
- **hartid** – [in] hart ID, one hart is required to have a known hart ID of 0, other harts ID can be in 1~1023.

**\_\_STATIC\_FORCEINLINE void SysTimer\_SetSsipValue (uint32\_t ssip)**

Set system timer SSIP register value.

This function set the system timer SSIP register value.

**Parameters**

**ssip** – [in] value to set SSIP register

- SysTimer\_GetSsipValue

**\_\_STATIC\_FORCEINLINE void SysTimer\_SendIPI\_S (unsigned long hartid)**

send ipi to target hart using Systimer Clint SSIP

This function send ipi using clint timer's sSIP register.

**Parameters**

**hart** – [in] target hart

**\_\_STATIC\_FORCEINLINE void SysTimer\_ClearIPI\_S (unsigned long hartid)**

clear ipi to target hart using Systimer Clint SSIP

This function clear ipi using clint timer's SSIP register.

**Parameters**

**hart** – [in] target hart

**\_\_STATIC\_FORCEINLINE void SysTimer\_EnableSSTC (void)**

Enable SSTC access right for supervisor mode.

This will enable SSTC stimecmp(h) csr register read/write access right in supervisor mode and make time(h) csr can be read

**Attention**

This can be only executed in machine mode

**\_\_STATIC\_FORCEINLINE void SysTimer\_DisableSSTC (void)**

Disable SSTC stimecmp csr access right for supervisor mode.

This will disable SSTC stimecmp(h) csr register read/write access right in supervisor mode and make time(h) csr can not be read

**\_\_STATIC\_FORCEINLINE void SysTimer\_SoftwareReset (void)**

Do software reset request.

This function will do software reset request through MTIMER

- Software need to write [SysTimer\\_MSFRST\\_KEY](#) (page 162) to generate software reset request
- The software request flag can be cleared by reset operation to clear

Remark
<ul style="list-style-type: none"><li>• The software reset is sent to SoC, SoC need to generate reset signal and send back to Core</li><li>• This function will not return, it will do while(1) to wait the Core reset happened</li></ul>

**\_\_STATIC\_FORCEINLINE void SysTimer\_SendIPI (unsigned long hartid)**

send ipi to target hart using Systimer Clint MSIP

This function send ipi using clint timer's MSIP register.

**Parameters**

**hart** – [in] target hart

**\_\_STATIC\_FORCEINLINE void SysTimer\_ClearIPI (unsigned long hartid)**

clear ipi to target hart using Systimer Clint MSIP

This function clear ipi using clint timer's MSIP register.

**Parameters**

**hart** – [in] target hart

**\_\_STATIC\_FORCEINLINE void SysTimer\_EnableSAccess (void)**

Enable supervisor mode systimer register read/write access right.

This will make some systimer registers can be accessed in supervisor mode, which is reset state.

**Attention**

This can be only executed in machine mode

**\_\_STATIC\_FORCEINLINE void SysTimer\_DisableSAccess (void)**

Disable supervisor mode systimer register read/write access right.

This will make some systimer registers can not be accessed in supervisor mode.

**Attention**

This can be only executed in machine mode

**\_\_STATIC\_INLINE uint32\_t SysTick\_Config (uint64\_t ticks)**

System Tick Configuration.

Initializes the System Timer and its non-vector interrupt, and starts the System Tick Timer.

In our default implementation, the timer counter will be set to zero, and it will start a timer compare non-vector interrupt when it matches the ticks user set, during the timer interrupt user should reload the system tick using SysTick\_Reload function or similar function written by user, so it can produce period timer interrupt.

**Remark**

- For [\\_\\_NUCLEI\\_N\\_REV](#) (page 71)  $\geq 0x0104$ , the CMPCLREN bit in MTIMECTL is introduced, but we assume that the CMPCLREN bit is set to 0, so MTIMER register will not be auto cleared to 0 when MTIMER  $\geq$  MTIMERCMP.
- When the variable `__Vendor_SysTickConfig` is set to 1, then the function `SysTick_Config` is not included.
- In this case, the file `<Device>.h` must contain a vendor-specific implementation of this function.
- If user need this function to start a period timer interrupt, then in timer interrupt handler routine code, user should call `SysTick_Reload` with ticks to reload the timer.

- This function only available when `__SYSTIMER_PRESENT == 1` and `__ECLIC_PRESENT == 1` and `__Vendor_SysTickConfig == 0`

#### See also

- `SysTimer_SetCompareValue`; `SysTimer_SetLoadValue`

#### Parameters

**ticks** – [in] Number of ticks between two interrupts.

#### Returns

0 Function succeeded.

#### Returns

1 Function failed.

**`__STATIC_INLINE uint32_t SysTick_HartConfig (uint64_t ticks, unsigned long hartid)`**

System Tick Configuration By hartid.

Initializes the System Timer and its non-vector interrupt, and starts the System Tick Timer.

In our default implementation, the timer counter will be set to zero, and it will start a timer compare non-vector interrupt when it matches the ticks user set, during the timer interrupt user should reload the system tick using `SysTick_Reload` function or similar function written by user, so it can produce period timer interrupt.

#### Remark

- For `__NUCLEI_N_REV` (page 71)  $\geq 0x0104$ , the `CMPCLRN` bit in `MTIMECTL` is introduced, but we assume that the `CMPCLRN` bit is set to 0, so `MTIMER` register will not be auto cleared to 0 when `MTIMER >= MTIMERCMP`.
- When the variable `__Vendor_SysTickConfig` is set to 1, then the function `SysTick_Config` is not included.
- In this case, the file `<Device>.h` must contain a vendor-specific implementation of this function.
- If user need this function to start a period timer interrupt, then in timer interrupt handler routine code, user should call `SysTick_Reload` with ticks to reload the timer.
- This function only available `__Vendor_SysTickConfig == 0`
- When `ECLIC` present, it will set `eclic` timer interrupt as non-vector mode, and level configured to 0, and enable it
- In S-mode, `hartid` can't be get by using `__get_hart_id` function, so this api suits S-mode particularly.

#### See also

- SysTimer\_SetCompareValue; SysTimer\_SetLoadValue

**Parameters**

- **ticks** – [in] Number of ticks between two interrupts.
- **hartid** – [in] hart ID, one hart is required to have a known hart ID of 0, other harts ID can be in 1~1023.

**Returns**

0 Function succeeded.

**Returns**

1 Function failed.

**\_\_STATIC\_FORCEINLINE uint32\_t SysTick\_Reload (uint64\_t ticks)**

System Tick Reload.

Reload the System Timer Tick when the MTIMECMP reached TIME value

**Remark**

- For *\_\_NUCLEI\_N\_REV* (page 71)  $\geq 0x0104$ , the CMPCLREN bit in MTIMECTL is introduced, but for this SysTick\_Config function, we assume this CMPCLREN bit is set to 0, so in interrupt handler function, user still need to set the MTIMERCMP or MTIMER to reload the system tick, if vendor want to use this timer's auto clear feature, they can define \_\_Vendor\_SysTickConfig to 1, and implement SysTick\_Config and SysTick\_Reload functions.
- When the variable \_\_Vendor\_SysTickConfig is set to 1, then the function SysTick\_Reload is not included.
- In this case, the file **<Device>.h** must contain a vendor-specific implementation of this function.
- This function only available when `__SYSTIMER_PRESENT == 1`
- Since the MTIMERCMP value might overflow, if overflowed, MTIMER will be set to 0, and MTIMERCMP set to ticks

**See also**

- SysTimer\_SetCompareValue
- SysTimer\_SetLoadValue

**Parameters**

**ticks** – [in] Number of ticks between two interrupts.

**Returns**

0 Function succeeded.

**Returns**

1 Function failed.

**\_\_STATIC\_FORCEINLINE uint32\_t SysTick\_HartReload (uint64\_t ticks,  
unsigned long hartid)**

System Tick Reload By hartid.

Reload the System Timer Tick when the MTIMECMP reached TIME value

#### Remark

- For [\\_\\_NUCLEI\\_N\\_REV](#) (page 71)  $\geq 0x0104$ , the CMPCLREN bit in MTIMECTL is introduced, but for this SysTick\_Config function, we assume this CMPCLREN bit is set to 0, so in interrupt handler function, user still need to set the MTIMERCMP or MTIMER to reload the system tick, if vendor want to use this timer's auto clear feature, they can define \_\_Vendor\_SysTickConfig to 1, and implement SysTick\_Config and SysTick\_Reload functions.
- When the variable \_\_Vendor\_SysTickConfig is set to 1, then the function SysTick\_Reload is not included.
- In this case, the file **<Device>.h** must contain a vendor-specific implementation of this function.
- This function only available when \_\_SYSTIMER\_PRESENT == 1 and \_\_ECLIC\_PRESENT == 1 and \_\_Vendor\_SysTickConfig == 0
- Since the MTIMERCMP value might overflow, if overflowed, MTIMER will be set to 0, and MTIMERCMP set to ticks
- In S-mode, hartid can't be get by using \_\_get\_hart\_id function, so this api suits S-mode particularly.

#### See also

- SysTimer\_SetCompareValue
- SysTimer\_SetLoadValue

#### Parameters

- **ticks** – [in] Number of ticks between two interrupts.
- **hartid** – [in] hart ID, one hart is required to have a known hart ID of 0, other harts ID can be in 1~1023.

#### Returns

0 Function succeeded.

#### Returns

1 Function failed.

**\_\_STATIC\_INLINE uint32\_t SysTick\_Config\_S (uint64\_t ticks)**

System Tick Configuration in supervisor mode.

Initializes the system timer supervisor mode interrupt and registered as non-vector interrupt

The smode timecmp csr register will be set to proper value according to the ticks passed when it matches the ticks user set, during the smode timer interrupt user should reload the system tick using SysTick\_Reload\_S function or similar function written by user, so it can produce period smode timer interrupt.

#### Parameters

**ticks** – [in] Number of ticks between two interrupts.

#### Returns

0 Function succeeded.

**\_\_STATIC\_FORCEINLINE uint32\_t SysTick\_Reload\_S (uint64\_t ticks)**

System Tick Reload in supervisor mode.

Reload the System Timer Tick when the STIMECMP CSR reached TIME value

#### Parameters

**ticks** – [in] Number of ticks between two interrupts.

#### Returns

0 Function succeeded.

#### Returns

1 Function failed.

## SysTick Code Example

The code below shows the usage of the function SysTick\_Config() and SysTick\_Reload() with an GD32VF103 SoC.

Listing 3: gd32vf103\_systick\_example.c

```

1  #include "gd32vf103.h"
2
3  volatile uint32_t msTicks = 0;           /* Variable to store_
   ↳ millisecond ticks */
4
5  #define CONFIG_TICKS      (SOC_TIMER_FREQ / 1000)
6  #define SysTick_Handler  eclic_mtip_handler
7
8  void SysTick_Handler(void) {             /* SysTick interrupt Handler.
   ↳ */
9      SysTimer_Reload(CONFIG_TICKS);       /* Call SysTick_Reload to_
   ↳ reload timer. */
10     msTicks++;                           /* See startup file startup_
   ↳ gd32vf103.S for SysTick vector */
11 }
12
13 int main (void) {
14     uint32_t returnCode;
15
16     returnCode = SysTick_Config(CONFIG_TICKS); /* Configure SysTick to_
   ↳ generate an interrupt every millisecond */
17
18     if (returnCode != 0) {                /* Check return code for_
   ↳ errors */

```

(continues on next page)

(continued from previous page)

```

19 // Error Handling
20 }
21
22 while(1);
23 }

```

## SysTimer Interrupt Code Example

The code below shows the usage of various NMSIS Timer Interrupt functions with an GD32VF103 device.

Listing 4: gd32vf103\_timer\_example1.c

```

1  #include "gd32vf103.h"
2
3  void eclic_mtip_handler(void)
4  {
5      uint64_t now = SysTimer_GetLoadValue();
6      SysTimer_SetCompareValue(now + SOC_TIMER_FREQ/100);
7  }
8
9  static uint32_t int_cnt = 0;
10 void eclic_msip_handler(void)
11 {
12     SysTimer_ClearSWIRQ();
13     int_cnt++;
14 }
15
16 void eclic_global_initialize(void)
17 {
18     ECLIC_SetMth(0);
19     ECLIC_SetCfgNlbits(3);
20 }
21
22 int eclic_register_interrupt(IRQn_Type IRQn, uint8_t shv, uint32_t trig_mode, uint32_t lvl,
23 ↪ uint32_t priority, void * handler)
24 {
25     ECLIC_SetShvIRQ(IRQn, shv);
26     ECLIC_SetTrigIRQ(IRQn, trig_mode);
27     ECLIC_SetLevelIRQ(IRQn, lvl);
28     ECLIC_SetPriorityIRQ(IRQn, priority);
29     ECLIC_SetVector(IRQn, (rv_csr_t)(handler));
30     ECLIC_EnableIRQ(IRQn);
31     return 0;
32 }
33
34 void setup_timer(void)
35 {
36     SysTimer_SetLoadValue(0);
37     SysTimer_SetCompareValue(SOC_TIMER_FREQ/100);
38 }

```

(continues on next page)



(continued from previous page)

```

39 int main (void)
40 {
41     uint32_t returnCode;
42
43     eclic_global_initialize();           /* initialize ECLIC */
44
45     setup_timer();                     /* initialize timer */
46
47     returnCode = eclic_register_interrupt(SysTimer_IRQn,1,2,8,0,eclic_mtip_handler); /*
↳ register system timer interrupt */
48
49     returnCode = eclic_register_interrupt(SysTimerSW_IRQn,1,2,8,0,eclic_msip_handler); /*
↳ register system timer SW interrupt */
50
51     __enable_irq();                   /* enable global interrupt
↳ */
52
53     SysTimer_SetSWIRQ();              /* trigger timer SW
↳ interrupt */
54
55     if (returnCode != 0) {             /* Check return code for
↳ errors */
56         // Error Handling
57     }
58
59     while(1);
60 }

```

## 2.5.12 Interrupts and Exceptions

### Description

This section explains how to use interrupts and exceptions and access functions for the Enhanced Core Local Interrupt Controller (ECLIC)<sup>27</sup>.

Nuclei provides a template file `startup_device` for each supported compiler. The file must be adapted by the silicon vendor to include interrupt vectors for all device-specific interrupt handlers. Each interrupt handler is defined as a weak function to a dummy handler. These interrupt handlers can be used directly in application software without being adapted by the programmer.

Click [Interrupt](#)<sup>28</sup> to learn more about interrupt handling in Nuclei processor core.

<sup>27</sup> [https://doc.nucleisys.com/nuclei\\_spec/isa/eclic.html](https://doc.nucleisys.com/nuclei_spec/isa/eclic.html)

<sup>28</sup> [https://doc.nucleisys.com/nuclei\\_spec/isa/interrupt.html](https://doc.nucleisys.com/nuclei_spec/isa/interrupt.html)

## NMI Interrupt

NMI interrupt<sup>29</sup> entry is stored by **CSR\_MNVEC**. If CSR\_MMSIC[9] is 1 then NMI entry is the same as **Exception** which get from CSR\_MTVEC. If CSR\_MMSIC[9] is 0 NMI entry is reset vector.

## Exception

Exception<sup>30</sup> has only 1 entry address which stored by CSR\_MTVEC. All the exceptions will jump to the same entry `exc_entry` defined in `intexc_<Device>.S`.

The table below lists the core exception code of the Nuclei N/NX processors.

Table 7: Core exception code of the Nuclei N/NX processors

Exception Code	Value	Description
InsUnalign_EXCn	0	Instruction address misaligned
InsAccFault_EXCn	1	Instruction access fault
IlleIns_EXCn	2	Illegal instruction
Break_EXCn	3	Beakpoint
LdAddrUnalign_EXCn	4	Load address misaligned
LdFault_EXCn	5	Load access fault
StAddrUnalign_EXCn	6	Store or AMO address misaligned
StAccessFault_EXCn	7	Store or AMO access fault
UmodeEcall_EXCn	8	Environment call from User mode
SmodeEcall_EXCn	9	Environment call from Supervisor Mode
MmodeEcall_EXCn	11	Environment call from Machine mode
InsPageFault_EXCn	12	Instruction page fault
LdPageFault_EXCn	13	Load page fault
StPageFault_EXCn	15	Store or AMO page fault
StackOverflow_EXCn	24	Stack overflow fault
StackUnderflow_EXCn	25	Stack overflow fault
NMI_EXCn	0xff	NMI interrupt

## Vector Table

The Vector Table defines the entry addresses of the ECLIC managed interrupts.

It is typically located at the beginning of the program memory, and you can modify CSR MTVT to reallocate the base address of this vector table, but you need to take care of the base address alignment according to the number of interrupts.

Table 8: base address alignment according to the number of interrupts

Number of Interrupt	Alignment Requirements of CSR MTVT
0 to 16	64-byte
17 to 32	128-byte
33 to 64	256-byte
65 to 128	512-byte
129 to 256	1KB
257 to 512	2KB
513 to 1024	4KB

<sup>29</sup> [https://doc.nucleisys.com/nuclei\\_spec/isa/nmi.html](https://doc.nucleisys.com/nuclei_spec/isa/nmi.html)

<sup>30</sup> [https://doc.nucleisys.com/nuclei\\_spec/isa/exception.html](https://doc.nucleisys.com/nuclei_spec/isa/exception.html)

Interrupt number 0~18 is reserved by Nuclei Core. 19~1023 could be used by Silicon Vendor Device.

Below is an example interrupt allocated table:

```

1 typedef enum IRQn {
2     ***** Nuclei N/NX Processor Core Internal Interrupt Numbers_
3     *****
4     Reserved0_IRQn      = 0,      /*!< Internal reserved
5     */
6     Reserved1_IRQn      = 1,      /*!< Internal reserved
7     */
8     Reserved2_IRQn      = 2,      /*!< Internal reserved
9     */
10    SysTimerSW_IRQn      = 3,      /*!< System Timer SW interrupt
11    */
12    Reserved3_IRQn      = 4,      /*!< Internal reserved
13    */
14    Reserved4_IRQn      = 5,      /*!< Internal reserved
15    */
16    Reserved5_IRQn      = 6,      /*!< Internal reserved
17    */
18    SysTimer_IRQn        = 7,      /*!< System Timer Interrupt
19    */
20    Reserved6_IRQn      = 8,      /*!< Internal reserved
21    */
22    Reserved7_IRQn      = 9,      /*!< Internal reserved
23    */
24    Reserved8_IRQn      = 10,     /*!< Internal reserved
25    */
26    Reserved9_IRQn      = 11,     /*!< Internal reserved
27    */
28    Reserved10_IRQn     = 12,     /*!< Internal reserved
29    */
30    Reserved11_IRQn     = 13,     /*!< Internal reserved
31    */
32    Reserved12_IRQn     = 14,     /*!< Internal reserved
33    */
34    Reserved13_IRQn     = 15,     /*!< Internal reserved
35    */
36    Reserved14_IRQn     = 16,     /*!< Internal reserved
37    */
38    HardFault_IRQn      = 17,     /*!< Hard Fault, storage access error
39    */
40    Reserved15_IRQn     = 18,     /*!< Internal reserved
41    */
42
43    ***** GD32VF103 Specific External Interrupt Numbers_
44    *****
45    WWDGT_IRQn          = 19,     /*!< window watchDog timer interrupt
46    */
47    LVD_IRQn            = 20,     /*!< LVD through EXTI line detect interrupt
48    */
49    TAMPER_IRQn         = 21,     /*!< tamper through EXTI line detect
50    */

```

(continues on next page)

(continued from previous page)

```

27         :      :
28         :      :
29     CAN1_EWMC_IRQn      = 85,      /*!< CAN1 EWMC interrupt
↪    */
30     USBFS_IRQn          = 86,      /*!< USBFS global interrupt
↪    */
31     SOC_INT_MAX,        /*!< Number of total Interrupts
↪    */
32 } IRQn_Type;

```

## ECLIC API Definitions

When macro `NMSIS_ECLIC_VIRTUAL` is defined, the ECLIC access functions in the table below must be implemented for virtualizing ECLIC access.

These functions should be implemented in a separate source module. The original NMSIS-Core `__ECLIC_xxx` functions are always available independent of `NMSIS_ECLIC_VIRTUAL` macro.

Table 9: ECLIC Access Functions

ECLIC ACCESS FUNCTIONS	NMSIS-CORE FUNCTIONS FOR ECLIC
<a href="#">ECLIC_SetCfgNlbits</a> (page 603)	<code>__ECLIC_SetCfgNlbits()</code>
<a href="#">ECLIC_GetCfgNlbits</a> (page 603)	<code>__ECLIC_GetCfgNlbits()</code>
<a href="#">ECLIC_GetInfoVer</a> (page 604)	<code>__ECLIC_GetInfoVer()</code>
<a href="#">ECLIC_GetInfoCtlbits</a> (page 604)	<code>__ECLIC_GetInfoCtlbits()</code>
<a href="#">ECLIC_GetInfoNum</a> (page 604)	<code>__ECLIC_GetInfoNum()</code>
<a href="#">ECLIC_SetMth</a> (page 604)	<code>__ECLIC_SetMth()</code>
<a href="#">ECLIC_GetMth</a> (page 604)	<code>__ECLIC_GetMth()</code>
<a href="#">ECLIC_EnableIRQ</a> (page 604)	<code>__ECLIC_EnableIRQ()</code>
<a href="#">ECLIC_GetEnableIRQ</a> (page 604)	<code>__ECLIC_GetEnableIRQ()</code>
<a href="#">ECLIC_DisableIRQ</a> (page 604)	<code>__ECLIC_DisableIRQ()</code>
<a href="#">ECLIC_SetPendingIRQ</a> (page 604)	<code>__ECLIC_SetPendingIRQ()</code>
<a href="#">ECLIC_GetPendingIRQ</a> (page 604)	<code>__ECLIC_GetPendingIRQ()</code>
<a href="#">ECLIC_ClearPendingIRQ</a> (page 604)	<code>__ECLIC_ClearPendingIRQ()</code>
<a href="#">ECLIC_SetTrigIRQ</a> (page 604)	<code>__ECLIC_SetTrigIRQ()</code>
<a href="#">ECLIC_GetTrigIRQ</a> (page 604)	<code>__ECLIC_GetTrigIRQ()</code>
<a href="#">ECLIC_SetShvIRQ</a> (page 604)	<code>__ECLIC_SetShvIRQ()</code>
<a href="#">ECLIC_GetShvIRQ</a> (page 604)	<code>__ECLIC_GetShvIRQ()</code>
<a href="#">ECLIC_SetCtrlIRQ</a> (page 604)	<code>__ECLIC_SetCtrlIRQ()</code>
<a href="#">ECLIC_GetCtrlIRQ</a> (page 604)	<code>__ECLIC_GetCtrlIRQ()</code>
<a href="#">ECLIC_SetLevelIRQ</a> (page 604)	<code>__ECLIC_SetLevelIRQ()</code>
<a href="#">ECLIC_GetLevelIRQ</a> (page 604)	<code>__ECLIC_GetLevelIRQ()</code>
<a href="#">ECLIC_SetPriorityIRQ</a> (page 604)	<code>__ECLIC_SetPriorityIRQ()</code>
<a href="#">ECLIC_GetPriorityIRQ</a> (page 604)	<code>__ECLIC_GetPriorityIRQ()</code>

When `NMSIS_VECTAB_VIRTUAL` macro is defined, the functions in the table below must be replaced to virtualize the API access functions to the interrupt vector table.

The ECLIC vector table API should be implemented in a separate source module.

This allows, for example, alternate implementations to relocate the vector table from flash to RAM on the first vector table update.

The original NMSIS-Core functions are always available, but prefixed with `__ECLIC`.

Table 10: ECLIC Vector Access Functions

ECLIC Vector Table Access	NMSIS-CORE FUNCTIONS
<i><code>ECLIC_SetVector</code></i> (page 605)	<code>__ECLIC_SetVector()</code>
<i><code>ECLIC_GetVector</code></i> (page 605)	<code>__ECLIC_GetVector()</code>

## ECLIC Function Usage

The code below shows the usage of various NMSIS ECLIC flow with an GD32VF103 device.

Listing 5: gd32vf103\_interrupt\_example1.c

```

1  #include "gd32vf103.h"
2
3  // Vector interrupt which could be nested
4  __INTERUPT void eclic_button1_handler(void)
5  {
6      SAVE_IRQ_CSR_CONTEXT();                                /* save mepc,
7      ↪ mcause, msubm enable interrupts */
8
9      GPIO_REG(GPIO_OUTPUT_VAL) |= (1 << GREEN_LED_GPIO_OFFSET); /* Green LED On */
10     GPIO_REG(GPIO_RISE_IP) = (0x1 << BUTTON_1_GPIO_OFFSET);    /* Clear the GPIO_
11     ↪ Pending interrupt by writing 1. */
12
13     RESTORE_IRQ_CSR_CONTEXT();                                /* disable_
14     ↪ interrupts, restore mepc, mcause, msubm */
15 }
16
17 // Non-vector interrupt
18 void eclic_button2_handler(void)
19 {
20     GPIO_REG(GPIO_OUTPUT_VAL) |= (1 << GREEN_LED_GPIO_OFFSET); /* Green LED On */
21     GPIO_REG(GPIO_RISE_IP) = (0x1 << BUTTON_2_GPIO_OFFSET);    /* Clear the GPIO_
22     ↪ Pending interrupt by writing 1. */
23 }
24
25 void eclic_global_initialize(void)
26 {
27     ECLIC_SetMth(0);
28     ECLIC_SetCfgNlbits(3);
29 }
30
31 int eclic_register_interrupt(IRQn_Type IRQn, uint8_t shv, uint32_t trig_mode, uint32_t_
32 ↪ lvl, uint32_t priority, void * handler)
33 {
34     ECLIC_SetShvIRQ(IRQn, shv);
35     ECLIC_SetTrigIRQ(IRQn, trig_mode);
36     ECLIC_SetLevelIRQ(IRQn, lvl);
37     ECLIC_SetPriorityIRQ(IRQn, priority);
38     ECLIC_SetVector(IRQn, (rv_csr_t)(handler));
39     ECLIC_EnableIRQ(IRQn);

```

(continues on next page)

(continued from previous page)

```

35     return 0;
36 }
37
38 int main (void)
39 {
40     uint32_t returnCode;
41
42     eclic_global_initialize();           /* initialize ECLIC */
43
44     GPIO_init();                       /* initialize GPIO */
45
46     returnCode = eclic_register_interrupt(BTN1_IRQn,1,2,1,0,Button1_IRQHandler); /*
↳register system button1 interrupt */
47     returnCode = eclic_register_interrupt(BTN2_IRQn,0,2,2,0,Button2_IRQHandler); /*
↳register system button2 interrupt */
48
49     __enable_irq();                   /* enable global interrupt
↳*/
50
51     if (returnCode != 0) {             /* Check return code for
↳errors */
52         // Error Handling
53     }
54
55     while(1);
56 }

```

## Interrupt and Exception API

enum **IRQn\_Type**

Values:

enumerator **Reserved0\_IRQn**

enumerator **Reserved1\_IRQn**

enumerator **Reserved2\_IRQn**

enumerator **SysTimerSW\_IRQn**

enumerator **Reserved3\_IRQn**

enumerator **Reserved4\_IRQn**

enumerator **Reserved5\_IRQn**

enumerator **SysTimer\_IRQn**

enumerator **Reserved6\_IRQn**

enumerator **Reserved7\_IRQn**

enumerator **Reserved8\_IRQn**

enumerator **Reserved9\_IRQn**

enumerator **Reserved10\_IRQn**

enumerator **Reserved11\_IRQn**

enumerator **Reserved12\_IRQn**

enumerator **Reserved13\_IRQn**

enumerator **Reserved14\_IRQn**

enumerator **Reserved15\_IRQn**

enumerator **Reserved16\_IRQn**

enumerator **FirstDeviceSpecificInterrupt\_IRQn**

enumerator **SOC\_INT\_MAX**

**\_\_STATIC\_FORCEINLINE void \_\_ECLIC\_SetCfgNlbits (uint32\_t nlbits)**

**\_\_STATIC\_FORCEINLINE uint32\_t \_\_ECLIC\_GetCfgNlbits (void)**

**\_\_STATIC\_FORCEINLINE uint32\_t \_\_ECLIC\_GetInfoVer (void)**

**\_\_STATIC\_FORCEINLINE uint32\_t \_\_ECLIC\_GetInfoCtlbits (void)**

**\_\_STATIC\_FORCEINLINE uint32\_t \_\_ECLIC\_GetInfoNum (void)**

**\_\_STATIC\_FORCEINLINE void \_\_ECLIC\_SetMth (uint8\_t mth)**

**\_\_STATIC\_FORCEINLINE uint8\_t \_\_ECLIC\_GetMth (void)**

```
__STATIC_FORCEINLINE void __ECLIC_EnableIRQ (IRQn_Type IRQn)

__STATIC_FORCEINLINE uint32_t __ECLIC_GetEnableIRQ (IRQn_Type IRQn)

__STATIC_FORCEINLINE void __ECLIC_DisableIRQ (IRQn_Type IRQn)

__STATIC_FORCEINLINE int32_t __ECLIC_GetPendingIRQ (IRQn_Type IRQn)

__STATIC_FORCEINLINE void __ECLIC_SetPendingIRQ (IRQn_Type IRQn)

__STATIC_FORCEINLINE void __ECLIC_ClearPendingIRQ (IRQn_Type IRQn)

__STATIC_FORCEINLINE void __ECLIC_SetTrigIRQ (IRQn_Type IRQn, uint32_t trig)

__STATIC_FORCEINLINE uint32_t __ECLIC_GetTrigIRQ (IRQn_Type IRQn)

__STATIC_FORCEINLINE void __ECLIC_SetShvIRQ (IRQn_Type IRQn, uint32_t shv)

__STATIC_FORCEINLINE uint32_t __ECLIC_GetShvIRQ (IRQn_Type IRQn)

__STATIC_FORCEINLINE void __ECLIC_SetCtrlIRQ (IRQn_Type IRQn, uint8_t intctrl)

__STATIC_FORCEINLINE uint8_t __ECLIC_GetCtrlIRQ (IRQn_Type IRQn)

__STATIC_FORCEINLINE void __ECLIC_SetLevelIRQ (IRQn_Type IRQn, uint8_t lvl_abs)

__STATIC_FORCEINLINE uint8_t __ECLIC_GetLevelIRQ (IRQn_Type IRQn)

__STATIC_FORCEINLINE void __ECLIC_SetPriorityIRQ (IRQn_Type IRQn, uint8_t pri)

__STATIC_FORCEINLINE uint8_t __ECLIC_GetPriorityIRQ (IRQn_Type IRQn)

__STATIC_FORCEINLINE void __ECLIC_SetVector (IRQn_Type IRQn, rv_csr_t vector)

__STATIC_FORCEINLINE rv_csr_t __ECLIC_GetVector (IRQn_Type IRQn)

__STATIC_FORCEINLINE void __ECLIC_SetModeIRQ (IRQn_Type IRQn, uint32_t mode)

__STATIC_FORCEINLINE void __ECLIC_SetSth (uint8_t sth)

__STATIC_FORCEINLINE uint8_t __ECLIC_GetSth (void)
```



```

__STATIC_FORCEINLINE void __ECLIC_SetTrigIRQ_S (IRQn_Type IRQn, uint32_t trig)

__STATIC_FORCEINLINE uint8_t __ECLIC_GetTrigIRQ_S (IRQn_Type IRQn)

__STATIC_FORCEINLINE void __ECLIC_SetShvIRQ_S (IRQn_Type IRQn, uint32_t shv)

__STATIC_FORCEINLINE uint8_t __ECLIC_GetShvIRQ_S (IRQn_Type IRQn)

__STATIC_FORCEINLINE void __ECLIC_SetCtrlIRQ_S (IRQn_Type IRQn, uint8_t intctrl)

__STATIC_FORCEINLINE uint8_t __ECLIC_GetCtrlIRQ_S (IRQn_Type IRQn)

__STATIC_FORCEINLINE void __ECLIC_SetLevelIRQ_S (IRQn_Type IRQn, uint8_t lvl_abs)

__STATIC_FORCEINLINE uint8_t __ECLIC_GetLevelIRQ_S (IRQn_Type IRQn)

__STATIC_FORCEINLINE void __ECLIC_SetPriorityIRQ_S (IRQn_Type IRQn, uint8_t pri)

__STATIC_FORCEINLINE uint8_t __ECLIC_GetPriorityIRQ_S (IRQn_Type IRQn)

__STATIC_FORCEINLINE void __ECLIC_EnableIRQ_S (IRQn_Type IRQn)

__STATIC_FORCEINLINE uint8_t __ECLIC_GetEnableIRQ_S (IRQn_Type IRQn)

__STATIC_FORCEINLINE void __ECLIC_DisableIRQ_S (IRQn_Type IRQn)

__STATIC_FORCEINLINE void __ECLIC_SetVector_S (IRQn_Type IRQn, rv_csr_t vector)

__STATIC_FORCEINLINE rv_csr_t __ECLIC_GetVector_S (IRQn_Type IRQn)

__STATIC_FORCEINLINE void __set_exc_entry (rv_csr_t addr)

__STATIC_FORCEINLINE rv_csr_t __get_exc_entry (void)

__STATIC_FORCEINLINE void __set_nonvec_entry (rv_csr_t addr)

__STATIC_FORCEINLINE rv_csr_t __get_nonvec_entry (void)

__STATIC_FORCEINLINE rv_csr_t __get_nmi_entry (void)

ECLIC_SetCfgNbBits __ECLIC_SetCfgNbBits

```

**ECLIC\_GetCfgNlbits \_\_ECLIC\_GetCfgNlbits**

**ECLIC\_GetInfoVer \_\_ECLIC\_GetInfoVer**

**ECLIC\_GetInfoCtlbits \_\_ECLIC\_GetInfoCtlbits**

**ECLIC\_GetInfoNum \_\_ECLIC\_GetInfoNum**

**ECLIC\_SetMth \_\_ECLIC\_SetMth**

**ECLIC\_GetMth \_\_ECLIC\_GetMth**

**ECLIC\_EnableIRQ \_\_ECLIC\_EnableIRQ**

**ECLIC\_GetEnableIRQ \_\_ECLIC\_GetEnableIRQ**

**ECLIC\_DisableIRQ \_\_ECLIC\_DisableIRQ**

**ECLIC\_SetPendingIRQ \_\_ECLIC\_SetPendingIRQ**

**ECLIC\_GetPendingIRQ \_\_ECLIC\_GetPendingIRQ**

**ECLIC\_ClearPendingIRQ \_\_ECLIC\_ClearPendingIRQ**

**ECLIC\_SetTrigIRQ \_\_ECLIC\_SetTrigIRQ**

**ECLIC\_GetTrigIRQ \_\_ECLIC\_GetTrigIRQ**

**ECLIC\_SetShvIRQ \_\_ECLIC\_SetShvIRQ**

**ECLIC\_GetShvIRQ \_\_ECLIC\_GetShvIRQ**

**ECLIC\_SetCtrlIRQ \_\_ECLIC\_SetCtrlIRQ**

**ECLIC\_GetCtrlIRQ \_\_ECLIC\_GetCtrlIRQ**

**ECLIC\_SetLevelIRQ \_\_ECLIC\_SetLevelIRQ**

**ECLIC\_GetLevelIRQ \_\_ECLIC\_GetLevelIRQ**

**ECLIC\_SetPriorityIRQ \_\_ECLIC\_SetPriorityIRQ**

**ECLIC\_GetPriorityIRQ \_\_ECLIC\_GetPriorityIRQ**

**ECLIC\_SetModeIRQ \_\_ECLIC\_SetModeIRQ**

**ECLIC\_SetSth \_\_ECLIC\_SetSth**

**ECLIC\_GetSth \_\_ECLIC\_GetSth**

**ECLIC\_SetTrigIRQ\_S \_\_ECLIC\_SetTrigIRQ\_S**

**ECLIC\_GetTrigIRQ\_S \_\_ECLIC\_GetTrigIRQ\_S**

**ECLIC\_SetShvIRQ\_S \_\_ECLIC\_SetShvIRQ\_S**

**ECLIC\_GetShvIRQ\_S \_\_ECLIC\_GetShvIRQ\_S**

**ECLIC\_SetCtrlIRQ\_S \_\_ECLIC\_SetCtrlIRQ\_S**

**ECLIC\_GetCtrlIRQ\_S \_\_ECLIC\_GetCtrlIRQ\_S**

**ECLIC\_SetLevelIRQ\_S \_\_ECLIC\_SetLevelIRQ\_S**

**ECLIC\_GetLevelIRQ\_S \_\_ECLIC\_GetLevelIRQ\_S**

**ECLIC\_SetPriorityIRQ\_S \_\_ECLIC\_SetPriorityIRQ\_S**

**ECLIC\_GetPriorityIRQ\_S \_\_ECLIC\_GetPriorityIRQ\_S**

**ECLIC\_EnableIRQ\_S \_\_ECLIC\_EnableIRQ\_S**

**ECLIC\_GetEnableIRQ\_S \_\_ECLIC\_GetEnableIRQ\_S**

**ECLIC\_DisableIRQ\_S \_\_ECLIC\_DisableIRQ\_S**

**ECLIC\_SetVector \_\_ECLIC\_SetVector**

**ECLIC\_GetVector \_\_ECLIC\_GetVector**

**ECLIC\_SetVector\_S \_\_ECLIC\_SetVector\_S**

**ECLIC\_GetVector\_S \_\_ECLIC\_GetVector\_S**

SAVE\_IRQ\_CSR\_CONTEXT()

SAVE\_IRQ\_CSR\_CONTEXT\_S()

RESTORE\_IRQ\_CSR\_CONTEXT()

RESTORE\_IRQ\_CSR\_CONTEXT\_S()

*group* **Interrupts and Exceptions**

Functions that manage interrupts and exceptions via the ECLIC.

**Defines**

ECLIC\_SetCfgNlbits \_\_ECLIC\_SetCfgNlbits

ECLIC\_GetCfgNlbits \_\_ECLIC\_GetCfgNlbits

ECLIC\_GetInfoVer \_\_ECLIC\_GetInfoVer

ECLIC\_GetInfoCtlbits \_\_ECLIC\_GetInfoCtlbits

ECLIC\_GetInfoNum \_\_ECLIC\_GetInfoNum

ECLIC\_SetMth \_\_ECLIC\_SetMth

ECLIC\_GetMth \_\_ECLIC\_GetMth

ECLIC\_EnableIRQ \_\_ECLIC\_EnableIRQ

ECLIC\_GetEnableIRQ \_\_ECLIC\_GetEnableIRQ

ECLIC\_DisableIRQ \_\_ECLIC\_DisableIRQ

ECLIC\_SetPendingIRQ \_\_ECLIC\_SetPendingIRQ

ECLIC\_GetPendingIRQ \_\_ECLIC\_GetPendingIRQ

ECLIC\_ClearPendingIRQ \_\_ECLIC\_ClearPendingIRQ

ECLIC\_SetTrigIRQ \_\_ECLIC\_SetTrigIRQ

ECLIC\_GetTrigIRQ \_\_ECLIC\_GetTrigIRQ

ECLIC\_SetShvIRQ \_\_ECLIC\_SetShvIRQ

ECLIC\_GetShvIRQ \_\_ECLIC\_GetShvIRQ

ECLIC\_SetCtrlIRQ \_\_ECLIC\_SetCtrlIRQ

ECLIC\_GetCtrlIRQ \_\_ECLIC\_GetCtrlIRQ

ECLIC\_SetLevelIRQ \_\_ECLIC\_SetLevelIRQ

ECLIC\_GetLevelIRQ \_\_ECLIC\_GetLevelIRQ

ECLIC\_SetPriorityIRQ \_\_ECLIC\_SetPriorityIRQ

ECLIC\_GetPriorityIRQ \_\_ECLIC\_GetPriorityIRQ

ECLIC\_SetModeIRQ \_\_ECLIC\_SetModeIRQ

ECLIC\_SetSth \_\_ECLIC\_SetSth

ECLIC\_GetSth \_\_ECLIC\_GetSth

ECLIC\_SetTrigIRQ\_S \_\_ECLIC\_SetTrigIRQ\_S

ECLIC\_GetTrigIRQ\_S \_\_ECLIC\_GetTrigIRQ\_S

ECLIC\_SetShvIRQ\_S \_\_ECLIC\_SetShvIRQ\_S

ECLIC\_GetShvIRQ\_S \_\_ECLIC\_GetShvIRQ\_S

ECLIC\_SetCtrlIRQ\_S \_\_ECLIC\_SetCtrlIRQ\_S

ECLIC\_GetCtrlIRQ\_S \_\_ECLIC\_GetCtrlIRQ\_S

ECLIC\_SetLevelIRQ\_S \_\_ECLIC\_SetLevelIRQ\_S

ECLIC\_GetLevelIRQ\_S \_\_ECLIC\_GetLevelIRQ\_S

ECLIC\_SetPriorityIRQ\_S \_\_ECLIC\_SetPriorityIRQ\_S

ECLIC\_GetPriorityIRQ\_S \_\_ECLIC\_GetPriorityIRQ\_S

ECLIC\_EnableIRQ\_S \_\_ECLIC\_EnableIRQ\_S

**ECLIC\_GetEnableIRQ\_S \_\_ECLIC\_GetEnableIRQ\_S**

**ECLIC\_DisableIRQ\_S \_\_ECLIC\_DisableIRQ\_S**

**ECLIC\_SetVector \_\_ECLIC\_SetVector**

**ECLIC\_GetVector \_\_ECLIC\_GetVector**

**ECLIC\_SetVector\_S \_\_ECLIC\_SetVector\_S**

**ECLIC\_GetVector\_S \_\_ECLIC\_GetVector\_S**

**SAVE\_IRQ\_CSR\_CONTEXT()**

Save necessary CSRs into variables for vector interrupt nesting.

This macro is used to declare variables which are used for saving CSRs(MCAUSE, MEPC, MSUB), and it will read these CSR content into these variables, it need to be used in a vector-interrupt if nesting is required.

#### Remark

- Interrupt will be enabled after this macro is called
- It need to be used together with RESTORE\_IRQ\_CSR\_CONTEXT
- Don't use variable names \_\_mcause, \_\_mpec, \_\_msubm in your ISR code
- If you want to enable interrupt nesting feature for vector interrupt, you can do it like this:

```
// __INTERRUPT attribute will generates function entry and exit
↪sequences suitable
// for use in an interrupt handler when this attribute is present
__INTERRUPT void eclic_mtip_handler(void)
{
    // Must call this to save CSRs
    SAVE_IRQ_CSR_CONTEXT();
    // !!!Interrupt is enabled here!!!
    // !!!Higher priority interrupt could nest it!!!

    // put you own interrupt handling code here

    // Must call this to restore CSRs
    RESTORE_IRQ_CSR_CONTEXT();
}
```

**SAVE\_IRQ\_CSR\_CONTEXT\_S()**

Save necessary CSRs into variables for vector interrupt nesting in supervisor mode.

**RESTORE\_IRQ\_CSR\_CONTEXT()**

Restore necessary CSRs from variables for vector interrupt nesting.

This macro is used restore CSRs(MCAUSE, MEPC, MSUB) from pre-defined variables in SAVE\_IRQ\_CSR\_CONTEXT macro.

#### Remark

- Interrupt will be disabled after this macro is called
- It need to be used together with SAVE\_IRQ\_CSR\_CONTEXT

#### RESTORE\_IRQ\_CSR\_CONTEXT\_S()

Restore necessary CSRs from variables for vector interrupt nesting in supervisor mode.

### Enums

#### enum IRQn\_Type

Definition of IRQn numbers.

The core interrupt enumeration names for IRQn values are defined in the file **<Device>.h**.

- Interrupt ID(IRQn) from 0 to 18 are reserved for core internal interrupts.
- Interrupt ID(IRQn) start from 19 represent device-specific external interrupts.
- The first device-specific interrupt has the IRQn value 19.

The table below describes the core interrupt names and their availability in various Nuclei Cores.

*Values:*

#### enumerator Reserved0\_IRQn

Internal reserved.

#### enumerator Reserved1\_IRQn

Internal reserved.

#### enumerator Reserved2\_IRQn

Internal reserved.

#### enumerator SysTimerSW\_IRQn

System Timer SW interrupt.

#### enumerator Reserved3\_IRQn

Internal reserved.

#### enumerator Reserved4\_IRQn

Internal reserved.

#### enumerator Reserved5\_IRQn

Internal reserved.

enumerator **SysTimer\_IRQn**  
System Timer Interrupt.

enumerator **Reserved6\_IRQn**  
Internal reserved.

enumerator **Reserved7\_IRQn**  
Internal reserved.

enumerator **Reserved8\_IRQn**  
Internal reserved.

enumerator **Reserved9\_IRQn**  
Internal reserved.

enumerator **Reserved10\_IRQn**  
Internal reserved.

enumerator **Reserved11\_IRQn**  
Internal reserved.

enumerator **Reserved12\_IRQn**  
Internal reserved.

enumerator **Reserved13\_IRQn**  
Internal reserved.

enumerator **Reserved14\_IRQn**  
Internal reserved.

enumerator **Reserved15\_IRQn**  
Internal reserved.

enumerator **Reserved16\_IRQn**  
Internal reserved.

enumerator **FirstDeviceSpecificInterrupt\_IRQn**  
First Device Specific Interrupt.

enumerator **SOC\_INT\_MAX**  
Number of total interrupts.



## Functions

**\_\_STATIC\_FORCEINLINE void \_\_ECLIC\_SetCfgNlbits (uint32\_t nlbits)**

Set nlbits value.

This function set the nlbits value of CLICCFG register.

### Remark

- nlbits is used to set the width of level in the CLICINTCTL[i].

### See also

- ECLIC\_GetCfgNlbits

### Parameters

**nlbits** – [in] nlbits value

**\_\_STATIC\_FORCEINLINE uint32\_t \_\_ECLIC\_GetCfgNlbits (void)**

Get nlbits value.

This function get the nlbits value of CLICCFG register.

### Remark

- nlbits is used to set the width of level in the CLICINTCTL[i].

### See also

- ECLIC\_SetCfgNlbits

### Returns

nlbits value of CLICCFG register

**\_\_STATIC\_FORCEINLINE uint32\_t \_\_ECLIC\_GetInfoVer (void)**

Get the ECLIC version number.

This function gets the hardware version information from CLICINFO register.

### Remark

- This function gets hardware version information from CLICINFO register.
- Bit 20:17 for architecture version, bit 16:13 for implementation version.

**See also**

- ECLIC\_GetInfoNum

**Returns**

hardware version number in CLICINFO register.

**\_\_STATIC\_FORCEINLINE uint32\_t \_\_ECLIC\_GetInfoCtlbits (void)**

Get CLICINTCTLBITS.

This function gets CLICINTCTLBITS from CLICINFO register.

**Remark**

- In the CLICINTCTL[i] registers, with  $2 \leq \text{CLICINTCTLBITS} \leq 8$ .
- The implemented bits are kept left-justified in the most-significant bits of each 8-bit CLICINTCTL[I] register, with the lower unimplemented bits treated as hardwired to 1.

**See also**

- ECLIC\_GetInfoNum

**Returns**

CLICINTCTLBITS from CLICINFO register.

**\_\_STATIC\_FORCEINLINE uint32\_t \_\_ECLIC\_GetInfoNum (void)**

Get number of maximum interrupt inputs supported.

This function gets number of maximum interrupt inputs supported from CLICINFO register.

**Remark**

- This function gets number of maximum interrupt inputs supported from CLICINFO register.
- The num\_interrupt field specifies the actual number of maximum interrupt inputs supported in this implementation.

**See also**

- ECLIC\_GetInfoCtlbits

**Returns**

number of maximum interrupt inputs supported from CLICINFO register.

**\_\_STATIC\_FORCEINLINE void \_\_ECLIC\_SetMth (uint8\_t mth)**

Set Machine Mode Interrupt Level Threshold.

This function sets machine mode interrupt level threshold.

**See also**

- ECLIC\_GetMth

**Parameters**

**mth** – [in] Interrupt Level Threshold.

**\_\_STATIC\_FORCEINLINE uint8\_t \_\_ECLIC\_GetMth (void)**

Get Machine Mode Interrupt Level Threshold.

This function gets machine mode interrupt level threshold.

**See also**

- ECLIC\_SetMth

**Returns**

Interrupt Level Threshold.

**\_\_STATIC\_FORCEINLINE void \_\_ECLIC\_EnableIRQ (IRQn\_Type IRQn)**

Enable a specific interrupt.

This function enables the specific interrupt *IRQn*.

**Remark**

- IRQn must not be negative.

**See also**

- ECLIC\_DisableIRQ

**Parameters**

**IRQn** – [in] Interrupt number

**\_\_STATIC\_FORCEINLINE uint32\_t \_\_ECLIC\_GetEnableIRQ (IRQn\_Type IRQn)**

Get a specific interrupt enable status.

This function returns the interrupt enable status for the specific interrupt *IRQn*.

**Remark**

- IRQn must not be negative.

**See also**

- ECLIC\_EnableIRQ
- ECLIC\_DisableIRQ

**Parameters**

**IRQn** – [in] Interrupt number

**Returns**

- 0 Interrupt is not enabled
- 1 Interrupt is pending

**\_\_STATIC\_FORCEINLINE void \_\_ECLIC\_DisableIRQ (IRQn\_Type IRQn)**

Disable a specific interrupt.

This function disables the specific interrupt *IRQn*.

**Remark**

- IRQn must not be negative.

**See also**

- ECLIC\_EnableIRQ

**Parameters**

**IRQn** – [in] Number of the external interrupt to disable

**\_\_STATIC\_FORCEINLINE int32\_t \_\_ECLIC\_GetPendingIRQ (IRQn\_Type IRQn)**

Get the pending specific interrupt.

This function returns the pending status of the specific interrupt *IRQn*.

#### Remark

- IRQn must not be negative.

#### See also

- ECLIC\_SetPendingIRQ
- ECLIC\_ClearPendingIRQ

#### Parameters

**IRQn** – [in] Interrupt number

#### Returns

- 0 Interrupt is not pending
- 1 Interrupt is pending

**\_\_STATIC\_FORCEINLINE void \_\_ECLIC\_SetPendingIRQ (IRQn\_Type IRQn)**

Set a specific interrupt to pending.

This function sets the pending bit for the specific interrupt *IRQn*.

#### Remark

- IRQn must not be negative.

#### See also

- ECLIC\_GetPendingIRQ
- ECLIC\_ClearPendingIRQ

#### Parameters

**IRQn** – [in] Interrupt number

**\_\_STATIC\_FORCEINLINE void \_\_ECLIC\_ClearPendingIRQ (IRQn\_Type IRQn)**

Clear a specific interrupt from pending.

This function removes the pending state of the specific interrupt *IRQn*. *IRQn* cannot be a negative number.

**Remark**

- IRQn must not be negative.

**See also**

- ECLIC\_SetPendingIRQ
- ECLIC\_GetPendingIRQ

**Parameters**

**IRQn** – [in] Interrupt number

**\_\_STATIC\_FORCEINLINE void \_\_ECLIC\_SetTrigIRQ (IRQn\_Type IRQn, uint32\_t trig)**

Set trigger mode and polarity for a specific interrupt.

This function set trigger mode and polarity of the specific interrupt *IRQn*.

**Remark**

- IRQn must not be negative.

**See also**

- ECLIC\_GetTrigIRQ

**Parameters**

- **IRQn** – [in] Interrupt number
- **trig** – [in]
  - 00 level trigger, *ECLIC\_LEVEL\_TRIGGER* (page 158)
  - 01 positive edge trigger, *ECLIC\_POSTIVE\_EDGE\_TRIGGER* (page 158)
  - 02 level trigger, *ECLIC\_LEVEL\_TRIGGER* (page 158)
  - 03 negative edge trigger, *ECLIC\_NEGTIVE\_EDGE\_TRIGGER* (page 158)

**\_\_STATIC\_FORCEINLINE uint32\_t \_\_ECLIC\_GetTrigIRQ (IRQn\_Type IRQn)**

Get trigger mode and polarity for a specific interrupt.

This function get trigger mode and polarity of the specific interrupt *IRQn*.

**Remark**

- IRQn must not be negative.

**See also**

- ECLIC\_SetTrigIRQ

**Parameters**

**IRQn** – [in] Interrupt number

**Returns**

- 00 level trigger, *ECLIC\_LEVEL\_TRIGGER* (page 158)
- 01 positive edge trigger, *ECLIC\_POSTIVE\_EDGE\_TRIGGER* (page 158)
- 02 level trigger, *ECLIC\_LEVEL\_TRIGGER* (page 158)
- 03 negative edge trigger, *ECLIC\_NEGTIVE\_EDGE\_TRIGGER* (page 158)

**\_\_STATIC\_FORCEINLINE void \_\_ECLIC\_SetShvIRQ (IRQn\_Type IRQn, uint32\_t shv)**

Set interrupt working mode for a specific interrupt.

This function set selective hardware vector or non-vector working mode of the specific interrupt *IRQn*.

**Remark**

- IRQn must not be negative.

**See also**

- ECLIC\_GetShvIRQ

**Parameters**

- **IRQn** – [in] Interrupt number
- **shv** – [in]
  - 0 non-vector mode, *ECLIC\_NON\_VECTOR\_INTERRUPT* (page 158)
  - 1 vector mode, *ECLIC\_VECTOR\_INTERRUPT* (page 158)

**\_\_STATIC\_FORCEINLINE uint32\_t \_\_ECLIC\_GetShvIRQ (IRQn\_Type IRQn)**

Get interrupt working mode for a specific interrupt.

This function get selective hardware vector or non-vector working mode of the specific interrupt *IRQn*.

**Remark**

- IRQn must not be negative.

**See also**

- ECLIC\_SetShvIRQ

**Parameters**

**IRQn** – [in] Interrupt number

**Returns**

shv

- 0 non-vector mode, *ECLIC\_NON\_VECTOR\_INTERRUPT* (page 158)
- 1 vector mode, *ECLIC\_VECTOR\_INTERRUPT* (page 158)

**\_\_STATIC\_FORCEINLINE void \_\_ECLIC\_SetCtrlIRQ (IRQn\_Type IRQn, uint8\_t intctrl)**

Modify ECLIC Interrupt Input Control Register for a specific interrupt.

This function modify ECLIC Interrupt Input Control(CLICINTCTL[i]) register of the specific interrupt *IRQn*.

**Remark**

- IRQn must not be negative.

**See also**

- ECLIC\_GetCtrlIRQ

**Parameters**

- **IRQn** – [in] Interrupt number
- **intctrl** – [in] Set value for CLICINTCTL[i] register

**\_\_STATIC\_FORCEINLINE uint8\_t \_\_ECLIC\_GetCtrlIRQ (IRQn\_Type IRQn)**

Get ECLIC Interrupt Input Control Register value for a specific interrupt.

This function modify ECLIC Interrupt Input Control register of the specific interrupt *IRQn*.



**Remark**

- IRQn must not be negative.

**See also**

- ECLIC\_SetCtrlIRQ

**Parameters**

**IRQn** – [in] Interrupt number

**Returns**

value of ECLIC Interrupt Input Control register

**\_\_STATIC\_FORCEINLINE void \_\_ECLIC\_SetLevelIRQ (IRQn\_Type IRQn, uint8\_t lvl\_abs)**

Set ECLIC Interrupt level of a specific interrupt.

This function set interrupt level of the specific interrupt *IRQn*.

**Remark**

- IRQn must not be negative.
- If lvl\_abs to be set is larger than the max level allowed, it will be force to be max level.
- When you set level value you need use clciinfo.nbits to get the width of level. Then we could know the maximum of level. CLICINTCTLBITS is how many total bits are present in the CLICINTCTL register.

**See also**

- ECLIC\_GetLevelIRQ

**Parameters**

- **IRQn** – [in] Interrupt number
- **lvl\_abs** – [in] Interrupt level

**\_\_STATIC\_FORCEINLINE uint8\_t \_\_ECLIC\_GetLevelIRQ (IRQn\_Type IRQn)**

Get ECLIC Interrupt level of a specific interrupt.

This function get interrupt level of the specific interrupt *IRQn*.

**Remark**

- IRQn must not be negative.

**See also**

- ECLIC\_SetLevelIRQ

**Parameters**

**IRQn** – [in] Interrupt number

**Returns**

Interrupt level

**\_\_STATIC\_FORCEINLINE void \_\_ECLIC\_SetPriorityIRQ (IRQn\_Type IRQn, uint8\_t pri)**

Get ECLIC Interrupt priority of a specific interrupt.

This function get interrupt priority of the specific interrupt *IRQn*.

**Remark**

- IRQn must not be negative.
- If pri to be set is larger than the max priority allowed, it will be force to be max priority.
- Priority width is CLICINTCTLBITS minus clciinfo.nlbites if clciinfo.nlbites is less than CLICINTCTLBITS. Otherwise priority width is 0.

**See also**

- ECLIC\_GetPriorityIRQ

**Parameters**

- **IRQn** – [in] Interrupt number
- **pri** – [in] Interrupt priority

**\_\_STATIC\_FORCEINLINE uint8\_t \_\_ECLIC\_GetPriorityIRQ (IRQn\_Type IRQn)**

Get ECLIC Interrupt priority of a specific interrupt.

This function get interrupt priority of the specific interrupt *IRQn*.

**Remark**

- IRQn must not be negative.

**See also**

- ECLIC\_SetPriorityIRQ

**Parameters**

**IRQn** – [in] Interrupt number

**Returns**

Interrupt priority

**\_\_STATIC\_FORCEINLINE void \_\_ECLIC\_SetVector (IRQn\_Type IRQn, rv\_csr\_t vector)**

Set Interrupt Vector of a specific interrupt.

This function set interrupt handler address of the specific interrupt *IRQn*.

**Remark**

- IRQn must not be negative.
- You can set the CSR\_CSR\_MTVT to set interrupt vector table entry address.
- If your vector table is placed in readonly section, the vector for IRQn will not be modified. For this case, you need to use the correct irq handler name defined in your vector table as your irq handler function name.
- This function will only work correctly when the vector table is placed in an read-write enabled section.

**See also**

- ECLIC\_GetVector

**Parameters**

- **IRQn** – [in] Interrupt number
- **vector** – [in] Interrupt handler address

**\_\_STATIC\_FORCEINLINE rv\_csr\_t \_\_ECLIC\_GetVector (IRQn\_Type IRQn)**

Get Interrupt Vector of a specific interrupt.

This function get interrupt handler address of the specific interrupt *IRQn*.

**Remark**

- IRQn must not be negative.
- You can read CSR\_CSR\_MTVT to get interrupt vector table entry address.

**See also**

- ECLIC\_SetVector

**Parameters**

**IRQn** – [in] Interrupt number

**Returns**

Interrupt handler address

**\_\_STATIC\_FORCEINLINE void \_\_ECLIC\_SetModeIRQ (IRQn\_Type IRQn, uint32\_t mode)**

Set privilege mode of a specific interrupt.

This function set in which privilege mode the interrupts *IRQn* should be taken.

**Remark**

- IRQn must not be negative.
- mode must be 1(Supervisor Mode) or 3(Machine Mode), other values are ignored.
- M-mode can R/W this field, but S-mode can only read. And ECLIC with TEE does not reply on CSR mideleg to delegate interrupts.
- Mode of S-mode ECLIC region's clicintattr can be omitted to set, which is mirror to M-mode ECLIC region's. Only the low 6 bits of clicintattr [i] can be written via the S-mode memory region.

**Parameters**

- **IRQn** – [in] Interrupt number
- **mode** – [in] Privilege mode

**\_\_STATIC\_FORCEINLINE void \_\_ECLIC\_SetSth (uint8\_t sth)**

Set supervisor-mode Interrupt Level Threshold in supervisor mode.

This function sets supervisor-mode interrupt level threshold.

**Remark**

- S-mode ECLIC region `sinthresh.sth` is a mirror to M-mode ECLIC region's `minthresh.sth`, and will be updated synchronously, here operate on `minthresh.sth`.

#### See also

- `ECLIC_GetSth`

#### Parameters

**sth** – [in] Interrupt Level Threshold.

**\_\_STATIC\_FORCEINLINE uint8\_t \_\_ECLIC\_GetSth (void)**

Get supervisor-mode Interrupt Level Threshold in supervisor mode.

This function gets supervisor mode interrupt level threshold.

#### Remark

- S-mode ECLIC region `sinthresh.sth` is a mirror to M-mode ECLIC region's `minthresh.sth`, and will be updated synchronously, here operate on `minthresh.sth`.

#### See also

- `ECLIC_SetSth`

#### Returns

Interrupt Level Threshold.

**\_\_STATIC\_FORCEINLINE void \_\_ECLIC\_SetTrigIRQ\_S (IRQn\_Type IRQn, uint32\_t trig)**

Set trigger mode and polarity for a specific interrupt in supervisor mode.

This function set trigger mode and polarity of the specific interrupt *IRQn*.

#### Remark

- `IRQn` must not be negative.

#### See also

- `ECLIC_GetTrigIRQ_S`

**Parameters**

- **IRQn** – [in] Interrupt number
- **trig** – [in]
  - 00 level trigger, [ECLIC\\_LEVEL\\_TRIGGER](#) (page 158)
  - 01 positive edge trigger, [ECLIC\\_POSTIVE\\_EDGE\\_TRIGGER](#) (page 158)
  - 02 level trigger, [ECLIC\\_LEVEL\\_TRIGGER](#) (page 158)
  - 03 negative edge trigger, [ECLIC\\_NEGTIVE\\_EDGE\\_TRIGGER](#) (page 158)

**\_\_STATIC\_FORCEINLINE uint8\_t \_\_ECLIC\_GetTrigIRQ\_S (IRQn\_Type IRQn)**

Get trigger mode and polarity for a specific interrupt in supervisor mode.

This function get trigger mode and polarity of the specific interrupt *IRQn*.

**Remark**

- IRQn must not be negative.

**See also**

- [ECLIC\\_SetTrigIRQ\\_S](#)

**Parameters**

**IRQn** – [in] Interrupt number

**Returns**

- 00 level trigger, [ECLIC\\_LEVEL\\_TRIGGER](#) (page 158)
- 01 positive edge trigger, [ECLIC\\_POSTIVE\\_EDGE\\_TRIGGER](#) (page 158)
- 02 level trigger, [ECLIC\\_LEVEL\\_TRIGGER](#) (page 158)
- 03 negative edge trigger, [ECLIC\\_NEGTIVE\\_EDGE\\_TRIGGER](#) (page 158)

**\_\_STATIC\_FORCEINLINE void \_\_ECLIC\_SetShvIRQ\_S (IRQn\_Type IRQn, uint32\_t shv)**

Set interrupt working mode for a specific interrupt in supervisor mode.

This function set selective hardware vector or non-vector working mode of the specific interrupt *IRQn*.

**Remark**

- IRQn must not be negative.

**See also**

- `ECLIC_GetShvIRQ_S`

**Parameters**

- **IRQn** – [in] Interrupt number
- **shv** – [in]
  - 0 non-vector mode, *ECLIC\_NON\_VECTOR\_INTERRUPT* (page 158)
  - 1 vector mode, *ECLIC\_VECTOR\_INTERRUPT* (page 158)

**\_\_STATIC\_FORCEINLINE uint8\_t \_\_ECLIC\_GetShvIRQ\_S (IRQn\_Type IRQn)**

Get interrupt working mode for a specific interrupt in supervisor mode.

This function get selective hardware vector or non-vector working mode of the specific interrupt *IRQn*.

**Remark**

- IRQn must not be negative.

**See also**

- `ECLIC_SMODE_SetShvIRQ`

**Parameters**

**IRQn** – [in] Interrupt number

**Returns**

shv

- 0 non-vector mode, *ECLIC\_NON\_VECTOR\_INTERRUPT* (page 158)
- 1 vector mode, *ECLIC\_VECTOR\_INTERRUPT* (page 158)

**\_\_STATIC\_FORCEINLINE void \_\_ECLIC\_SetCtrlIRQ\_S (IRQn\_Type IRQn, uint8\_t intctrl)**

Modify ECLIC Interrupt Input Control Register for a specific interrupt in supervisor mode.

This function modify ECLIC Interrupt Input Control(CLICINTCTL[i]) register of the specific interrupt *IRQn*.

**Remark**

- IRQn must not be negative.

**See also**

- `ECLIC_GetCtrlIRQ_S`

**Parameters**

- **IRQn** – [in] Interrupt number
- **intctrl** – [in] Set value for CLICINTCTL[i] register

**\_\_STATIC\_FORCEINLINE uint8\_t \_\_ECLIC\_GetCtrlIRQ\_S (IRQn\_Type IRQn)**

Get ECLIC Interrupt Input Control Register value for a specific interrupt in supervisor mode.

This function modify ECLIC Interrupt Input Control register of the specific interrupt *IRQn*.

**Remark**

- IRQn must not be negative.

**See also**

- `ECLIC_SetCtrlIRQ_S`

**Parameters**

**IRQn** – [in] Interrupt number

**Returns**

value of ECLIC Interrupt Input Control register

**\_\_STATIC\_FORCEINLINE void \_\_ECLIC\_SetLevelIRQ\_S (IRQn\_Type IRQn, uint8\_t lvl\_abs)**

Set ECLIC Interrupt level of a specific interrupt in supervisor mode.

This function set interrupt level of the specific interrupt *IRQn*.

**Remark**

- IRQn must not be negative.
- If lvl\_abs to be set is larger than the max level allowed, it will be force to be max level.
- When you set level value you need use `clciinfo.nbits` to get the width of level. Then we could know the maximum of level. `CLICINTCTLBITS` is how many total bits are present in the CLICINTCTL register.



**See also**

- `ECLIC_GetLevelIRQ_S`

**Parameters**

- **IRQn** – [in] Interrupt number
- **lvl\_abs** – [in] Interrupt level

**\_\_STATIC\_FORCEINLINE uint8\_t \_\_ECLIC\_GetLevelIRQ\_S (IRQn\_Type IRQn)**

Get ECLIC Interrupt level of a specific interrupt.

This function get interrupt level of the specific interrupt *IRQn*.

**Remark**

- IRQn must not be negative.

**See also**

- `ECLIC_SetLevelIRQ_S`

**Parameters**

**IRQn** – [in] Interrupt number

**Returns**

Interrupt level

**\_\_STATIC\_FORCEINLINE void \_\_ECLIC\_SetPriorityIRQ\_S (IRQn\_Type IRQn, uint8\_t pri)**

Set ECLIC Interrupt priority of a specific interrupt in supervisor mode.

This function get interrupt priority of the specific interrupt *IRQn*.

**Remark**

- IRQn must not be negative.
- If pri to be set is larger than the max priority allowed, it will be force to be max priority.
- Priority width is `CLICINTCTLBITS` minus `clciinfo.nlbits` if `clciinfo.nlbits` is less than `CLICINTCTLBITS`. Otherwise priority width is 0.

**See also**

- ECLIC\_GetPriorityIRQ\_S

**Parameters**

- **IRQn** – [in] Interrupt number
- **pri** – [in] Interrupt priority

**\_\_STATIC\_FORCEINLINE uint8\_t \_\_ECLIC\_GetPriorityIRQ\_S (IRQn\_Type IRQn)**

Get ECLIC Interrupt priority of a specific interrupt in supervisor mode.

This function get interrupt priority of the specific interrupt *IRQn*.

**Remark**

- IRQn must not be negative.

**See also**

- ECLIC\_SetPriorityIRQ\_S

**Parameters**

**IRQn** – [in] Interrupt number

**Returns**

Interrupt priority

**\_\_STATIC\_FORCEINLINE void \_\_ECLIC\_EnableIRQ\_S (IRQn\_Type IRQn)**

Enable a specific interrupt in supervisor mode.

This function enables the specific interrupt *IRQn*.

**Remark**

- IRQn must not be negative.

**See also**

- ECLIC\_DisableIRQ

**Parameters****IRQn** – [in] Interrupt number**\_\_STATIC\_FORCEINLINE uint8\_t \_\_ECLIC\_GetEnableIRQ\_S (IRQn\_Type IRQn)**

Get a specific interrupt enable status in supervisor mode.

This function returns the interrupt enable status for the specific interrupt *IRQn* in S MODE.**Remark**

- IRQn must not be negative.

**See also**

- ECLIC\_EnableIRQ\_S
- ECLIC\_DisableIRQ\_S

**Parameters****IRQn** – [in] Interrupt number**Returns**

- 0 Interrupt is not masked
- 1 Interrupt is enabled

**\_\_STATIC\_FORCEINLINE void \_\_ECLIC\_DisableIRQ\_S (IRQn\_Type IRQn)**

Disable a specific interrupt in supervisor mode.

This function disables the specific interrupt *IRQn*.**Remark**

- IRQn must not be negative.

**See also**

- ECLIC\_EnableIRQ

**Parameters****IRQn** – [in] Number of the external interrupt to disable**\_\_STATIC\_FORCEINLINE void \_\_ECLIC\_SetVector\_S (IRQn\_Type IRQn, rv\_csr\_t vector)**

Set Interrupt Vector of a specific interrupt in supervisor mode.

This function set interrupt handler address of the specific interrupt *IRQn*.

#### Remark

- *IRQn* must not be negative.
- You can set the CSR\_CSR\_MTVT to set interrupt vector table entry address.
- If your vector table is placed in readonly section, the vector for *IRQn* will not be modified. For this case, you need to use the correct irq handler name defined in your vector table as your irq handler function name.
- This function will only work correctly when the vector table is placed in an read-write enabled section.

#### See also

- ECLIC\_GetVector\_S

#### Parameters

- **IRQn** – [in] Interrupt number
- **vector** – [in] Interrupt handler address

**\_\_STATIC\_FORCEINLINE rv\_csr\_t \_\_ECLIC\_GetVector\_S (IRQn\_Type IRQn)**

Get Interrupt Vector of a specific interrupt in supervisor mode.

This function get interrupt handler address of the specific interrupt *IRQn*.

#### Remark

- *IRQn* must not be negative.
- You can read CSR\_CSR\_MTVT to get interrupt vector table entry address.

#### See also

- ECLIC\_SMODE\_SetVector

#### Parameters

- **IRQn** – [in] Interrupt number

#### Returns

Interrupt handler address

**\_\_STATIC\_FORCEINLINE void \_\_set\_exc\_entry (rv\_csr\_t addr)**

Set Exception entry address.

This function set exception handler address to 'CSR\_MTVEC'.

#### Remark

- This function use to set exception handler address to 'CSR\_MTVEC'. Address need to be aligned to 64 bytes.

#### See also

- `__get_exc_entry`

#### Parameters

**addr** – [in] Exception handler address

**`__STATIC_FORCEINLINE rv_csr_t __get_exc_entry (void)`**

Get Exception entry address.

This function get exception handler address from 'CSR\_MTVEC'.

#### Remark

- This function use to get exception handler address from 'CSR\_MTVEC'. Address need to be aligned to 64 bytes.

#### See also

- `__set_exc_entry`

#### Returns

Exception handler address

**`__STATIC_FORCEINLINE void __set_nonvec_entry (rv_csr_t addr)`**

Set Non-vector interrupt entry address.

This function set Non-vector interrupt address.

#### Remark

- This function use to set non-vector interrupt entry address to 'CSR\_MTVT2' if

- CSR\_MTVT2 bit0 is 1. If 'CSR\_MTVT2' bit0 is 0 then set address to 'CSR\_MTVEC'

#### See also

- `__get_nonvec_entry`

#### Parameters

**addr** – [in] Non-vector interrupt entry address

**\_\_STATIC\_FORCEINLINE rv\_csr\_t \_\_get\_nonvec\_entry (void)**

Get Non-vector interrupt entry address.

This function get Non-vector interrupt address.

#### Remark

- This function use to get non-vector interrupt entry address from 'CSR\_MTVT2' if
- CSR\_MTVT2 bit0 is 1. If 'CSR\_MTVT2' bit0 is 0 then get address from 'CSR\_MTVEC'.

#### See also

- `__set_nonvec_entry`

#### Returns

Non-vector interrupt handler address

**\_\_STATIC\_FORCEINLINE rv\_csr\_t \_\_get\_nmi\_entry (void)**

Get NMI interrupt entry from 'CSR\_MNVEC'.

This function get NMI interrupt address from 'CSR\_MNVEC'.

#### Remark

- This function use to get NMI interrupt handler address from 'CSR\_MNVEC'. If CSR\_MMISC\_CTL[9] = 1 'CSR\_MNVEC'
- will be equal as mtvec. If CSR\_MMISC\_CTL[9] = 0 'CSR\_MNVEC' will be equal as reset vector.
- NMI entry is defined via [CSR\\_MMISC\\_CTL](#) (page 107), writing to [CSR\\_MNVEC](#) (page 106) will be ignored.

**Returns**

NMI interrupt handler address

**2.5.13 PLIC Interrupt**

```

__STATIC_FORCEINLINE void PLIC_SetContextThreshold (uint32_t ctxid, uint32_t thresh)

__STATIC_FORCEINLINE uint32_t PLIC_GetContextThreshold (uint32_t ctxid)

__STATIC_FORCEINLINE void PLIC_EnableContextInterrupt (uint32_t ctxid, uint32_t source)

__STATIC_FORCEINLINE void PLIC_DisableContextInterrupt (uint32_t ctxid, uint32_t source)

__STATIC_FORCEINLINE uint32_t PLIC_GetContextInterruptEnable (uint32_t ctxid,
uint32_t source)

__STATIC_FORCEINLINE void PLIC_SetInterruptPending (uint32_t source)

__STATIC_FORCEINLINE void PLIC_ClearInterruptPending (uint32_t source)

__STATIC_FORCEINLINE uint32_t PLIC_GetInterruptPending (uint32_t source)

__STATIC_FORCEINLINE void PLIC_SetPriority (uint32_t source, uint32_t priority)

__STATIC_FORCEINLINE uint32_t PLIC_GetPriority (uint32_t source)

__STATIC_FORCEINLINE uint32_t PLIC_ClaimContextInterrupt (uint32_t ctxid)

__STATIC_FORCEINLINE void PLIC_CompleteContextInterrupt (uint32_t ctxid, uint32_t source)

__STATIC_FORCEINLINE void PLIC_Context_Init (uint32_t ctxid, uint32_t num_sources,
uint32_t enable, uint32_t thresh)

__STATIC_FORCEINLINE void __set_trap_entry (rv_csr_t addr)

__STATIC_FORCEINLINE rv_csr_t __get_trap_entry (void)

PLIC_Init(num_sources, enable, thresh) PLIC_Context_Init(PLIC_GetHartMContextID (page 161)(),
(num_sources), (enable), (thresh))

PLIC_Init_S(num_sources, enable, thresh) PLIC_Context_Init(PLIC_GetHartSContextID (page 161)(),
(num_sources), (enable), (thresh))

PLIC_ClaimInterrupt() PLIC_ClaimContextInterrupt(PLIC_GetHartMContextID (page 161)())

```

**PLIC\_ClaimInterrupt\_S()** PLIC\_ClaimContextInterrupt(*PLIC\_GetHartSContextID* (page 161)())

**PLIC\_CompleteInterrupt**(source) PLIC\_CompleteContextInterrupt(*PLIC\_GetHartMContextID* (page 161)(), (source))

**PLIC\_CompleteInterrupt\_S**(source) PLIC\_CompleteContextInterrupt(*PLIC\_GetHartSContextID* (page 161)(), (source))

**PLIC\_GetInterruptEnable**(source) PLIC\_GetContextInterruptEnable(*PLIC\_GetHartMContextID* (page 161)(), (source))

**PLIC\_GetInterruptEnable\_S**(source) PLIC\_GetContextInterruptEnable(*PLIC\_GetHartSContextID* (page 161)(), (source))

**PLIC\_EnableInterrupt**(source) PLIC\_EnableContextInterrupt(*PLIC\_GetHartMContextID* (page 161)(), (source))

**PLIC\_EnableInterrupt\_S**(source) PLIC\_EnableContextInterrupt(*PLIC\_GetHartSContextID* (page 161)(), (source))

**PLIC\_DisableInterrupt**(source) PLIC\_DisableContextInterrupt(*PLIC\_GetHartMContextID* (page 161)(), (source))

**PLIC\_DisableInterrupt\_S**(source) PLIC\_DisableContextInterrupt(*PLIC\_GetHartSContextID* (page 161)(), (source))

**PLIC\_SetThreshold**(source, thresh) PLIC\_SetContextThreshold(*PLIC\_GetHartMContextID* (page 161)(), (source), (thresh))

**PLIC\_SetThreshold\_S**(source, thresh) PLIC\_SetContextThreshold(*PLIC\_GetHartSContextID* (page 161)(), (source), (thresh))

**PLIC\_GetThreshold()** PLIC\_GetContextThreshold(*PLIC\_GetHartMContextID* (page 161)())

**PLIC\_GetThreshold\_S()** PLIC\_GetContextThreshold(*PLIC\_GetHartSContextID* (page 161)())

*group* **PLIC Interrupt**

Functions that manage interrupts via the PLIC.

**Defines**

**PLIC\_Init**(num\_sources, enable, thresh) PLIC\_Context\_Init(*PLIC\_GetHartMContextID* (page 161)(), (num\_sources), (enable), (thresh))

**PLIC\_Init\_S**(num\_sources, enable, thresh) PLIC\_Context\_Init(*PLIC\_GetHartSContextID* (page 161)(), (num\_sources), (enable), (thresh))

**PLIC\_ClaimInterrupt()** PLIC\_ClaimContextInterrupt(*PLIC\_GetHartMContextID* (page 161)())

**PLIC\_ClaimInterrupt\_S()** PLIC\_ClaimContextInterrupt(*PLIC\_GetHartSContextID* (page 161)())

**PLIC\_CompleteInterrupt**(source) PLIC\_CompleteContextInterrupt(*PLIC\_GetHartMContextID* (page 161)(), (source))



**PLIC\_CompleteInterrupt\_S**(source) PLIC\_CompleteContextInterrupt(*PLIC\_GetHartSContextID* (page 161)(), (source))

**PLIC\_GetInterruptEnable**(source) PLIC\_GetContextInterruptEnable(*PLIC\_GetHartMContextID* (page 161)(), (source))

**PLIC\_GetInterruptEnable\_S**(source) PLIC\_GetContextInterruptEnable(*PLIC\_GetHartSContextID* (page 161)(), (source))

**PLIC\_EnableInterrupt**(source) PLIC\_EnableContextInterrupt(*PLIC\_GetHartMContextID* (page 161)(), (source))

**PLIC\_EnableInterrupt\_S**(source) PLIC\_EnableContextInterrupt(*PLIC\_GetHartSContextID* (page 161)(), (source))

**PLIC\_DisableInterrupt**(source) PLIC\_DisableContextInterrupt(*PLIC\_GetHartMContextID* (page 161)(), (source))

**PLIC\_DisableInterrupt\_S**(source) PLIC\_DisableContextInterrupt(*PLIC\_GetHartSContextID* (page 161)(), (source))

**PLIC\_SetThreshold**(source, thresh) PLIC\_SetContextThreshold(*PLIC\_GetHartMContextID* (page 161)(), (source), (thresh))

**PLIC\_SetThreshold\_S**(source, thresh) PLIC\_SetContextThreshold(*PLIC\_GetHartSContextID* (page 161)(), (source), (thresh))

**PLIC\_GetThreshold**() PLIC\_GetContextThreshold(*PLIC\_GetHartMContextID* (page 161)())

**PLIC\_GetThreshold\_S**() PLIC\_GetContextThreshold(*PLIC\_GetHartSContextID* (page 161)())

## Functions

**\_\_STATIC\_FORCEINLINE void PLIC\_SetContextThreshold (uint32\_t ctxid, uint32\_t thresh)**

Set priority threshold value of plic for selected context.

This function set priority threshold value of plic for selected context.

### Remark

### See also

- **PLIC\_GetContextThreshold**

### Parameters

- **ctxid** – [in] selected context id
- **thresh** – [in] threshold value

```
__STATIC_FORCEINLINE uint32_t PLIC_GetContextThreshold (uint32_t ctxid)
```

Get priority threshold value of plic for selected context.

This function get priority threshold value of plic for selected context.

Remark

See also
<ul style="list-style-type: none"><li>• <code>PLIC_SetContextThreshold</code></li></ul>



**Parameters**

**ctxid** – [in] selected context id

**Returns**

priority threshold value for selected context

```
__STATIC_FORCEINLINE void PLIC_EnableContextInterrupt (uint32_t ctxid,  
uint32_t source)
```

Enable interrupt of selected source plic for selected context.

This function enable interrupt of selected source plic for selected context.

Remark

See also
<ul style="list-style-type: none"><li>• <code>PLIC_DisableContextInterrupt</code></li></ul>



**Parameters**

- **ctxid** – [in] selected context id
- **source** – [in] interrupt source

```
__STATIC_FORCEINLINE void PLIC_DisableContextInterrupt (uint32_t ctxid,  
uint32_t source)
```

Disable interrupt of selected source plic for selected context.

This function disable interrupt of selected source plic for selected context

Remark

**See also**

- `PLIC_EnableContextInterrupt`

**Parameters**

- **ctxid** – [in] selected context id
- **source** – [in] interrupt source

```
__STATIC_FORCEINLINE uint32_t PLIC_GetContextInterruptEnable (uint32_t ctxid,  
uint32_t source)
```

Get interrupt enable status of selected source plic for selected context.

This function get interrupt enable of selected source plic for selected context.

**Remark****See also**

- `PLIC_EnableContextInterrupt`
- `PLIC_DisableContextInterrupt`

**Parameters**

- **ctxid** – [in] selected context id
- **source** – [in] interrupt source

**Returns**

enable status for selected interrupt source for selected context

```
__STATIC_FORCEINLINE void PLIC_SetInterruptPending (uint32_t source)
```

Set interrupt pending of selected source plic.

This function set interrupt pending of selected source plic.

**Remark****See also**

- `PLIC_GetInterruptPending`

- PLIC\_ClearInterruptPending

**Parameters**

**source** – [in] interrupt source

**\_\_STATIC\_FORCEINLINE void PLIC\_ClearInterruptPending (uint32\_t source)**

Clear interrupt pending of selected source plic.

This function clear interrupt pending of selected source plic

**Remark****See also**

- PLIC\_SetInterruptPending
- PLIC\_GetInterruptPending

**Parameters**

**source** – [in] interrupt source

**\_\_STATIC\_FORCEINLINE uint32\_t PLIC\_GetInterruptPending (uint32\_t source)**

Get interrupt pending status of selected source plic.

This function get interrupt pending of selected source plic

**Remark****See also**

- PLIC\_SetInterruptPending
- PLIC\_ClearInterruptPending

**Parameters**

**source** – [in] interrupt source

**Returns**

interrupt pending status for selected interrupt source

**\_\_STATIC\_FORCEINLINE void PLIC\_SetPriority (uint32\_t source, uint32\_t priority)**

Set interrupt priority for selected source plic.

This function set interrupt priority for selected source plic.

#### Remark

#### See also

- PLIC\_GetPriority

#### Parameters

- **source** – [in] interrupt source
- **priority** – [in] interrupt priority

**\_\_STATIC\_FORCEINLINE uint32\_t PLIC\_GetPriority (uint32\_t source)**

Get interrupt priority for selected source plic.

This function get interrupt priority for selected source plic.

#### Remark

#### See also

- PLIC\_SetPriority

#### Parameters

- **source** – [in] interrupt source
- **priority** – [in] interrupt priority

**\_\_STATIC\_FORCEINLINE uint32\_t PLIC\_ClaimContextInterrupt (uint32\_t ctxid)**

Claim interrupt for plic for selected context.

This function claim interrupt for plic for selected context.

#### Remark

A successful claim will also atomically clear the corresponding pending bit on the interrupt source. The PLIC can perform a claim at any time and the claim operation is not affected by the setting of the priority threshold register.

**See also**

- PLIC\_CompleteContextInterrupt

**Parameters**

**ctxid** – [in] selected context id

**Returns**

the ID of the highest priority pending interrupt or zero if there is no pending interrupt

```
__STATIC_FORCEINLINE void PLIC_CompleteContextInterrupt (uint32_t ctxid,  
uint32_t source)
```

Complete interrupt for plic for selected context.

This function complete interrupt for plic for selected context.

**Remark**

The PLIC signals it has completed executing an interrupt handler by writing the interrupt ID it received from the claim to the claim/complete register. The PLIC does not check whether the completion ID is the same as the last claim ID for that context. If the completion ID does not match an interrupt source that is currently enabled for the context, the completion is silently ignored.

**See also**

- PLIC\_ClaimContextInterrupt

**Parameters**

**ctxid** – [in] selected context id

**Returns**

the ID of the highest priority pending interrupt or zero if there is no pending interrupt

```
__STATIC_FORCEINLINE void PLIC_Context_Init (uint32_t ctxid, uint32_t num_sources,  
uint32_t enable, uint32_t thresh)
```

Perform init for plic for selected context.

This function perform initialization steps for plic for selected context.

**Remark**

- Disable all interrupts
- Set priority threshold to value specified by thresh

**Parameters**

- **ctxid** – [in] selected context id
- **num\_sources** – [in] plic interrupt source count number
- **enable** – [in] plic interrupt enable or not
- **thresh** – [in] plic interrupt threshold

**\_\_STATIC\_FORCEINLINE void \_\_set\_trap\_entry (rv\_csr\_t addr)**

Set Trap entry address.

This function set trap entry address to 'CSR\_MTVEC'.

#### Remark

- This function use to set trap entry address to 'CSR\_MTVEC'.

#### See also

- \_\_get\_trap\_entry

#### Parameters

**addr** – [in] trap entry address

**\_\_STATIC\_FORCEINLINE rv\_csr\_t \_\_get\_trap\_entry (void)**

Get trap entry address.

This function get trap entry address from 'CSR\_MTVEC'.

#### Remark

- This function use to get trap entry address from 'CSR\_MTVEC'.

#### See also

- \_\_set\_trap\_entry

#### Returns

trap entry address

## 2.5.14 CIDU Functions

### General

`__STATIC_FORCEINLINE uint32_t CIDU_GetCoreNum (void)`

`__STATIC_FORCEINLINE uint32_t CIDU_GetIntNum (void)`

`CIDU_BASE __CIDU_BASEADDR`

`CIDU_RECEIVE_INTERRUPT_EN(core_id) (0x1UL << core_id)`

`CIDU_CORE_INT_STATUS_OFS 0x0`

`CIDU_SEMAPHORE_OFS 0x80`

`CIDU_ICI_SHADOW_OFS 0x3FFC`

`CIDU_INT_INDICATOR_OFS 0x4000`

`CIDU_INT_MASK_OFS 0x8000`

`CIDU_CORE_NUM_OFS 0xC084`

`CIDU_INT_NUM_OFS 0xC090`

`CIDU_CORE_INT_STATUS_ADDR(n) (unsigned long)((CIDU_BASE) + (CIDU_CORE_INT_STATUS_OFS) + ((n) << 2))`

`CIDU_SEMAPHORE_ADDR(n) (unsigned long)((CIDU_BASE) + (CIDU_SEMAPHORE_OFS) + ((n) << 2))`

`CIDU_ICI_SHADOW_ADDR (unsigned long)((CIDU_BASE) + (CIDU_ICI_SHADOW_OFS))`

`CIDU_INT_INDICATOR_ADDR(n) (unsigned long)((CIDU_BASE) + (CIDU_INT_INDICATOR_OFS) + ((n) << 2))`

`CIDU_INT_MASK_ADDR(n) (unsigned long)((CIDU_BASE) + (CIDU_INT_MASK_OFS) + ((n) << 2))`

`CIDU_CORE_NUM_ADDR (unsigned long)((CIDU_BASE) + (CIDU_CORE_NUM_OFS))`

`CIDU_INT_NUM_ADDR (unsigned long)((CIDU_BASE) + (CIDU_INT_NUM_OFS))`

`CIDU_ICI_SEND_CORE_ID_POS 16`



**group CIDU Functions**

Functions that manage external interrupts, inter core interrupts and semaphores.

Nuclei provide Cluster Interrupt Distribution Unit (CIDU) for scenarios that a SMP system is designed for real time application or both Linux and real time application, and Nuclei processor core can optionally support CIDU. The CIDU is used to distribute external interrupts to the core's ECLIC, also it provides Inter Core Interrupt (ICI) and Semaphores Mechanism. Its features are as follows:

- Support up to 16 Cores in one cluster
- Support up to 4096 external interrupts sources
- Support up to 16 Inter Core Interrupts
- Support 32 Semaphores

**Defines**

**CIDU\_BASE** \_\_CIDU\_BASEADDR

**CIDU\_RECEIVE\_INTERRUPT\_EN**(core\_id) (0x1UL << core\_id)

Indicates the core can receive corresponding interrupt.

**CIDU\_CORE\_INT\_STATUS\_OFS** 0x0

Core n Inter Core Interrupt status register base offset.

**CIDU\_SEMAPHORE\_OFS** 0x80

Semaphore n register base offset.

**CIDU\_ICI\_SHADOW\_OFS** 0x3FFC

ICI Interrupt source core ID and target core ID register offset.

**CIDU\_INT\_INDICATOR\_OFS** 0x4000

External interrupt n indicator register base offset.

**CIDU\_INT\_MASK\_OFS** 0x8000

External interrupt n mask (mask interrupt n to cores or not when interrupt n indicator on)register base offset.

**CIDU\_CORE\_NUM\_OFS** 0xC084

Static configuration core num register offset.

**CIDU\_INT\_NUM\_OFS** 0xC090

Static configuration external interrupt number register offset.

**CIDU\_CORE\_INT\_STATUS\_ADDR**(n) (unsigned long)((CIDU\_BASE) + (CIDU\_CORE\_INT\_STATUS\_OFS) + ((n) << 2))

Core n Inter Core Interrupt status register address.

**CIDU\_SEMAPHORE\_ADDR**(n) (unsigned long)((CIDU\_BASE) + (CIDU\_SEMAPHORE\_OFS) + ((n) << 2))  
Semaphore n register address.

**CIDU\_ICI\_SHADOW\_ADDR** (unsigned long)((CIDU\_BASE) + (CIDU\_ICI\_SHADOW\_OFS))  
ICI Interrupt source core ID and target core ID register address.

**CIDU\_INT\_INDICATOR\_ADDR**(n) (unsigned long)((CIDU\_BASE) + (CIDU\_INT\_INDICATOR\_OFS) + ((n) << 2))  
External interrupt n indicator register address.

**CIDU\_INT\_MASK\_ADDR**(n) (unsigned long)((CIDU\_BASE) + (CIDU\_INT\_MASK\_OFS) + ((n) << 2))  
External interrupt n mask (mask interrupt n to cores or not when interrupt n indicator on) register address.

**CIDU\_CORE\_NUM\_ADDR** (unsigned long)((CIDU\_BASE) + (CIDU\_CORE\_NUM\_OFS))  
Static configuration core num register address.

**CIDU\_INT\_NUM\_ADDR** (unsigned long)((CIDU\_BASE) + (CIDU\_INT\_NUM\_OFS))  
Static configuration external interrupt number register address.

**CIDU\_ICI\_SEND\_CORE\_ID\_POS** 16

## Functions

**\_\_STATIC\_FORCEINLINE uint32\_t CIDU\_GetCoreNum (void)**

Get core number in the cluster.

Indicate the static configuration core num in the cluster.

### Remark

- In a Nulcei multi-core system, each core has an identifiable serial number, the serial number starts from 0 and is continuous, also the number is static.
- CORE\_NUM register is read only.

### Returns

core number configured

**\_\_STATIC\_FORCEINLINE uint32\_t CIDU\_GetIntNum (void)**

Get external interrupt number.

Indicate the static configuration external interrupt number

### Remark

- INT\_NUM register is read only.

**Returns**

interrupt number configured

**External Interrupt Distribution Functions**

```
__STATIC_FORCEINLINE void CIDU_BroadcastExtInterrupt (uint32_t int_id, uint32_t to_cores)
```

```
__STATIC_FORCEINLINE uint32_t CIDU_GetBroadcastModeStatus (uint32_t int_id)
```

```
__STATIC_FORCEINLINE long CIDU_SetFirstClaimMode (uint32_t int_id, uint32_t core_id)
```

```
__STATIC_FORCEINLINE void CIDU_ResetFirstClaimMode (uint32_t int_id)
```

```
__STATIC_FORCEINLINE uint32_t CIDU_GetClaimStatus (uint32_t int_id)
```

*group* **External Interrupt Distribution Functions**

Functions that distribute external interrupts to cores.

**Functions**

```
__STATIC_FORCEINLINE void CIDU_BroadcastExtInterrupt (uint32_t int_id,
uint32_t to_cores)
```

Broadcast external interrupt to cores.

This function broadcasts external interrupt which id is int\_id to some/all target cores

**Remark**

- External IRQn ID(int\_id) is from the hard-wired perspective, which has an offset mapped to the ECLIC IRQn, see Interrupt Number Definition in <Device.h>
- By default on reset, only core 0 can receive interrupt which id is int\_id

**Parameters**

- **int\_id** – [in] external interrupt id
- **to\_cores** – [in] target cores which can receive interrupt, use bitwise inclusive or of CIDU\_RECEIVE\_INTERRUPT\_EN(core\_id)

```
__STATIC_FORCEINLINE uint32_t CIDU_GetBroadcastModeStatus (uint32_t int_id)
```

get broadcast mode status

Just query the INTn\_INDICATOR register value

**Remark**

- External IRQn ID(int\_id) is from the hard-wired perspective, which has an offset mapped to the ECLIC IRQn, see Interrupt Number Definition in <Device.h>
- By default on reset, only core 0 can receive interrupt which id is int\_id

**Parameters**

**int\_id** – [in] external interrupt id

**Returns**

INTn\_INDICATOR register value

**\_\_STATIC\_FORCEINLINE long CIDU\_SetFirstClaimMode (uint32\_t int\_id, uint32\_t core\_id)**

Let the first coming core to first claim the interrupt.

In external interrupt broadcast mode, make the first coming core to claim this interrupt and then can handle it.

**Remark**

- External IRQn ID(int\_id) is from the hard-wired perspective, which has an offset mapped to the ECLIC IRQn, see Interrupt Number Definition in <Device.h>.
- If it fails to claim the interrupt, it should quit the interrupt n's handler of all cores
- When a core claims the interrupt successfully and has handled it, it must call CIDU\_ResetFirstClaimMode to reset the claim.

**See also**

- CIDU\_BroadcastExtInterrupt
- CIDU\_ResetFirstClaimMode

**Parameters**

- **int\_id** – [in] external interrupt id
- **core\_id** – [in] core id that receive the interrupt

**Returns**

-1 if it fails to claim the interrupt, else it can continue to handle the interrupt

**\_\_STATIC\_FORCEINLINE void CIDU\_ResetFirstClaimMode (uint32\_t int\_id)**

Reset the claim mode mask.

Reset the claim mode mask by Writing the reset value (all 1) to it

**Remark**

- External IRQn ID(int\_id) is from the hard-wired perspective, which has an offset mapped to the ECLIC IRQn, see Interrupt Number Definition in <Device.h>
- When a core claims the interrupt successfully and handle it, it must call CIDU\_ResetFirstClaimMode to reset the claim

**See also**

- CIDU\_SetFirstClaimMode

**Parameters**

**int\_id** – [in] external interrupt id

**\_\_STATIC\_FORCEINLINE uint32\_t CIDU\_GetClaimStatus (uint32\_t int\_id)**

Get the claim mask status.

Get the claim mode status, each bit[n] indicates whether core n has claimed interrupt successfully, 1 means yes, 0 means no.

**Remark**

- External IRQn ID(int\_id) is from the hard-wired perspective, which has an offset mapped to the ECLIC IRQn, see Interrupt Number Definition in <Device.h>

**See also**

- CIDU\_ResetFirstClaimMode
- CIDU\_SetFirstClaimMode

**Parameters**

**int\_id** – [in] external interrupt id

**Returns**

claim mode register INTn\_MASK value

## Inter Core Interrupt Functions

```
__STATIC_FORCEINLINE void CIDU_TriggerInterCoreInt (uint32_t send_core_id,  
uint32_t recv_core_id)
```

```
__STATIC_FORCEINLINE uint32_t CIDU_QueryCoreIntSenderIdMask (uint32_t recv_core_id)
```

```
__STATIC_FORCEINLINE void CIDU_ClearInterCoreIntReq (uint32_t send_core_id,  
uint32_t recv_core_id)
```

### *group* Inter Core Interrupt Functions

Functions that implement Inter Core Interrupt mechanism.

Inter Core Interrupt (ICI) means that one core can send interrupt to another core in a multi-core cluster. CIDU ICI belongs to Internal Interrupt.

- CIDU ICI Interrupt ID is fixed to 16.

## Functions

```
__STATIC_FORCEINLINE void CIDU_TriggerInterCoreInt (uint32_t send_core_id,  
uint32_t recv_core_id)
```

Trigger interrupt to another core in a multi-core cluster.

When called by core `send_core_id`, CIDU will trigger ICI to core `recv_core_id` automatically. and core `recv_core_id` could query `CIDU_GetCoreIntSenderId` to know the sender.

### Remark

- The core `recv_core_id` need to call `CIDU_ClearInterCoreIntReq` to clear the corresponding bit/bits of its own `COREn_INT_STATUS`.
- It supports that multiple cores call `CIDU_TriggerInterCoreInt` simultaneously.

### See also

- `CIDU_GetCoreIntSenderId`
- `CIDU_ClearInterCoreIntReq`

### Parameters

- `send_core_id` – [in] the core id which want to send the inter core interrupt
- `recv_core_id` – [in] the core id which will receive the inter core interrupt

```
__STATIC_FORCEINLINE uint32_t CIDU_QueryCoreIntSenderMask (uint32_t recv_core_id)
```

Core `recv_core_id` queries out who sends inter core interrupt to itself.

In the ISR of ICI, receive core can query if `bit[n]` of this return value is 1, core `n` sends the current ICI, if `bit[m]` is 1, then core `m` also sends, etc.

#### Remark

- If the ICI ISR has finished the job, should call `CIDU_ClearInterCoreIntReq` to clear the IRQ

#### Parameters

**`recv_core_id`** – [in] the core id which receives the inter core interrupt

#### Returns

Value that shows sender core's ID `n` whose `bitn` is 1

```
__STATIC_FORCEINLINE void CIDU_ClearInterCoreIntReq (uint32_t send_core_id,
uint32_t recv_core_id)
```

Clear the corresponding bit/bits of ICI request triggered by sender core.

Core `recv_core_id` write 1 to clear the bit `send_core_id` of the core `recv_core_id`'s `COREn_INT_STATUS`.

#### Remark

- If the ICI ISR has finished the job of `send_core_id_n`'s ICI, then clear bit `send_core_id_n`; if it has finished `send_core_id_n` and `send_core_id_m`'s, then should clear both the bits, etc.

#### Parameters

- **`send_core_id`** – [in] the core id which wants to send the inter core interrupt
- **`recv_core_id`** – [in] the core id which will receive the inter core interrupt

## Semaphore Functions

```
__STATIC_FORCEINLINE uint32_t CIDU_GetSemaphoreStatus (uint32_t semph_n)
```

```
__STATIC_FORCEINLINE long CIDU_CheckSemaphoreAcquired (uint32_t semph_n,
uint32_t core_id)
```

```
__STATIC_FORCEINLINE long CIDU_AcquireSemaphore (uint32_t semph_n, uint32_t core_id)
```

```
__STATIC_FORCEINLINE void CIDU_AcquireSemaphore_Block (uint32_t semph_n,
uint32_t core_id)
```

```
__STATIC_FORCEINLINE void CIDU_ReleaseSemaphore (uint32_t semph_n)
```

### *group* Semaphore Functions

Functions that configure and use semaphores

Semaphore is very useful for multi-core cluster without SMP enable.

- All Cores in the cluster agree on using SEMAPHORE\_n register to protect a critical resource (an UART device for example).
- If Core n wants to access the critical resource, it should try to own the SEMPAPHORE\_n register, or else it can't access the critical resource.
- When the Core n owns the register SEMPAPHORE\_n and finishes the job related the critical resource, then it should release the register by writing all 1 to it.

### Functions

**\_\_STATIC\_FORCEINLINE uint32\_t CIDU\_GetSemaphoreStatus (uint32\_t semph\_n)**

Get SEMAPHOREn's value.

Just query the semaphore n's value

#### Parameters

**semph\_n** – [in] the semaphore id used to protect a critical resource

#### Returns

register SEMAPHOREn\_STATUS value

**\_\_STATIC\_FORCEINLINE long CIDU\_CheckSemaphoreAcquired (uint32\_t semph\_n, uint32\_t core\_id)**

check SEMAPHOREn's acquired status

Query that whether SEMAPHOREn has been acquired by one core successfully.

#### Remark

- When the core n owns the register SEMPAPHORE\_n and finishes the job related the critical resource, it should call CIDU\_ReleaseSemaphore to release it.

#### See also

- CIDU\_GetSemaphoreStatus
- CIDU\_ReleaseSemaphore

#### Parameters

- **semph\_n** – [in] the semaphore id used to protect a critical resource
- **core\_id** – [in] the core id that wants to access the critical resource



**Returns**

0 if core\_id has acquired this semaphore successfully, or else -1 if failed

**\_\_STATIC\_FORCEINLINE long CIDU\_AcquireSemaphore (uint32\_t semph\_n, uint32\_t core\_id)**

Acquire the SEMAPHOREn.

Acquire the SEMAPHOREn, and check the acquired status

**Remark**

- When the core n owns the register SEMPAPHORE\_n and finishes the job related the critical resource, it should call CIDU\_ReleaseSemaphore to release it.

**See also**

- CIDU\_CheckSemaphoreAcquired
- CIDU\_ReleaseSemaphore

**Parameters**

- **semph\_n** – [in] the semaphore id used to protect a critical resource
- **core\_id** – [in] the core id that wants to access the critical resource

**Returns**

0 if core\_id has acquired this semaphore successfully, or else -1 if failed

**\_\_STATIC\_FORCEINLINE void CIDU\_AcquireSemaphore\_Block (uint32\_t semph\_n, uint32\_t core\_id)**

Keep acquiring the SEMAPHOREn until it has acquired this semaphore successfully.

Query that whether SEMAPHOREn has been owned by one core successfully, if not, keep trying.

**Remark**

- Core n will block here acquiring, so take care that core should release the semaphore when related job done.

**See also**

- CIDU\_AcquireSemaphore
- CIDU\_ReleaseSemaphore

**Parameters**

- **semph\_n** – [in] the semaphore id used to protect a critical resource
- **core\_id** – [in] the core id that wants to access the critical resource

**\_\_STATIC\_FORCEINLINE void CIDU\_ReleaseSemaphore (uint32\_t semph\_n)**

Release the SEMAPHOREn.

Release the SEMAPHOREn by writing all 1 to SEMAPHOREn register.

#### Remark

- When the core finishes the job related to the critical resource, it should release the corresponding semaphore.

#### See also

- CIDU\_AcquireSemaphore\_Block

#### Parameters

**semph\_n** – [in] the semaphore id used to protect a critical resource

## 2.5.15 FPU Functions

### group FPU Functions

Functions that related to the RISC-V FPU (F and D extension).

Nuclei provided floating point unit by RISC-V F and D extension.

- **F extension** adds single-precision floating-point computational instructions compliant with the IEEE 754-2008 arithmetic standard, `__RISCV_FLEN = 32`. The F extension adds 32 floating-point registers, f0-f31, each 32 bits wide, and a floating-point control and status register fcsr, which contains the operating mode and exception status of the floating-point unit.
- **D extension** adds double-precision floating-point computational instructions compliant with the IEEE 754-2008 arithmetic standard. The D extension widens the 32 floating-point registers, f0-f31, to 64 bits, `__RISCV_FLEN = 64`

#### Defines

`__RISCV_FLEN` 64

`__get_FCSR()` [\\_\\_RV\\_CSR\\_READ](#) (page 75)([CSR\\_FCSR](#) (page 85))

Get FCSR CSR Register.

`__set_FCSR(val)` [\\_\\_RV\\_CSR\\_WRITE](#) (page 75)([CSR\\_FCSR](#) (page 85), (val))

Set FCSR CSR Register with val.

**\_\_get\_FRM()** *\_\_RV\_CSR\_READ* (page 75)(*CSR\_FRM* (page 85))

Get FRM CSR Register.

**\_\_set\_FRM(val)** *\_\_RV\_CSR\_WRITE* (page 75)(*CSR\_FRM* (page 85), (val))

Set FRM CSR Register with val.

**\_\_get\_FFLAGS()** *\_\_RV\_CSR\_READ* (page 75)(*CSR\_FFLAGS* (page 85))

Get FFLAGS CSR Register.

**\_\_set\_FFLAGS(val)** *\_\_RV\_CSR\_WRITE* (page 75)(*CSR\_FFLAGS* (page 85), (val))

Set FFLAGS CSR Register with val.

**\_\_enable\_FPU()**

Enable FPU Unit, and set state to initial.

**\_\_disable\_FPU()** *\_\_RV\_CSR\_CLEAR* (page 76)(*CSR\_MSTATUS* (page 91), *MSTATUS\_FS* (page 112))

Disable FPU Unit.

- We can save power by disable FPU Unit.
- When FPU Unit is disabled, any access to FPU related CSR registers and FPU instructions will cause illegal Instruction Exception.

**\_\_RV\_FLW**(freg, addr, ofs)

Load a single-precision value from memory into float point register freg using flw instruction.

The FLW instruction loads a single-precision floating point value from memory address (addr + ofs) into floating point register freg(f0-f31)

#### Remark

- FLW and FSW operations need to make sure the address is 4 bytes aligned, otherwise it will cause exception code 4(Load address misaligned) or 6 (Store/AMO address misaligned)
- FLW and FSW do not modify the bits being transferred; in particular, the payloads of non-canonical NaNs are preserved

#### Parameters

- **freg** – [in] The floating point register, eg. *FREG(0)* (page 127), f0
- **addr** – [in] The memory base address, 4 byte aligned required
- **ofs** – [in] a 12-bit immediate signed byte offset value, should be an const value

**\_\_RV\_FSW**(freg, addr, ofs)

Store a single-precision value from float point freg into memory using fsw instruction.

The FSW instruction stores a single-precision value from floating point register to memory

#### Remark

- FLW and FSW operations need to make sure the address is 4 bytes aligned, otherwise it will cause exception code 4(Load address misaligned) or 6 (Store/AMO address misaligned)
- FLW and FSW do not modify the bits being transferred; in particular, the payloads of non-canonical NaNs are preserved

#### Parameters

- **freg** – [in] The floating point register(f0-f31), eg. *FREG(0)* (page 127), f0
- **addr** – [in] The memory base address, 4 byte aligned required
- **ofs** – [in] a 12-bit immediate signed byte offset value, should be an const value

#### \_\_RV\_FLD(freg, addr, ofs)

Load a double-precision value from memory into float point register freg using fld instruction.

The FLD instruction loads a double-precision floating point value from memory address (addr + ofs) into floating point register freg(f0-f31)

#### Remark

- FLD and FSD operations need to make sure the address is 8 bytes aligned, otherwise it will cause exception code 4(Load address misaligned) or 6 (Store/AMO address misaligned)
- FLD and FSD do not modify the bits being transferred; in particular, the payloads of non-canonical NaNs are preserved.

#### Attention

- Function only available for double precision floating point unit, FLEN = 64

#### Parameters

- **freg** – [in] The floating point register, eg. *FREG(0)* (page 127), f0
- **addr** – [in] The memory base address, 8 byte aligned required
- **ofs** – [in] a 12-bit immediate signed byte offset value, should be an const value

#### \_\_RV\_FSD(freg, addr, ofs)

Store a double-precision value from float point freg into memory using fsd instruction.

The FSD instruction stores double-precision value from floating point register to memory

#### Remark

- FLD and FSD operations need to make sure the address is 8 bytes aligned, otherwise it will cause exception code 4(Load address misaligned) or 6 (Store/AMO address misaligned)
- FLD and FSD do not modify the bits being transferred; in particular, the payloads of non-canonical NaNs are preserved.

**Attention**

- Function only available for double precision floating point unit, FLEN = 64

**Parameters**

- **freg** – [in] The floating point register(f0-f31), eg. *FREG(0)* (page 127), f0
- **addr** – [in] The memory base address, 8 byte aligned required
- **ofs** – [in] a 12-bit immediate signed byte offset value, should be an const value

**\_\_RV\_FLOAD \_\_RV\_FLD** (page 654)

Load a float point value from memory into float point register freg using flw/fld instruction.

- For Single-Precision Floating-Point Mode(\_\_FPU\_PRESENT == 1, \_\_RISCV\_FLEN == 32): It will call *\_\_RV\_FLW* (page 653) to load a single-precision floating point value from memory to floating point register
- For Double-Precision Floating-Point Mode(\_\_FPU\_PRESENT == 2, \_\_RISCV\_FLEN == 64): It will call *\_\_RV\_FLD* (page 654) to load a double-precision floating point value from memory to floating point register

**Attention**

Function behaviour is different for \_\_FPU\_PRESENT = 1 or 2, please see the real function this macro represent

**\_\_RV\_FSTORE \_\_RV\_FSD** (page 654)

Store a float value from float point freg into memory using fsw/fsd instruction.

- For Single-Precision Floating-Point Mode(\_\_FPU\_PRESENT == 1, \_\_RISCV\_FLEN == 32): It will call *\_\_RV\_FSW* (page 653) to store floating point register into memory
- For Double-Precision Floating-Point Mode(\_\_FPU\_PRESENT == 2, \_\_RISCV\_FLEN == 64): It will call *\_\_RV\_FSD* (page 654) to store floating point register into memory

**Attention**

Function behaviour is different for \_\_FPU\_PRESENT = 1 or 2, please see the real function this macro represent

**SAVE\_FPU\_CONTEXT()**

Save FPU context into variables for interrupt nesting.

This macro is used to declare variables which are used for saving FPU context, and it will store the nessary fpu registers into these variables, it need to be used in a interrupt when in this interrupt fpu registers are used.

**Remark**

- It need to be used together with *RESTORE\_FPU\_CONTEXT* (page 656)

- Don't use variable names `__fpu_context` in your ISR code
- If your ISR code will use FPU registers, and this interrupt is nested. Then you can do it like this:

```
void eclic_mtip_handler(void)
{
    // !!!Interrupt is enabled here!!!
    // !!!Higher priority interrupt could nest it!!!

    // Necessary only when you need to use fpu registers
    // in this isr handler functions
    SAVE_FPU_CONTEXT();

    // put your own interrupt handling code here

    // pair of SAVE_FPU_CONTEXT()
    RESTORE_FPU_CONTEXT();
}
```

**RESTORE\_FPU\_CONTEXT()**

Restore necessary FPU registers from variables for interrupt nesting.

This macro is used to restore necessary FPU registers from pre-defined variables in *SAVE\_FPU\_CONTEXT* (page 655) macro.

**Remark**

- It needs to be used together with *SAVE\_FPU\_CONTEXT* (page 655)

**Typedefs**

```
typedef uint64_t rv_fpu_t
```

Type of FPU register, depends on the FLEN defined in RISC-V.

**2.5.16 PMP Functions**

Click [Nuclei PMP Unit<sup>31</sup>](#) to learn about Core PMP Unit in Nuclei ISA Spec.

```
__STATIC_INLINE rv_csr_t __get_PMPCFGx (uint32_t csr_idx)
```

```
__STATIC_INLINE void __set_PMPCFGx (uint32_t csr_idx, rv_csr_t pmpcfg)
```

```
__STATIC_INLINE uint8_t __get_PMPxCFG (uint32_t entry_idx)
```

```
__STATIC_INLINE void __set_PMPxCFG (uint32_t entry_idx, uint8_t pmpxcfg)
```

<sup>31</sup> [https://doc.nucleisys.com/nuclei\\_spec/isa/pmp.html](https://doc.nucleisys.com/nuclei_spec/isa/pmp.html)

```
__STATIC_INLINE rv_csr_t __get_PMPADDRx (uint32_t csr_idx)
```

```
__STATIC_INLINE void __set_PMPADDRx (uint32_t csr_idx, rv_csr_t pmpaddr)
```

```
__STATIC_INLINE void __set_PMPENTRYx (uint32_t entry_idx, const pmp_config *pmp_cfg)
```

```
__STATIC_INLINE int __get_PMPENTRYx (unsigned int entry_idx, pmp_config *pmp_cfg)
```

```
struct pmp_config
```

### group PMP Functions

Functions that related to the RISC-V Physical Memory Protection.

Optional physical memory protection (PMP) unit provides per-hart machine-mode control registers to allow physical memory access privileges (read, write, execute) to be specified for each physical memory region.

The PMP can support region access control settings as small as four bytes.

## Functions

```
__STATIC_INLINE rv_csr_t __get_PMPCFGx (uint32_t csr_idx)
```

Get PMPCFGx Register by csr index.

Return the content of the PMPCFGx Register.

### Remark

- For RV64, only csr\_idx = 0 and csr\_idx = 2 is allowed. pmpcfg0 and pmpcfg2 hold the configurations for the 16 PMP entries, pmpcfg1 and pmpcfg3 are illegal
- For RV32, pmpcfg0–pmpcfg3, hold the configurations pmp0cfg–pmp15cfg for the 16 PMP entries

### Parameters

**csr\_idx** – [in] PMPCFG CSR index(0-3)

### Returns

PMPCFGx Register value

```
__STATIC_INLINE void __set_PMPCFGx (uint32_t csr_idx, rv_csr_t pmpcfg)
```

Set PMPCFGx by csr index.

Write the given value to the PMPCFGx Register.

### Remark

- For RV64, only `csr_idx = 0` and `csr_idx = 2` is allowed. `pmpcfg0` and `pmpcfg2` hold the configurations for the 16 PMP entries, `pmpcfg1` and `pmpcfg3` are illegal
- For RV32, `pmpcfg0–pmpcfg3`, hold the configurations `pmp0cfg–pmp15cfg` for the 16 PMP entries

**Parameters**

- **`csr_idx`** – [in] PMPCFG CSR index(0-3)
- **`pmpcfg`** – [in] PMPCFGx Register value to set

**`__STATIC_INLINE uint8_t __get_PMPxCFG (uint32_t entry_idx)`**

Get 8bit PMPxCFG Register by PMP entry index.

Return the content of the PMPxCFG Register.

**Parameters**

**`entry_idx`** – [in] PMP region index(0-15)

**Returns**

PMPxCFG Register value

**`__STATIC_INLINE void __set_PMPxCFG (uint32_t entry_idx, uint8_t pmpxcfg)`**

Set 8bit PMPxCFG by pmp entry index.

Set the given `pmpxcfg` value to the PMPxCFG Register.

**Remark**

- For RV32, 4 `pmpxcfgs` are densely packed into one CSR in order For RV64, 8 `pmpxcfgs` are densely packed into one CSR in order

**Parameters**

- **`entry_idx`** – [in] PMPx region index(0-15)
- **`pmpxcfg`** – [in] PMPxCFG register value to set

**`__STATIC_INLINE rv_csr_t __get_PMPADDRx (uint32_t csr_idx)`**

Get PMPADDRx Register by CSR index.

Return the content of the PMPADDRx Register.

**Parameters**

**`csr_idx`** – [in] PMP region CSR index(0-15)

**Returns**

PMPADDRx Register value

**`__STATIC_INLINE void __set_PMPADDRx (uint32_t csr_idx, rv_csr_t pmpaddr)`**

Set PMPADDRx by CSR index.

Write the given value to the PMPADDRx Register.



**Parameters**

- **csr\_idx** – [in] PMP region CSR index(0-15)
- **pmpaddr** – [in] PMPADDRx Register value to set

```
__STATIC_INLINE void __set_PMPENTRYx (uint32_t entry_idx, const pmp_config *pmp_cfg)
```

Set PMP entry by entry idx.

Write the given value to the PMPxCFG Register and PMPADDRx.

**Remark**

- If the size of memory region is  $2^{12}$ (4KB) range, pmp\_cfg->order makes 12, and the like.
- Suppose the size of memory region is  $2^X$  bytes range, if  $X \geq 3$ , the NA4 mode is not selectable, NAPOT is selected.
- TOR of A field in PMP configuration register is not considered here.

**Parameters**

- **entry\_idx** – [in] PMP entry index(0-15)
- **pmp\_cfg** – [in] structure of L, X, W, R field of PMP configuration register, memory region base address and size of memory region as power of 2

```
__STATIC_INLINE int __get_PMPENTRYx (unsigned int entry_idx, pmp_config *pmp_cfg)
```

Get PMP entry by entry idx.

Write the given value to the PMPxCFG Register and PMPADDRx.

**Remark**

- If the size of memory region is  $2^{12}$ (4KB) range, pmp\_cfg->order makes 12, and the like.
- TOR of A field in PMP configuration register is not considered here.

**Parameters**

- **entry\_idx** – [in] PMP entry index(0-15)
- **pmp\_cfg** – [out] structure of L, X, W, R, A field of PMP configuration register, memory region base address and size of memory region as power of 2

**Returns**

-1 failure, else 0 success

```
struct pmp_config
```

```
#include <core_feature_pmp.h>
```

## 2.5.17 SPMP/sMPU Functions

Click [TEE Introduction](#)<sup>32</sup> to learn about Core sPMP/sMPU Unit in Nuclei ISA Spec.

typedef *spmp\_config* (page 660) **smpu\_config**

```
__STATIC_INLINE rv_csr_t __get_sPMPCFGx (uint32_t csr_idx)

__STATIC_INLINE void __set_sPMPCFGx (uint32_t csr_idx, rv_csr_t smpcfg)

__STATIC_INLINE uint8_t __get_sPMPxCFG (uint32_t entry_idx)

__STATIC_INLINE void __set_sPMPxCFG (uint32_t entry_idx, uint8_t smpxcfg)

__STATIC_INLINE rv_csr_t __get_sPMPADDRx (uint32_t csr_idx)

__STATIC_INLINE void __set_sPMPADDRx (uint32_t csr_idx, rv_csr_t smpaddr)

__STATIC_INLINE void __set_sPMPENTRYx (uint32_t entry_idx, const spmp_config *spmp_cfg)

__STATIC_INLINE int __get_sPMPENTRYx (unsigned int entry_idx, spmp_config *spmp_cfg)

__STATIC_INLINE void __set_SMPUSWITCHx (uint64_t val)

__STATIC_INLINE uint64_t __get_SMPUSWITCHx (void)

__get_SMPUCFGx __get_sPMPCFGx

__set_SMPUCFGx __set_sPMPCFGx

__get_SMPUxCFG __get_sPMPxCFG

__set_SMPUxCFG __set_sPMPxCFG

__get_SMPUADDRx __get_sPMPADDRx

__set_SMPUADDRx __set_sPMPADDRx

__set_SMPUENTRYx __set_sPMPENTRYx

__get_SMPUENTRYx __get_sPMPENTRYx
```

---

<sup>32</sup> [https://doc.nucleisys.com/nuclei\\_spec/isa/tee.html](https://doc.nucleisys.com/nuclei_spec/isa/tee.html)

struct **smp\_config**

#### group **sPMP or sMPU Functions**

Functions that related to the RISC-V supervisor-mode Physical Memory Protection.

Optional supervisor physical memory protection (sPMP) unit provides per-hart supervisor-mode control registers to allow physical memory access privileges (read, write, execute) to be specified for each physical memory region. The sPMP values are checked after the physical address to be accessed pass PMP checks described in the RISC-V privileged spec.

Like PMP, the sPMP can supports region access control settings as small as four bytes.

#### Defines

**\_\_get\_SMPUCFGx \_\_get\_sPMPCFGx**

**\_\_set\_SMPUCFGx \_\_set\_sPMPCFGx**

**\_\_get\_SMPUxCFG \_\_get\_sPMPxCFG**

**\_\_set\_SMPUxCFG \_\_set\_sPMPxCFG**

**\_\_get\_SMPUADDRx \_\_get\_sPMPADDRx**

**\_\_set\_SMPUADDRx \_\_set\_sPMPADDRx**

**\_\_set\_SMPENTRYx \_\_set\_sPMPENTRYx**

**\_\_get\_SMPENTRYx \_\_get\_sPMPENTRYx**

#### Typedefs

typedef *smp\_config* (page 660) **smpu\_config**

sPMP has upgraded to S-mode Memory Protection Unit, renamed as SMPU, but still share the apis with sPMP's

#### Functions

**\_\_STATIC\_INLINE rv\_csr\_t \_\_get\_sPMPCFGx (uint32\_t csr\_idx)**

Get sPMPCFGx Register by csr index.

Return the content of the sPMPCFGx Register.

**Remark**

- For RV64, only `csr_idx = 0` and `csr_idx = 2` is allowed. `spmpcfg0` and `spmpcfg2` hold the configurations for the 16 sPMP entries, `spmpcfg1` and `spmpcfg3` are illegal
- For RV32, `spmpcfg0`–`spmpcfg3`, hold the configurations `spmp0cfg`–`spmp15cfg` for the 16 sPMP entries

**Parameters**

**csr\_idx** – [in] sPMPCFG CSR index(0-3)

**Returns**

sPMPCFGx Register value

```
__STATIC_INLINE void __set_sPMPCFGx (uint32_t csr_idx, rv_csr_t spmpcfg)
```

Set sPMPCFGx by csr index.

Write the given value to the sPMPCFGx Register.

**Remark**

- For RV64, only `csr_idx = 0` and `csr_idx = 2` is allowed. `spmpcfg0` and `spmpcfg2` hold the configurations for the 16 sPMP entries, `spmpcfg1` and `spmpcfg3` are illegal
- For RV32, `spmpcfg0`–`spmpcfg3`, hold the configurations `spmp0cfg`–`spmp15cfg` for the 16 sPMP entries

**Parameters**

- **csr\_idx** – [in] sPMPCFG CSR index(0-3)

- **spmpcfg** – [in] sPMPCFGx Register value to set

```
__STATIC_INLINE uint8_t __get_sPMPxCFG (uint32_t entry_idx)
```

Get 8bit sPMPxCFG Register by sPMP entry index.

Return the content of the sPMPxCFG Register.

**Parameters**

**entry\_idx** – [in] sPMP region index(0-15)

**Returns**

sPMPxCFG Register value

```
__STATIC_INLINE void __set_sPMPxCFG (uint32_t entry_idx, uint8_t smpxcfg)
```

Set 8bit sPMPxCFG by smp entry index.

Set the given smpxcfg value to the sPMPxCFG Register.

**Remark**

- For RV32, 4 smpxcfgs are densely packed into one CSR in order For RV64, 8 smpxcfgs are densely packed into one CSR in order

#### Parameters

- **entry\_idx** – [in] sPMPx region index(0-15)
- **smpxcfg** – [in] sPMPxCFG register value to set

**\_\_STATIC\_INLINE rv\_csr\_t \_\_get\_sPMPADDRx (uint32\_t csr\_idx)**

Get sPMPADDRx Register by CSR index.

Return the content of the sPMPADDRx Register.

#### Parameters

- **csr\_idx** – [in] sPMP region CSR index(0-15)

#### Returns

sPMPADDRx Register value

**\_\_STATIC\_INLINE void \_\_set\_sPMPADDRx (uint32\_t csr\_idx, rv\_csr\_t smpaddr)**

Set sPMPADDRx by CSR index.

Write the given value to the sPMPADDRx Register.

#### Parameters

- **csr\_idx** – [in] sPMP region CSR index(0-15)
- **smpaddr** – [in] sPMPADDRx Register value to set

**\_\_STATIC\_INLINE void \_\_set\_sPMPENTRYx (uint32\_t entry\_idx, const smp\_config \*smp\_cfg)**

Set sPMP entry by entry idx.

Write the given value to the sPMPxCFG Register and sPMPADDRx.

#### Remark

- If the size of memory region is  $2^{12}$ (4KB) range, smp\_cfg->order makes 12, and the like.
- Suppose the size of memory region is  $2^X$  bytes range, if  $X \geq 3$ , the NA4 mode is not selectable, NAPOT is selected.
- TOR of A field in sPMP configuration register is not considered here.

#### Parameters

- **entry\_idx** – [in] sPMP entry index(0-15)
- **smp\_cfg** – [in] structure of L,U,X,W,R field of sPMP configuration register, memory region base address and size of memory region as power of 2

```
__STATIC_INLINE int __get_sMPENTRYx (unsigned int entry_idx, smp_cfg *smp_cfg)
```

Get sMP entry by entry idx.

Write the given value to the sMPxCFG Register and sMPADDRx.

#### Remark

- If the size of memory region is  $2^{12}$ (4KB) range, smp\_cfg->order makes 12, and the like.
- TOR of A field in PMP configuration register is not considered here.

#### Parameters

- **entry\_idx** – [in] sMP entry index(0-15)
- **smp\_cfg** – [out] structure of L, U, X, W, R, A field of sMP configuration register, memory region base address and size of memory region as power of 2

#### Returns

-1 failure, else 0 success

```
__STATIC_INLINE void __set_SMPUSWITCHx (uint64_t val)
```

Set SMPU each entry's on/off status.

Write the given value to the SMPUSWITCHx Register.

#### Remark

- Each bit of this register holds on/off status of the corresponding SMPU entry respectively.
- An SMPU entry is activated only when both corresponding bits in smpuswitch and A field of smpucfg are set. (i.e., smpuswitch[i] & smpu[i]cfg.A).

#### Parameters

**val** – [in] activate each entry(max to 64) or not

```
__STATIC_INLINE uint64_t __get_SMPUSWITCHx (void)
```

Get SMPU each entry's on/off status.

Get the value of the SMPUSWITCHx Register.

#### Remark

- Each bit of this register holds on/off status of the corresponding SMPU entry respectively.
- An SMPU entry is activated only when both corresponding bits in smpuswitch and A field of smpucfg are set. (i.e., smpuswitch[i] & smpu[i]cfg.A).

```

struct spmp_config
    #include <core_feature_spmp.h>

```

## 2.5.18 PMA Functions

```

__STATIC_FORCEINLINE long PMA_SetRegion (unsigned long entry_idx, pma_config *pma_cfg)

__STATIC_FORCEINLINE long PMA_GetRegion (unsigned long entry_idx, pma_config *pma_cfg)

__STATIC_FORCEINLINE long PMA_SetRegion_S (unsigned long entry_idx, pma_config *pma_cfg)

__STATIC_FORCEINLINE long PMA_GetRegion_S (unsigned long entry_idx, pma_config *pma_cfg)

__STATIC_FORCEINLINE void PMA_EnableHwDevRegion (unsigned long entry_idx)

__STATIC_FORCEINLINE void PMA_DisableHwDevRegion (unsigned long entry_idx)

__STATIC_FORCEINLINE void PMA_EnableHwNCRegion (unsigned long entry_idx)

__STATIC_FORCEINLINE void PMA_DisableHwNCRegion (unsigned long entry_idx)

__STATIC_FORCEINLINE void PMA_EnableHwCARegion (unsigned long entry_idx)

__STATIC_FORCEINLINE void PMA_DisableHwCARegion (unsigned long entry_idx)

PMA_REGION_TYPE_SECSHARE (1UL << 3)

PMA_REGION_TYPE_NC (1UL << 2)

PMA_REGION_TYPE_DEV (1UL << 1)

PMA_REGION_TYPE_CA (0)

PMA_REGION_ENA (1UL << 0)

PMA_REGION_DIS (0)

struct pma_config

```

### *group* **PMA Functions**

Functions that set/disable/enable different attribute type(Device/Non-Cacheable/Cacheable) memory regions, or get region info.

Nuclei provide Physical Memory Attribute(PMA) to define the attribute of memory.PMA will affect CPU access memory behavior.

PMA are split into three attributes:

- Device(abbreviated as 'DEV') Attribute
- Non-Cacheable(abbreviated as 'NC') Attribute
- Cacheable(abbreviated as 'CA') Attribute And correspondingly, the whole memory region are split into three regions: DEV Region/NC Region/CA Region

Hardware provide some software CSR to set the pma by `mattri(n)_base/mattri(n)_mask/sattri(n)_base/sattri(n)_mask`

Hardware defined PMA regions(up to 8 DEV/NC/CA regions) can be disable or enable by CSR `mmacro_dev_en/mmmacro_noc_en/mmmacro_ca_en`

### **Defines**

**PMA\_REGION\_TYPE\_SECSHARE** (1UL << 3)

Set this region shareable between secure world and non-secure world, or else default is invalid.

**PMA\_REGION\_TYPE\_NC** (1UL << 2)

Set this region Non-Cacheable, or else default is invalid.

**PMA\_REGION\_TYPE\_DEV** (1UL << 1)

Set this region Device, or else default is invalid.

**PMA\_REGION\_TYPE\_CA** (0)

Set this region Cacheable, which is default.

**PMA\_REGION\_ENA** (1UL << 0)

Enable this region, then the region type will take effect.

**PMA\_REGION\_DIS** (0)

Disable this region.

### **Functions**

**\_\_STATIC\_FORCEINLINE long PMA\_SetRegion (unsigned long entry\_idx,  
pma\_config \*pma\_cfg)**

Configure one region in machine mode.

Set the region(0-n) info of base address/region type/region size/enable status



**Remark**

- The entry\_idx(0-n) depends on number of paired mattri(n)\_mask and mattri(n)\_base, refer to Nuclei ISA specifications
- Not all the entry\_idx(0-n) could set to all the types freely, refer to Nuclei ISA specifications
- The mattri(n)\_mask must be written first, before mattri(n)\_base, which the api takes care of.
- The higher bits of mattri(n)\_mask should be continuously 1, the remaining lower bits should be all 0 and the number (N) of 0 means the size of this region( $2^N$  bytes)
- Region granularity is 4KB, so the low 12-bits of mattri(n)\_mask must be 0, which the api takes care of
- The regions can be overlapped as the priority: Non-Cacheable > Cacheable > Device, but especially be careful not to overlap software's instruction/data sections by Device, or overlap Device(like uart) memory by Cacheable

**Parameters**

- **entry\_idx** – [in] Index(0-n) of paired mattri(n)\_mask and mattri(n)\_base
- **pma\_cfg** – [in] Region info to configure

**Returns**

-1 failure, else 0 success

```
__STATIC_FORCEINLINE long PMA_GetRegion (unsigned long entry_idx,  
pma_config *pma_cfg)
```

Get the region info in machine mode.

Read the region(0-n) info of base address/region type/region size/enable status

**Remark**

- entry\_idx(0-n) depends on number of paired mattri(n)\_mask and mattri(n)\_base, refer to Nuclei ISA specifications
- Not all the entry\_idx(0-n) could set to all the types freely, refer to Nuclei ISA specifications

**Parameters**

- **entry\_idx** – [in] Index(0-n) of paired mattri(n)\_mask and mattri(n)\_base
- **pma\_cfg** – [out] Region info read

**Returns**

0 if success, else -1

```
__STATIC_FORCEINLINE long PMA_SetRegion_S (unsigned long entry_idx,  
pma_config *pma_cfg)
```

Configure one region for Secure S-Mode world to share with Non-Secure S-Mode world.

Set the region(0-7) info of base address/region size/enable status

**Remark**

- `sattri(n)_mask` must be written first, before `sattri(n)_base`, which the api takes care of
- The higher bits of `sattri(n)_mask` should be continuously 1, the remaining lower bits should be all 0 and the number (N) of 0 means the size of this region( $2^N$  bytes)
- Region granularity is 4KB, so the low 12-bits of `sattri(n)_mask` must be 0, which the api takes care of
- Unlike `mattri(n)_base`, there's no DEV Region/NC Region/CA Region type

**Parameters**

- **entry\_idx** – [in] Index(0-7) of paired `sattri(n)_mask` and `sattri(n)_base`
- **pma\_cfg** – [in] Region info to configure

**Returns**

0 if success, else -1

**\_\_STATIC\_FORCEINLINE long PMA\_GetRegion\_S (unsigned long entry\_idx, pma\_config \*pma\_cfg)**

Get the region info of Secure S-Mode world sharing with Non-Secure S-Mode world.

Read the region(0-7) info of base address/region size/enable status

**Remark**

- Unlike `mattri(n)_base`, there's no DEV Region/NC Region/CA Region type

**Parameters**

- **entry\_idx** – [in] Index(0-7) of paired `sattri(n)_mask` and `sattri(n)_base`
- **pma\_cfg** – [out] Region info read

**Returns**

0 if success, else -1

**\_\_STATIC\_FORCEINLINE void PMA\_EnableHwDevRegion (unsigned long entry\_idx)**

Enable hardware defined Device regions.

Enable Device region by corresponding index

**Remark**

- This function can be called in M-Mode only.
- When there is no `entry_idx`, this field is tied to 0
- For each region entry's address/size/attribute detail refers to RTL Configuration Stage

- The regions can be overlapped as the priority: Non-Cacheable > Cacheable > Device, but especially be careful not to overlap software's instruction/data sections by Device, or overlap Device(like uart) memory by Cacheable

#### See also

- PMA\_DisableHwDevRegion

#### Parameters

**entry\_idx** – [in] Index(0-7)

**\_\_STATIC\_FORCEINLINE void PMA\_DisableHwDevRegion (unsigned long entry\_idx)**

Disable hardware defined Device regions.

Disable Device region by corresponding index

#### Remark

- This function can be called in M-Mode only.
- When there is no entry\_idx, this field is tied to 0
- For each region entry's address/size/attribute detail refers to RTL Configuration Stage
- The regions can be overlapped as the priority: Non-Cacheable > Cacheable > Device, but especially be careful not to overlap software's instruction/data sections by Device, or overlap Device(like uart) memory by Cacheable

#### See also

- PMA\_EnableHwDevRegion

#### Parameters

**entry\_idx** – [in] Index(0-7)

**\_\_STATIC\_FORCEINLINE void PMA\_EnableHwNCRegion (unsigned long entry\_idx)**

Enable hardware defined Non-Cacheable regions.

Enable Non-Cacheable region by corresponding index

#### Remark

- This function can be called in M-Mode only.

- When there is no entry\_idx, this field is tied to 0
- For each region entry's address/size/attribute detail refers to RTL Configuration Stage
- The regions can be overlapped as the priority: Non-Cacheable > Cacheable > Device, but especially be careful not to overlap software's instruction/data sections by Device, or overlap Device(like uart) memory by Cacheable

#### See also

- PMA\_DisableHwNCRegion

#### Parameters

**entry\_idx** – [in] Index(0-7)

**\_\_STATIC\_FORCEINLINE void PMA\_DisableHwNCRegion (unsigned long entry\_idx)**

Disable hardware defined Non-Cacheable regions.

Disable Non-Cacheable region by corresponding index

#### Remark

- This function can be called in M-Mode only.
- When there is no entry\_idx, this field is tied to 0
- For each region entry's address/size/attribute detail refers to RTL Configuration Stage
- The regions can be overlapped as the priority: Non-Cacheable > Cacheable > Device, but especially be careful not to overlap software's instruction/data sections by Device, or overlap Device(like uart) memory by Cacheable

#### See also

- PMA\_EnableHwNCRegion

#### Parameters

**entry\_idx** – [in] Index(0-7)

**\_\_STATIC\_FORCEINLINE void PMA\_EnableHwCARegion (unsigned long entry\_idx)**

Enable hardware defined Cacheable regions.

Enable Cacheable region by corresponding index

#### Remark

- This function can be called in M-Mode only.
- When there is no entry\_idx, this field is tied to 0
- For each region entry's address/size/attribute detail refers to RTL Configuration Stage
- The regions can be overlapped as the priority: Non-Cacheable > Cacheable > Device, but especially be careful not to overlap software's instruction/data sections by Device, or overlap Device(like uart) memory by Cacheable

#### See also

- PMA\_DisableHwCARegion

#### Parameters

**entry\_idx** – [in] Index(0-7)

**\_\_STATIC\_FORCEINLINE void PMA\_DisableHwCARegion (unsigned long entry\_idx)**

Disable hardware defined Cacheable regions.

Disable Cacheable region by corresponding index

#### Remark

- This function can be called in M-Mode only.
- When there is no entry\_idx, this field is tied to 0
- For each region entry's address/size/attribute detail refers to RTL Configuration Stage
- The regions can be overlapped as the priority: Non-Cacheable > Cacheable > Device, but especially be careful not to overlap software's instruction/data sections by Device, or overlap Device(like uart) memory by Cacheable

#### See also

- PMA\_EnableHwCARegion

#### Parameters

**entry\_idx** – [in] Index(0-7)

struct **pma\_config**

*#include <core\_feature\_pma.h>*

## 2.5.19 Cache Functions

### General

enum **CCM\_OP\_FINFO\_Type**

*Values:*

enumerator **CCM\_OP\_SUCCESS**

enumerator **CCM\_OP\_EXCEED\_ERR**

enumerator **CCM\_OP\_PERM\_CHECK\_ERR**

enumerator **CCM\_OP\_REFILL\_BUS\_ERR**

enumerator **CCM\_OP\_ECC\_ERR**

enum **CCM\_CMD\_Type**

*Values:*

enumerator **CCM\_DC\_INVALID**

enumerator **CCM\_DC\_WB**

enumerator **CCM\_DC\_WBINVAL**

enumerator **CCM\_DC\_LOCK**

enumerator **CCM\_DC\_UNLOCK**

enumerator **CCM\_DC\_WBINVAL\_ALL**

enumerator **CCM\_DC\_WB\_ALL**

enumerator **CCM\_DC\_INVALID\_ALL**

enumerator **CCM\_IC\_INVALID**

enumerator **CCM\_IC\_LOCK**

enumerator **CCM\_IC\_UNLOCK**

enumerator **CCM\_IC\_INVALID\_ALL**

```
__STATIC_FORCEINLINE void EnableSUCCM (void)
```

```
__STATIC_FORCEINLINE void DisableSUCCM (void)
```

```
__STATIC_FORCEINLINE void FlushPipeCCM (void)
```

```
CCM_SUEN_SUEN_Msk (0xFFFFFFFFFFFFFFFFFUL)
```

```
struct CacheInfo_Type
```

### group Cache Functions

Functions that configure Instruction and Data Cache.

Nuclei provide Cache Control and Maintenance (CCM) for software to control and maintain the internal L1 I/D Cache of the RISC-V Core, software can manage the cache flexibly to meet the actual application scenarios.

The CCM operations have 3 types: by single address, by all and flush pipeline. The CCM operations are done via CSR registers, M/S/U mode has its own CSR registers to do CCM operations. By default, CCM operations are not allowed in S/U mode, you can execute EnableSUCCM in M-Mode to enable it.

- API names started with M<operations>, such as MInvalICacheLine must be called in M-Mode only.
- API names started with S<operations>, such as SInvalICacheLine should be called in S-Mode.
- API names started with U<operations>, such as UInvalICacheLine should be called in U-Mode.

### Defines

```
CCM_SUEN_SUEN_Msk (0xFFFFFFFFFFFFFFFFFUL)
```

CSR CCM\_SUEN: SUEN Mask.

### Enums

```
enum CCM_OP_FINFO_Type
```

Cache CCM Operation Fail Info.

*Values:*

```
enumerator CCM_OP_SUCCESS
```

Lock Succeed.

```
enumerator CCM_OP_EXCEED_ERR
```

Exceed the the number of lockable ways (N-Way I/D-Cache, lockable is N-1)

```
enumerator CCM_OP_PERM_CHECK_ERR
```

PMP/sPMP/Page-Table X(I-Cache)/R(D-Cache) permission check failed, or belong to Device/Non-Cacheable address range.

enumerator **CCM\_OP\_REFILL\_BUS\_ERR**

Refill has Bus Error.

enumerator **CCM\_OP\_ECC\_ERR**

Deprecated, ECC Error, this error code is removed in later Nuclei CCM RTL design, please don't use it.

enum **CCM\_CMD\_Type**

Cache CCM Command Types.

*Values:*

enumerator **CCM\_DC\_INVALID**

Unlock and invalidate D-Cache line specified by CSR CCM\_XBEGINADDR.

enumerator **CCM\_DC\_WB**

Flush the specific D-Cache line specified by CSR CCM\_XBEGINADDR.

enumerator **CCM\_DC\_WBINVAL**

Unlock, flush and invalidate the specific D-Cache line specified by CSR CCM\_XBEGINADDR.

enumerator **CCM\_DC\_LOCK**

Lock the specific D-Cache line specified by CSR CCM\_XBEGINADDR.

enumerator **CCM\_DC\_UNLOCK**

Unlock the specific D-Cache line specified by CSR CCM\_XBEGINADDR.

enumerator **CCM\_DC\_WBINVAL\_ALL**

Unlock and flush and invalidate all the valid and dirty D-Cache lines.

enumerator **CCM\_DC\_WB\_ALL**

Flush all the valid and dirty D-Cache lines.

enumerator **CCM\_DC\_INVALID\_ALL**

Unlock and invalidate all the D-Cache lines.

enumerator **CCM\_IC\_INVALID**

Unlock and invalidate I-Cache line specified by CSR CCM\_XBEGINADDR.

enumerator **CCM\_IC\_LOCK**

Lock the specific I-Cache line specified by CSR CCM\_XBEGINADDR.

enumerator **CCM\_IC\_UNLOCK**

Unlock the specific I-Cache line specified by CSR CCM\_XBEGINADDR.

enumerator **CCM\_IC\_INVALID\_ALL**

Unlock and invalidate all the I-Cache lines.



## Functions

### **\_\_STATIC\_FORCEINLINE void EnableSUCCM (void)**

Enable CCM operation in Supervisor/User Mode.

This function enable CCM operation in Supervisor/User Mode. If enabled, CCM operations in supervisor/user mode will be allowed.

#### Remark

- This function can be called in M-Mode only.

#### See also

- DisableSUCCM

### **\_\_STATIC\_FORCEINLINE void DisableSUCCM (void)**

Disable CCM operation in Supervisor/User Mode.

This function disable CCM operation in Supervisor/User Mode. If not enabled, CCM operations in supervisor/user mode will trigger a *illegal intruction* exception.

#### Remark

- This function can be called in M-Mode only.

#### See also

- EnableSUCCM

### **\_\_STATIC\_FORCEINLINE void FlushPipeCCM (void)**

Flush pipeline after CCM operation.

This function is used to flush pipeline after CCM operations on Cache, it will ensure latest instructions or data can be seen by pipeline.

#### Remark

- This function can be called in M/S/U-Mode only.

```
struct CacheInfo_Type
```

```
    #include <core_feature_cache.h> Cache Information Type.
```

## I-Cache Functions

```
__STATIC_FORCEINLINE int32_t ICachePresent (void)
```

```
__STATIC_FORCEINLINE void EnableICache (void)
```

```
__STATIC_FORCEINLINE void DisableICache (void)
```

```
__STATIC_FORCEINLINE void EnableICacheECC (void)
```

```
__STATIC_FORCEINLINE void DisableICacheECC (void)
```

```
__STATIC_FORCEINLINE int32_t GetICacheInfo (CacheInfo_Type *info)
```

```
__STATIC_FORCEINLINE void MInvalidCacheLine (unsigned long addr)
```

```
__STATIC_FORCEINLINE void MInvalidCacheLines (unsigned long addr, unsigned long cnt)
```

```
__STATIC_FORCEINLINE void SInvalidCacheLine (unsigned long addr)
```

```
__STATIC_FORCEINLINE void SInvalidCacheLines (unsigned long addr, unsigned long cnt)
```

```
__STATIC_FORCEINLINE void UInvalidCacheLine (unsigned long addr)
```

```
__STATIC_FORCEINLINE void UInvalidCacheLines (unsigned long addr, unsigned long cnt)
```

```
__STATIC_FORCEINLINE unsigned long MLockICacheLine (unsigned long addr)
```

```
__STATIC_FORCEINLINE unsigned long MLockICacheLines (unsigned long addr,  
unsigned long cnt)
```

```
__STATIC_FORCEINLINE unsigned long SLockICacheLine (unsigned long addr)
```

```
__STATIC_FORCEINLINE unsigned long SLockICacheLines (unsigned long addr,  
unsigned long cnt)
```

```
__STATIC_FORCEINLINE unsigned long ULockICacheLine (unsigned long addr)
```

```
__STATIC_FORCEINLINE unsigned long ULockICacheLines (unsigned long addr,
unsigned long cnt)
```

```
__STATIC_FORCEINLINE void MUnlockICacheLine (unsigned long addr)
```

```
__STATIC_FORCEINLINE void MUnlockICacheLines (unsigned long addr, unsigned long cnt)
```

```
__STATIC_FORCEINLINE void SUnlockICacheLine (unsigned long addr)
```

```
__STATIC_FORCEINLINE void SUnlockICacheLines (unsigned long addr, unsigned long cnt)
```

```
__STATIC_FORCEINLINE void UUnlockICacheLine (unsigned long addr)
```

```
__STATIC_FORCEINLINE void UUnlockICacheLines (unsigned long addr, unsigned long cnt)
```

```
__STATIC_FORCEINLINE void MInvalidCache (void)
```

```
__STATIC_FORCEINLINE void SInvalidCache (void)
```

```
__STATIC_FORCEINLINE void UInvalidCache (void)
```

#### *group* **I-Cache Functions**

Functions that configure Instruction Cache.

#### **Functions**

```
__STATIC_FORCEINLINE int32_t ICachePresent (void)
```

Check ICache Unit Present or Not.

This function check icache unit present or not via mcfg\_info csr

#### **Remark**

- This function might not work for some old nuclei processors
- Please make sure the version of your nuclei processor contain ICACHE bit in mcfg\_info

#### **Returns**

1 if present otherwise 0

```
__STATIC_FORCEINLINE void EnableICache (void)
```

Enable ICache.

This function enable I-Cache

**Remark**

- This function can be called in M-Mode only.
- This *CSR\_MCACHE\_CTL* (page 106) register control I Cache enable.

**See also**

- DisableICache

**\_\_STATIC\_FORCEINLINE void DisableICache (void)**

Disable ICache.

This function Disable I-Cache

**Remark**

- This function can be called in M-Mode only.
- This *CSR\_MCACHE\_CTL* (page 106) register control I Cache enable.

**See also**

- EnableICache

**\_\_STATIC\_FORCEINLINE void EnableICacheECC (void)**

Enable ICache ECC.

This function enable I-Cache ECC

**Remark**

- This function can be called in M-Mode only.
- This *CSR\_MCACHE\_CTL* (page 106) register control I Cache ECC enable.

**See also**

- DisableICacheECC

**\_\_STATIC\_FORCEINLINE void DisableICacheECC (void)**

Disable ICache ECC.

This function disable I-Cache ECC

**Remark**

- This function can be called in M-Mode only.
- This [CSR\\_MCACHE\\_CTL](#) (page 106) register control I Cache ECC enable.

**See also**

- EnableICacheECC

**\_\_STATIC\_FORCEINLINE int32\_t GetICacheInfo (CacheInfo\_Type \*info)**

Get I-Cache Information.

This function get I-Cache Information

**Remark**

- This function can be called in M-Mode only.
- You can use this function in combination with cache lines operations

**See also**

- GetDCacheInfo

**\_\_STATIC\_FORCEINLINE void MInvalidICacheLine (unsigned long addr)**

Invalidate one I-Cache line specified by address in M-Mode.

This function unlock and invalidate one I-Cache line specified by the address. Command CCM\_IC\_INVALID is written to CSR [CSR\\_CCM\\_MCOMMAND](#) (page 110).

**Remark**

This function must be executed in M-Mode only.

**Parameters**

**addr** – [in] start address to be invalidated

**\_\_STATIC\_FORCEINLINE void MInvalICacheLines (unsigned long addr, unsigned long cnt)**

Invalidate several I-Cache lines specified by address in M-Mode.

This function unlock and invalidate several I-Cache lines specified by the address and line count. Command CCM\_IC\_INVAL is written to CSR *CSR\_CCM\_MCOMMAND* (page 110).

**Remark**

This function must be executed in M-Mode only.

**Parameters**

- **addr** – [in] start address to be invalidated
- **cnt** – [in] count of cache lines to be invalidated

**\_\_STATIC\_FORCEINLINE void SInvalICacheLine (unsigned long addr)**

Invalidate one I-Cache line specified by address in S-Mode.

This function unlock and invalidate one I-Cache line specified by the address. Command CCM\_IC\_INVAL is written to CSR *CSR\_CCM\_SCOMMAND* (page 111).

**Remark**

This function must be executed in M/S-Mode only.

**Parameters**

**addr** – [in] start address to be invalidated

**\_\_STATIC\_FORCEINLINE void SInvalICacheLines (unsigned long addr, unsigned long cnt)**

Invalidate several I-Cache lines specified by address in S-Mode.

This function unlock and invalidate several I-Cache lines specified by the address and line count. Command CCM\_IC\_INVAL is written to CSR *CSR\_CCM\_SCOMMAND* (page 111).

**Remark**

This function must be executed in M/S-Mode only.

**Parameters**

- **addr** – [in] start address to be invalidated
- **cnt** – [in] count of cache lines to be invalidated

**\_\_STATIC\_FORCEINLINE void UInvalICacheLine (unsigned long addr)**

Invalidate one I-Cache line specified by address in U-Mode.

This function unlock and invalidate one I-Cache line specified by the address. Command CCM\_IC\_INVAL is written to CSR *CSR\_CCM\_UCOMMAND* (page 111).

**Remark**

This function must be executed in M/S/U-Mode only.

**Parameters**

**addr** – [in] start address to be invalidated

**\_\_STATIC\_FORCEINLINE void UInvalICacheLines (unsigned long addr, unsigned long cnt)**

Invalidate several I-Cache lines specified by address in U-Mode.

This function unlock and invalidate several I-Cache lines specified by the address and line count. Command CCM\_IC\_INVAL is written to CSR *CSR\_CCM\_UCOMMAND* (page 111).

**Remark**

This function must be executed in M/S/U-Mode only.

**Parameters**

- **addr** – [in] start address to be invalidated
- **cnt** – [in] count of cache lines to be invalidated

**\_\_STATIC\_FORCEINLINE unsigned long MLockICacheLine (unsigned long addr)**

Lock one I-Cache line specified by address in M-Mode.

This function lock one I-Cache line specified by the address. Command CCM\_IC\_LOCK is written to CSR *CSR\_CCM\_MCOMMAND* (page 110).

**Remark**

This function must be executed in M-Mode only.

**Parameters**

**addr** – [in] start address to be locked

**Returns**

result of CCM lock operation, see enum CCM\_OP\_FINFO

**\_\_STATIC\_FORCEINLINE unsigned long MLockICacheLines (unsigned long addr, unsigned long cnt)**

Lock several I-Cache lines specified by address in M-Mode.

This function lock several I-Cache lines specified by the address and line count. Command CCM\_IC\_LOCK is written to CSR *CSR\_CCM\_MCOMMAND* (page 110).

**Remark**

This function must be executed in M-Mode only.

**Parameters**

- **addr** – [in] start address to be locked
- **cnt** – [in] count of cache lines to be locked

**Returns**

result of CCM lock operation, see enum CCM\_OP\_FINFO

**\_\_STATIC\_FORCEINLINE unsigned long SLockICacheLine (unsigned long addr)**

Lock one I-Cache line specified by address in S-Mode.

This function lock one I-Cache line specified by the address. Command CCM\_IC\_LOCK is written to CSR *CSR\_CCM\_SCOMMAND* (page 111).

**Remark**

This function must be executed in M/S-Mode only.

**Parameters**

**addr** – [in] start address to be locked

**Returns**

result of CCM lock operation, see enum CCM\_OP\_FINFO

**\_\_STATIC\_FORCEINLINE unsigned long SLockICacheLines (unsigned long addr, unsigned long cnt)**

Lock several I-Cache lines specified by address in S-Mode.

This function lock several I-Cache lines specified by the address and line count. Command CCM\_IC\_LOCK is written to CSR *CSR\_CCM\_SCOMMAND* (page 111).

**Remark**

This function must be executed in M/S-Mode only.

**Parameters**

- **addr** – [in] start address to be locked
- **cnt** – [in] count of cache lines to be locked

**Returns**

result of CCM lock operation, see enum CCM\_OP\_FINFO

**\_\_STATIC\_FORCEINLINE unsigned long ULockICacheLine (unsigned long addr)**

Lock one I-Cache line specified by address in U-Mode.

This function lock one I-Cache line specified by the address. Command CCM\_IC\_LOCK is written to CSR *CSR\_CCM\_UCOMMAND* (page 111).

**Remark**

This function must be executed in M/S/U-Mode only.



**Parameters**

**addr** – [in] start address to be locked

**Returns**

result of CCM lock operation, see enum CCM\_OP\_FINFO

**\_\_STATIC\_FORCEINLINE unsigned long ULockICacheLines (unsigned long addr, unsigned long cnt)**

Lock several I-Cache lines specified by address in U-Mode.

This function lock several I-Cache lines specified by the address and line count. Command CCM\_IC\_LOCK is written to CSR *CSR\_CCM\_UCOMMAND* (page 111).

**Remark**

This function must be executed in M/S/U-Mode only.

**Parameters**

- **addr** – [in] start address to be locked
- **cnt** – [in] count of cache lines to be locked

**Returns**

result of CCM lock operation, see enum CCM\_OP\_FINFO

**\_\_STATIC\_FORCEINLINE void MUnlockICacheLine (unsigned long addr)**

Unlock one I-Cache line specified by address in M-Mode.

This function unlock one I-Cache line specified by the address. Command CCM\_IC\_UNLOCK is written to CSR *CSR\_CCM\_MCOMMAND* (page 110).

**Remark**

This function must be executed in M-Mode only.

**Parameters**

**addr** – [in] start address to be unlocked

**\_\_STATIC\_FORCEINLINE void MUnlockICacheLines (unsigned long addr, unsigned long cnt)**

Unlock several I-Cache lines specified by address in M-Mode.

This function unlock several I-Cache lines specified by the address and line count. Command CCM\_IC\_UNLOCK is written to CSR *CSR\_CCM\_MCOMMAND* (page 110).

**Remark**

This function must be executed in M-Mode only.

**Parameters**

- **addr** – [in] start address to be unlocked
- **cnt** – [in] count of cache lines to be unlocked

**\_\_STATIC\_FORCEINLINE void SUnlockICacheLine (unsigned long addr)**

Unlock one I-Cache line specified by address in S-Mode.

This function unlock one I-Cache line specified by the address. Command CCM\_IC\_UNLOCK is written to CSR *CSR\_CCM\_SCOMMAND* (page 111).

**Remark**

This function must be executed in M/S-Mode only.

**Parameters**

**addr** – [in] start address to be unlocked

**\_\_STATIC\_FORCEINLINE void SUnlockICacheLines (unsigned long addr, unsigned long cnt)**

Unlock several I-Cache lines specified by address in S-Mode.

This function unlock several I-Cache lines specified by the address and line count. Command CCM\_IC\_UNLOCK is written to CSR *CSR\_CCM\_SCOMMAND* (page 111).

**Remark**

This function must be executed in M/S-Mode only.

**Parameters**

- **addr** – [in] start address to be unlocked
- **cnt** – [in] count of cache lines to be unlocked

**\_\_STATIC\_FORCEINLINE void UUnlockICacheLine (unsigned long addr)**

Unlock one I-Cache line specified by address in U-Mode.

This function unlock one I-Cache line specified by the address. Command CCM\_IC\_UNLOCK is written to CSR *CSR\_CCM\_UCOMMAND* (page 111).

**Remark**

This function must be executed in M/S/U-Mode only.

**Parameters**

**addr** – [in] start address to be unlocked

**\_\_STATIC\_FORCEINLINE void UUnlockICacheLines (unsigned long addr, unsigned long cnt)**

Unlock several I-Cache lines specified by address in U-Mode.

This function unlock several I-Cache lines specified by the address and line count. Command CCM\_IC\_UNLOCK is written to CSR *CSR\_CCM\_UCOMMAND* (page 111).

**Remark**

This function must be executed in M/S/U-Mode only.

**Parameters**

- **addr** – [in] start address to be unlocked
- **cnt** – [in] count of cache lines to be unlocked

**\_\_STATIC\_FORCEINLINE void MInvalICache (void)**

Invalidate all I-Cache lines in M-Mode.

This function invalidate all I-Cache lines. Command CCM\_IC\_INVAL\_ALL is written to CSR *CSR\_CCM\_MCOMMAND* (page 110).

**Remark**

This function must be executed in M-Mode only.

**Parameters**

**addr** – [in] start address to be invalidated

**\_\_STATIC\_FORCEINLINE void SInvalICache (void)**

Invalidate all I-Cache lines in S-Mode.

This function invalidate all I-Cache lines. Command CCM\_IC\_INVAL\_ALL is written to CSR *CSR\_CCM\_SCOMMAND* (page 111).

**Remark**

This function must be executed in M/S-Mode only.

**Parameters**

**addr** – [in] start address to be invalidated

**\_\_STATIC\_FORCEINLINE void UInvalICache (void)**

Invalidate all I-Cache lines in U-Mode.

This function invalidate all I-Cache lines. Command CCM\_IC\_INVAL\_ALL is written to CSR *CSR\_CCM\_UCOMMAND* (page 111).

**Remark**

This function must be executed in M/S/U-Mode only.

**Parameters**

**addr** – [in] start address to be invalidated

## D-Cache Functions

```
__STATIC_FORCEINLINE int32_t DCachePresent (void)

__STATIC_FORCEINLINE void EnabledDCache (void)

__STATIC_FORCEINLINE void DisabledDCache (void)

__STATIC_FORCEINLINE void EnabledDCacheECC (void)

__STATIC_FORCEINLINE void DisabledDCacheECC (void)

__STATIC_FORCEINLINE int32_t GetDCacheInfo (CacheInfo_Type *info)

__STATIC_FORCEINLINE void MInvalDCacheLine (unsigned long addr)

__STATIC_FORCEINLINE void MInvalDCacheLines (unsigned long addr, unsigned long cnt)

__STATIC_FORCEINLINE void SInvalDCacheLine (unsigned long addr)

__STATIC_FORCEINLINE void SInvalDCacheLines (unsigned long addr, unsigned long cnt)

__STATIC_FORCEINLINE void UInvalDCacheLine (unsigned long addr)

__STATIC_FORCEINLINE void UInvalDCacheLines (unsigned long addr, unsigned long cnt)

__STATIC_FORCEINLINE void MFlushDCacheLine (unsigned long addr)

__STATIC_FORCEINLINE void MFlushDCacheLines (unsigned long addr, unsigned long cnt)

__STATIC_FORCEINLINE void SFlushDCacheLine (unsigned long addr)

__STATIC_FORCEINLINE void SFlushDCacheLines (unsigned long addr, unsigned long cnt)

__STATIC_FORCEINLINE void UFlushDCacheLine (unsigned long addr)

__STATIC_FORCEINLINE void UFlushDCacheLines (unsigned long addr, unsigned long cnt)

__STATIC_FORCEINLINE void MFlushInvalDCacheLine (unsigned long addr)

__STATIC_FORCEINLINE void MFlushInvalDCacheLines (unsigned long addr, unsigned long cnt)
```

---

```
__STATIC_FORCEINLINE void SFlushInvalDCacheLine (unsigned long addr)

__STATIC_FORCEINLINE void SFlushInvalDCacheLines (unsigned long addr, unsigned long cnt)

__STATIC_FORCEINLINE void UFlushInvalDCacheLine (unsigned long addr)

__STATIC_FORCEINLINE void UFlushInvalDCacheLines (unsigned long addr, unsigned long cnt)

__STATIC_FORCEINLINE unsigned long MLockDCacheLine (unsigned long addr)

__STATIC_FORCEINLINE unsigned long MLockDCacheLines (unsigned long addr,
unsigned long cnt)

__STATIC_FORCEINLINE unsigned long SLockDCacheLine (unsigned long addr)

__STATIC_FORCEINLINE unsigned long SLockDCacheLines (unsigned long addr,
unsigned long cnt)

__STATIC_FORCEINLINE unsigned long ULockDCacheLine (unsigned long addr)

__STATIC_FORCEINLINE unsigned long ULockDCacheLines (unsigned long addr,
unsigned long cnt)

__STATIC_FORCEINLINE void MUnlockDCacheLine (unsigned long addr)

__STATIC_FORCEINLINE void MUnlockDCacheLines (unsigned long addr, unsigned long cnt)

__STATIC_FORCEINLINE void SUnlockDCacheLine (unsigned long addr)

__STATIC_FORCEINLINE void SUnlockDCacheLines (unsigned long addr, unsigned long cnt)

__STATIC_FORCEINLINE void UUnlockDCacheLine (unsigned long addr)

__STATIC_FORCEINLINE void UUnlockDCacheLines (unsigned long addr, unsigned long cnt)

__STATIC_FORCEINLINE void MInvalDCache (void)

__STATIC_FORCEINLINE void SInvalDCache (void)

__STATIC_FORCEINLINE void UInvalDCache (void)

__STATIC_FORCEINLINE void MFlushDCache (void)
```

```
__STATIC_FORCEINLINE void SFlushDCache (void)
```

```
__STATIC_FORCEINLINE void UFlushDCache (void)
```

```
__STATIC_FORCEINLINE void MFlushInvalDCache (void)
```

```
__STATIC_FORCEINLINE void SFlushInvalDCache (void)
```

```
__STATIC_FORCEINLINE void UFlushInvalDCache (void)
```

#### *group* **D-Cache Functions**

Functions that configure Data Cache.

#### **Functions**

```
__STATIC_FORCEINLINE int32_t DCachePresent (void)
```

Check DCache Unit Present or Not.

This function check dcache unit present or not via mcfg\_info csr

##### **Remark**

- This function might not work for some old nuclei processors
- Please make sure the version of your nuclei processor contain DCACHE bit in mcfg\_info

##### **Returns**

1 if present otherwise 0

```
__STATIC_FORCEINLINE void EnabledDCache (void)
```

Enable DCache.

This function enable D-Cache

##### **Remark**

- This function can be called in M-Mode only.
- This [CSR\\_MCACHE\\_CTL](#) (page 106) register control D Cache enable.

##### **See also**

- DisableDCache

**\_\_STATIC\_FORCEINLINE void DisabledDCache (void)**

Disable DCache.

This function Disable D-Cache

**Remark**

- This function can be called in M-Mode only.
- This [CSR\\_MCACHE\\_CTL](#) (page 106) register control D Cache enable.

**See also**

- EnabledDCache

**\_\_STATIC\_FORCEINLINE void EnabledDCacheECC (void)**

Enable DCache ECC.

This function enable D-Cache ECC

**Remark**

- This function can be called in M-Mode only.
- This [CSR\\_MCACHE\\_CTL](#) (page 106) register control D Cache ECC enable.

**See also**

- DisabledDCacheECC

**\_\_STATIC\_FORCEINLINE void DisabledDCacheECC (void)**

Disable DCache ECC.

This function disable D-Cache ECC

**Remark**

- This function can be called in M-Mode only.
- This [CSR\\_MCACHE\\_CTL](#) (page 106) register control D Cache ECC enable.

**See also**

- `EnableDCacheECC`

**`__STATIC_FORCEINLINE int32_t GetDCacheInfo (CacheInfo_Type *info)`**

Get D-Cache Information.

This function get D-Cache Information

**Remark**

- This function can be called in M-Mode only.
- You can use this function in combination with cache lines operations

**See also**

- `GetICacheInfo`

**`__STATIC_FORCEINLINE void MInvalDCacheLine (unsigned long addr)`**

Invalidate one D-Cache line specified by address in M-Mode.

This function unlock and invalidate one D-Cache line specified by the address. Command `CCM_DC_INVAL` is written to CSR `CSR_CCM_MCOMMAND` (page 110).

**Remark**

This function must be executed in M-Mode only.

**Parameters**

**`addr`** – [in] start address to be invalidated

**`__STATIC_FORCEINLINE void MInvalDCacheLines (unsigned long addr, unsigned long cnt)`**

Invalidate several D-Cache lines specified by address in M-Mode.

This function unlock and invalidate several D-Cache lines specified by the address and line count. Command `CCM_DC_INVAL` is written to CSR `CSR_CCM_MCOMMAND` (page 110).

**Remark**

This function must be executed in M-Mode only.

**Parameters**

- **`addr`** – [in] start address to be invalidated



- **cnt** – **[in]** count of cache lines to be invalidated

**\_\_STATIC\_FORCEINLINE void SInvalDCacheLine (unsigned long addr)**

Invalidate one D-Cache line specified by address in S-Mode.

This function unlock and invalidate one D-Cache line specified by the address. Command CCM\_DC\_INVALID is written to CSR *CSR\_CCM\_MCOMMAND* (page 110).

#### Remark

This function must be executed in M/S-Mode only.

#### Parameters

**addr** – **[in]** start address to be invalidated

**\_\_STATIC\_FORCEINLINE void SInvalDCacheLines (unsigned long addr, unsigned long cnt)**

Invalidate several D-Cache lines specified by address in S-Mode.

This function unlock and invalidate several D-Cache lines specified by the address and line count. Command CCM\_DC\_INVALID is written to CSR *CSR\_CCM\_SCOMMAND* (page 111).

#### Remark

This function must be executed in M/S-Mode only.

#### Parameters

- **addr** – **[in]** start address to be invalidated
- **cnt** – **[in]** count of cache lines to be invalidated

**\_\_STATIC\_FORCEINLINE void UInvalDCacheLine (unsigned long addr)**

Invalidate one D-Cache line specified by address in U-Mode.

This function unlock and invalidate one D-Cache line specified by the address. Command CCM\_DC\_INVALID is written to CSR *CSR\_CCM\_UCOMMAND* (page 111).

#### Remark

This function must be executed in M/S/U-Mode only.

#### Parameters

**addr** – **[in]** start address to be invalidated

**\_\_STATIC\_FORCEINLINE void UInvalDCacheLines (unsigned long addr, unsigned long cnt)**

Invalidate several D-Cache lines specified by address in U-Mode.

This function unlock and invalidate several D-Cache lines specified by the address and line count. Command CCM\_DC\_INVALID is written to CSR *CSR\_CCM\_UCOMMAND* (page 111).

**Remark**

This function must be executed in M/S/U-Mode only.

**Parameters**

- **addr** – [in] start address to be invalidated
- **cnt** – [in] count of cache lines to be invalidated

**\_\_STATIC\_FORCEINLINE void MFlushDCacheLine (unsigned long addr)**

Flush one D-Cache line specified by address in M-Mode.

This function flush one D-Cache line specified by the address. Command CCM\_DC\_WB is written to CSR *CSR\_CCM\_MCOMMAND* (page 110).

**Remark**

This function must be executed in M-Mode only.

**Parameters**

**addr** – [in] start address to be flushed

**\_\_STATIC\_FORCEINLINE void MFlushDCacheLines (unsigned long addr, unsigned long cnt)**

Flush several D-Cache lines specified by address in M-Mode.

This function flush several D-Cache lines specified by the address and line count. Command CCM\_DC\_WB is written to CSR *CSR\_CCM\_MCOMMAND* (page 110).

**Remark**

This function must be executed in M-Mode only.

**Parameters**

- **addr** – [in] start address to be flushed
- **cnt** – [in] count of cache lines to be flushed

**\_\_STATIC\_FORCEINLINE void SFlushDCacheLine (unsigned long addr)**

Flush one D-Cache line specified by address in S-Mode.

This function flush one D-Cache line specified by the address. Command CCM\_DC\_WB is written to CSR *CSR\_CCM\_SCOMMAND* (page 111).

**Remark**

This function must be executed in M/S-Mode only.

**Parameters**

**addr** – [in] start address to be flushed

**\_\_STATIC\_FORCEINLINE void SFlushDCacheLines (unsigned long addr, unsigned long cnt)**

Flush several D-Cache lines specified by address in S-Mode.

This function flush several D-Cache lines specified by the address and line count. Command CCM\_DC\_WB is written to CSR [CSR\\_CCM\\_SCOMMAND](#) (page 111).

**Remark**

This function must be executed in M/S-Mode only.

**Parameters**

- **addr** – [in] start address to be flushed
- **cnt** – [in] count of cache lines to be flushed

**\_\_STATIC\_FORCEINLINE void UFlushDCacheLine (unsigned long addr)**

Flush one D-Cache line specified by address in U-Mode.

This function flush one D-Cache line specified by the address. Command CCM\_DC\_WB is written to CSR [CSR\\_CCM\\_UCOMMAND](#) (page 111).

**Remark**

This function must be executed in M/S/U-Mode only.

**Parameters**

**addr** – [in] start address to be flushed

**\_\_STATIC\_FORCEINLINE void UFlushDCacheLines (unsigned long addr, unsigned long cnt)**

Flush several D-Cache lines specified by address in U-Mode.

This function flush several D-Cache lines specified by the address and line count. Command CCM\_DC\_WB is written to CSR [CSR\\_CCM\\_UCOMMAND](#) (page 111).

**Remark**

This function must be executed in M/S/U-Mode only.

**Parameters**

- **addr** – [in] start address to be flushed
- **cnt** – [in] count of cache lines to be flushed

**\_\_STATIC\_FORCEINLINE void MFlushInvalDCacheLine (unsigned long addr)**

Flush and invalidate one D-Cache line specified by address in M-Mode.

This function flush and invalidate one D-Cache line specified by the address. Command CCM\_DC\_WBINVAL is written to CSR [CSR\\_CCM\\_MCOMMAND](#) (page 110).

**Remark**

This function must be executed in M-Mode only.

**Parameters**

**addr** – [in] start address to be flushed and invalidated

```
__STATIC_FORCEINLINE void MFlushInvalDCacheLines (unsigned long addr,  
unsigned long cnt)
```

Flush and invalidate several D-Cache lines specified by address in M-Mode.

This function flush and invalidate several D-Cache lines specified by the address and line count. Command CCM\_DC\_WBINVAL is written to CSR *CSR\_CCM\_MCOMMAND* (page 110).

**Remark**

This function must be executed in M-Mode only.

**Parameters**

- **addr** – [in] start address to be flushed and invalidated
- **cnt** – [in] count of cache lines to be flushed and invalidated

```
__STATIC_FORCEINLINE void SFlushInvalDCacheLine (unsigned long addr)
```

Flush and invalidate one D-Cache line specified by address in S-Mode.

This function flush and invalidate one D-Cache line specified by the address. Command CCM\_DC\_WBINVAL is written to CSR *CSR\_CCM\_SCOMMAND* (page 111).

**Remark**

This function must be executed in M/S-Mode only.

**Parameters**

**addr** – [in] start address to be flushed and invalidated

```
__STATIC_FORCEINLINE void SFlushInvalDCacheLines (unsigned long addr,  
unsigned long cnt)
```

Flush and invalidate several D-Cache lines specified by address in S-Mode.

This function flush and invalidate several D-Cache lines specified by the address and line count. Command CCM\_DC\_WBINVAL is written to CSR *CSR\_CCM\_SCOMMAND* (page 111).

**Remark**

This function must be executed in M/S-Mode only.

**Parameters**

- **addr** – [in] start address to be flushed and invalidated

- **cnt** – **[in]** count of cache lines to be flushed and invalidated

**\_\_STATIC\_FORCEINLINE void UFlushInvalDCacheLine (unsigned long addr)**

Flush and invalidate one D-Cache line specified by address in U-Mode.

This function flush and invalidate one D-Cache line specified by the address. Command CCM\_DC\_WBINVAL is written to CSR *CSR\_CCM\_UCOMMAND* (page 111).

#### Remark

This function must be executed in M/S/U-Mode only.

#### Parameters

**addr** – **[in]** start address to be flushed and invalidated

**\_\_STATIC\_FORCEINLINE void UFlushInvalDCacheLines (unsigned long addr, unsigned long cnt)**

Flush and invalidate several D-Cache lines specified by address in U-Mode.

This function flush and invalidate several D-Cache lines specified by the address and line count. Command CCM\_DC\_WBINVAL is written to CSR *CSR\_CCM\_UCOMMAND* (page 111).

#### Remark

This function must be executed in M/S/U-Mode only.

#### Parameters

- **addr** – **[in]** start address to be flushed and invalidated
- **cnt** – **[in]** count of cache lines to be flushed and invalidated

**\_\_STATIC\_FORCEINLINE unsigned long MLockDCacheLine (unsigned long addr)**

Lock one D-Cache line specified by address in M-Mode.

This function lock one D-Cache line specified by the address. Command CCM\_DC\_LOCK is written to CSR *CSR\_CCM\_MCOMMAND* (page 110).

#### Remark

This function must be executed in M-Mode only.

#### Parameters

**addr** – **[in]** start address to be locked

#### Returns

result of CCM lock operation, see enum CCM\_OP\_FINFO

**\_\_STATIC\_FORCEINLINE unsigned long MLockDCacheLines (unsigned long addr, unsigned long cnt)**

Lock several D-Cache lines specified by address in M-Mode.

This function lock several D-Cache lines specified by the address and line count. Command CCM\_DC\_LOCK is written to CSR *CSR\_CCM\_MCOMMAND* (page 110).

#### Remark

This function must be executed in M-Mode only.

#### Parameters

- **addr** – [in] start address to be locked
- **cnt** – [in] count of cache lines to be locked

#### Returns

result of CCM lock operation, see enum CCM\_OP\_FINFO

**\_\_STATIC\_FORCEINLINE unsigned long SlockDCacheLine (unsigned long addr)**

Lock one D-Cache line specified by address in S-Mode.

This function lock one D-Cache line specified by the address. Command CCM\_DC\_LOCK is written to CSR *CSR\_CCM\_SCOMMAND* (page 111).

#### Remark

This function must be executed in M/S-Mode only.

#### Parameters

**addr** – [in] start address to be locked

#### Returns

result of CCM lock operation, see enum CCM\_OP\_FINFO

**\_\_STATIC\_FORCEINLINE unsigned long SlockDCacheLines (unsigned long addr, unsigned long cnt)**

Lock several D-Cache lines specified by address in S-Mode.

This function lock several D-Cache lines specified by the address and line count. Command CCM\_DC\_LOCK is written to CSR *CSR\_CCM\_SCOMMAND* (page 111).

#### Remark

This function must be executed in M/S-Mode only.

#### Parameters

- **addr** – [in] start address to be locked
- **cnt** – [in] count of cache lines to be locked

#### Returns

result of CCM lock operation, see enum CCM\_OP\_FINFO

**\_\_STATIC\_FORCEINLINE unsigned long ULockDCacheLine (unsigned long addr)**

Lock one D-Cache line specified by address in U-Mode.

This function lock one D-Cache line specified by the address. Command CCM\_DC\_LOCK is written to CSR [CSR\\_CCM\\_UCOMMAND](#) (page 111).

**Remark**

This function must be executed in M/S/U-Mode only.

**Parameters**

**addr** – [in] start address to be locked

**Returns**

result of CCM lock operation, see enum CCM\_OP\_FINFO

**\_\_STATIC\_FORCEINLINE unsigned long ULockDCacheLines (unsigned long addr, unsigned long cnt)**

Lock several D-Cache lines specified by address in U-Mode.

This function lock several D-Cache lines specified by the address and line count. Command CCM\_DC\_LOCK is written to CSR [CSR\\_CCM\\_UCOMMAND](#) (page 111).

**Remark**

This function must be executed in M/S/U-Mode only.

**Parameters**

- **addr** – [in] start address to be locked
- **cnt** – [in] count of cache lines to be locked

**Returns**

result of CCM lock operation, see enum CCM\_OP\_FINFO

**\_\_STATIC\_FORCEINLINE void MUnlockDCacheLine (unsigned long addr)**

Unlock one D-Cache line specified by address in M-Mode.

This function unlock one D-Cache line specified by the address. Command CCM\_DC\_UNLOCK is written to CSR [CSR\\_CCM\\_MCOMMAND](#) (page 110).

**Remark**

This function must be executed in M-Mode only.

**Parameters**

**addr** – [in] start address to be unlocked

**\_\_STATIC\_FORCEINLINE void MUnlockDCacheLines (unsigned long addr, unsigned long cnt)**

Unlock several D-Cache lines specified by address in M-Mode.

This function unlock several D-Cache lines specified by the address and line count. Command CCM\_DC\_UNLOCK is written to CSR *CSR\_CCM\_MCOMMAND* (page 110).

#### Remark

This function must be executed in M-Mode only.

#### Parameters

- **addr** – [in] start address to be unlocked
- **cnt** – [in] count of cache lines to be unlocked

**\_\_STATIC\_FORCEINLINE void SUnlockDCacheLine (unsigned long addr)**

Unlock one D-Cache line specified by address in S-Mode.

This function unlock one D-Cache line specified by the address. Command CCM\_DC\_UNLOCK is written to CSR *CSR\_CCM\_SCOMMAND* (page 111).

#### Remark

This function must be executed in M/S-Mode only.

#### Parameters

**addr** – [in] start address to be unlocked

**\_\_STATIC\_FORCEINLINE void SUnlockDCacheLines (unsigned long addr, unsigned long cnt)**

Unlock several D-Cache lines specified by address in S-Mode.

This function unlock several D-Cache lines specified by the address and line count. Command CCM\_DC\_UNLOCK is written to CSR *CSR\_CCM\_SCOMMAND* (page 111).

#### Remark

This function must be executed in M/S-Mode only.

#### Parameters

- **addr** – [in] start address to be unlocked
- **cnt** – [in] count of cache lines to be unlocked

**\_\_STATIC\_FORCEINLINE void UUnlockDCacheLine (unsigned long addr)**

Unlock one D-Cache line specified by address in U-Mode.

This function unlock one D-Cache line specified by the address. Command CCM\_DC\_UNLOCK is written to CSR *CSR\_CCM\_UCOMMAND* (page 111).

#### Remark

This function must be executed in M/S/U-Mode only.



**Parameters**

**addr** – [in] start address to be unlocked

**\_\_STATIC\_FORCEINLINE void UUnlockDCacheLines (unsigned long addr, unsigned long cnt)**

Unlock several D-Cache lines specified by address in U-Mode.

This function unlock several D-Cache lines specified by the address and line count. Command CCM\_DC\_UNLOCK is written to CSR *CSR\_CCM\_UCOMMAND* (page 111).

**Remark**

This function must be executed in M/S/U-Mode only.

**Parameters**

- **addr** – [in] start address to be unlocked
- **cnt** – [in] count of cache lines to be unlocked

**\_\_STATIC\_FORCEINLINE void MInvalDCache (void)**

Invalidate all D-Cache lines in M-Mode.

This function invalidate all D-Cache lines. Command CCM\_DC\_INVAL\_ALL is written to CSR *CSR\_CCM\_MCOMMAND* (page 110).

**Remark**

This function must be executed in M-Mode only.

**Parameters**

**addr** – [in] start address to be invalidated

**\_\_STATIC\_FORCEINLINE void SInvalDCache (void)**

Invalidate all D-Cache lines in S-Mode.

This function invalidate all D-Cache lines. Command CCM\_DC\_INVAL\_ALL is written to CSR *CSR\_CCM\_SCOMMAND* (page 111).

**Remark**

This function must be executed in M/S-Mode only.

**Parameters**

**addr** – [in] start address to be invalidated

**\_\_STATIC\_FORCEINLINE void UInvalDCache (void)**

Invalidate all D-Cache lines in U-Mode.

This function invalidate all D-Cache lines. In U-Mode, this operation will be automatically translated to flush and invalidate operations by hardware. Command CCM\_DC\_INVAL\_ALL is written to CSR *CSR\_CCM\_UCOMMAND* (page 111).

**Remark**

This function must be executed in M/S/U-Mode only.

**Parameters**

**addr** – [in] start address to be invalidated

**\_\_STATIC\_FORCEINLINE void MFlushDCache (void)**

Flush all D-Cache lines in M-Mode.

This function flush all D-Cache lines. Command CCM\_DC\_WB\_ALL is written to CSR *CSR\_CCM\_MCOMMAND* (page 110).

**Remark**

This function must be executed in M-Mode only.

**Parameters**

**addr** – [in] start address to be flushed

**\_\_STATIC\_FORCEINLINE void SFlushDCache (void)**

Flush all D-Cache lines in S-Mode.

This function flush all D-Cache lines. Command CCM\_DC\_WB\_ALL is written to CSR *CSR\_CCM\_SCOMMAND* (page 111).

**Remark**

This function must be executed in M/S-Mode only.

**Parameters**

**addr** – [in] start address to be flushed

**\_\_STATIC\_FORCEINLINE void UFlushDCache (void)**

Flush all D-Cache lines in U-Mode.

This function flush all D-Cache lines. Command CCM\_DC\_WB\_ALL is written to CSR *CSR\_CCM\_UCOMMAND* (page 111).

**Remark**

This function must be executed in M/S/U-Mode only.

**Parameters**

**addr** – [in] start address to be flushed

**\_\_STATIC\_FORCEINLINE void MFlushInvalDCache (void)**

Flush and invalidate all D-Cache lines in M-Mode.

This function flush and invalidate all D-Cache lines. Command CCM\_DC\_WBINVAL\_ALL is written to CSR *CSR\_CCM\_MCOMMAND* (page 110).

#### Remark

This function must be executed in M-Mode only.

#### Parameters

**addr** – [in] start address to be flushed and locked

### **\_\_STATIC\_FORCEINLINE void SFlushInvalDCache (void)**

Flush and invalidate all D-Cache lines in S-Mode.

This function flush and invalidate all D-Cache lines. Command CCM\_DC\_WBINVAL\_ALL is written to CSR *CSR\_CCM\_SCOMMAND* (page 111).

#### Remark

This function must be executed in M/S-Mode only.

#### Parameters

**addr** – [in] start address to be flushed and locked

### **\_\_STATIC\_FORCEINLINE void UFlushInvalDCache (void)**

Flush and invalidate all D-Cache lines in U-Mode.

This function flush and invalidate all D-Cache lines. Command CCM\_DC\_WBINVAL\_ALL is written to CSR *CSR\_CCM\_UCOMMAND* (page 111).

#### Remark

This function must be executed in M/S/U-Mode only.

#### Parameters

**addr** – [in] start address to be flushed and locked

## 2.5.20 System Device Configuration

### *group* **System Device Configuration**

Functions for system and clock setup available in `system_<device>.c`.

Nuclei provides a template file `system_Device.c` that must be adapted by the silicon vendor to match their actual device. As a **minimum requirement**, this file must provide:

- A device-specific system configuration function, *SystemInit* (page 703).
- Global c library *\_premain\_init* (page 707) and *\_postmain\_fini* (page 707) functions called right before calling main function.
  - A global variable that contains the system frequency, *SystemCoreClock* (page 707).

- A global eclic configuration initialization, `ECLIC_Init`.
- A global exception and trap configuration initialization, [Trap\\_Init](#) (page 707) and [Exception\\_Init](#) (page 712).
- Vendor customized interrupt, exception and nmi handling code, see [Interrupt and Exception and NMI Handling](#) (page 708)

The file configures the device and, typically, initializes the oscillator (PLL) that is part of the microcontroller device. This file might export other functions or variables that provide a more flexible configuration of the microcontroller system.

And this file also provided common interrupt, exception and NMI exception handling framework template, Silicon vendor can customize these template code as they want.

### Attention

Be aware that a value stored to `SystemCoreClock` during low level initialization (i.e. [SystemInit\(\)](#) (page 703)) might get overwritten by C library startup code and/or .bss section initialization. Thus its highly recommended to call [SystemCoreClockUpdate](#) (page 702) at the beginning of the user `main()` routine.

### Note

Please pay special attention to the static variable `SystemCoreClock`. This variable might be used throughout the whole system initialization and runtime to calculate frequency/time related values. Thus one must assure that the variable always reflects the actual system clock speed.

### Defines

**CLINT\_MSIP**(base, hartid) `((volatile uint32_t *)((uintptr_t)((base) + ((hartid) * 4))))`

**SMP\_CTRLREG**(base, ofs) `((volatile uint32_t *)((uintptr_t)((base) + (ofs))))`

### Functions

void **exc\_entry\_s**(void)

void **irq\_entry\_s**(void)

default entry for s-mode non-vector irq entry

void **default\_intexc\_handler**(void)

default entry for s-mode exception entry

default eclic interrupt or exception interrupt handler

void **SystemCoreClockUpdate**(void)

Function to update the variable [SystemCoreClock](#) (page 707).

Updates the variable [SystemCoreClock](#) (page 707) and must be called whenever the core clock is changed during program execution. The function evaluates the clock register settings and calculates the current core clock.

void **SystemInit**(void)

Function to Initialize the system.

Initializes the microcontroller system. Typically, this function configures the oscillator (PLL) that is part of the microcontroller device. For systems with a variable clock speed, it updates the variable *SystemCoreClock* (page 707). SystemInit is called from the file **startup**.

void **SystemBannerPrint**(void)

Banner Print for Nuclei SDK.

void **irq\_entry**(void)

void **exc\_entry**(void)

void **ECLIC\_Interrupt\_Init**(void)

Do ECLIC Interrupt configuration.

This function will initialize cpu interrupt mode to eclic mode. It will

- set common non-vector entry to irq\_entry
- set vector interrupt table to vector\_base
- set exception entry to exc\_entry
- set eclic mth to 0, and nlbits to the biggest bits it supports
- set s-mode common non-vector entry to irq\_entry\_s if tee present
- set s-mode vector interrupt table to vector\_base\_s if tee present
- set s-mode exception entry to exc\_entry\_s if tee present
- set eclic sth to 0 if tee present

void **CLINT\_Interrupt\_Init**(void)

Do CLINT Interrupt configuration.

This function will initialize cpu interrupt mode to clint mode. It will

- Set exception/interrupt entry to exc\_entry, now interrupt and exception share the same entry point
- Register interrupt handling routine system\_core\_interrupt\_handler to core\_interrupt\_handler function, which will be called in core\_exception\_handler function

void **PLIC\_Interrupt\_Init**(void)

Do PLIC Interrupt configuration.

This function will initialize cpu interrupt mode to clint/plic mode. It will

- Initialize a software maintained SystemM/SExtInterruptHandlers and SystemCoreInterruptHandlers to default value
- Set exception/interrupt entry to exc\_entry, now interrupt and exception share the same entry point

void **Interrupt\_Init**(void)

initialize interrupt controller

Do CPU interrupt initialization, if plic present, init it, then init eclic if present. So if ECLIC present, the interrupt will default configured to ECLIC interrupt mode, if you want to switch to PLIC interrupt mode, you need to call PLIC\_Interrupt\_Init in you application code.

By default, if ECLIC present, eclic interrupt mode will be set, otherwise it will be clint/plic interrupt mode

**Remark**

This function previously was ECLIC\_Init, now ECLIC\_Init is removed

int32\_t **ECLIC\_Register\_IRQ**(*IRQn\_Type* (page 600) IRQn, uint8\_t shv, *ECLIC\_TRIGGER\_Type* (page 158) trig\_mode, uint8\_t lvl, uint8\_t priority, void \*handler)

Initialize a specific IRQ and register the handler.

This function set vector mode, trigger mode and polarity, interrupt level and priority, assign handler for specific IRQn.

**Remark**

- This function use to configure specific eclic interrupt and register its interrupt handler and enable its interrupt.
- If the vector table is placed in read-only section(FLASHXIP mode), handler could not be installed

**Parameters**

- **IRQn** – [in] NMI interrupt handler address
- **shv** – [in] *ECLIC\_NON\_VECTOR\_INTERRUPT* (page 158) means non-vector mode, and *ECLIC\_VECTOR\_INTERRUPT* (page 158) is vector mode
- **trig\_mode** – [in] see *ECLIC\_TRIGGER\_Type* (page 158)
- **lvl** – [in] interrupt level
- **priority** – [in] interrupt priority
- **handler** – [in] interrupt handler, if NULL, handler will not be installed

**Returns**

-1 means invalid input parameter. 0 means successful.

int32\_t **Core\_Register\_IRQ**(uint32\_t irqn, void \*handler)

Register a m-mode riscv core interrupt and register the handler.

This function set interrupt handler for core interrupt in non-eclic mode

**Remark**

- This function use to configure riscv core interrupt and register its interrupt handler and enable its interrupt.
- You can only use it when you are not in eclic interrupt mode

**Parameters**

- **irqn** – [in] interrupt number
- **handler** – [in] interrupt handler, if NULL, handler will not be installed

**Returns**

-1 means invalid input parameter. 0 means successful.

`int32_t Core_Register_IRQ_S(uint32_t irqn, void *handler)`

Register a riscv s-mode core interrupt and register the handler.

This function set interrupt handler for core interrupt in non-eclic mode

**Remark**

- This function use to configure riscv core interrupt and register its interrupt handler and enable its interrupt.
- You can only use it when you are not in eclic interrupt mode

**Parameters**

- **irqn** – [in] interrupt number
- **handler** – [in] interrupt handler, if NULL, handler will not be installed

**Returns**

-1 means invalid input parameter. 0 means successful.

`int32_t PLIC_Register_IRQ(uint32_t source, uint8_t priority, void *handler)`

Register a m-mode specific plic interrupt and register the handler.

This function set priority and handler for m-mode plic interrupt

**Remark**

- This function use to configure specific plic interrupt and register its interrupt handler and enable its interrupt.
- You can only use it when you are in plic interrupt mode

**Parameters**

- **source** – [in] interrupt source
- **priority** – [in] interrupt priority
- **handler** – [in] interrupt handler, if NULL, handler will not be installed

**Returns**

-1 means invalid input parameter. 0 means successful.

`int32_t PLIC_Register_IRQ_S(uint32_t source, uint8_t priority, void *handler)`

Register a s-mode specific plic interrupt and register the handler.

This function set priority and handler for s-mode plic interrupt

**Remark**

- This function use to configure specific plic interrupt and register its interrupt handler and enable its interrupt.
- You can only use it when you are in plic interrupt mode

**Parameters**

- **source** – [in] interrupt source
- **priority** – [in] interrupt priority
- **handler** – [in] interrupt handler, if NULL, handler will not be installed

**Returns**

-1 means invalid input parameter. 0 means successful.

int32\_t **ECLIC\_Register\_IRQ\_S**(*IRQn\_Type* (page 600) IRQn, uint8\_t shv, *ECLIC\_TRIGGER\_Type* (page 158) trig\_mode, uint8\_t lvl, uint8\_t priority, void \*handler)

Initialize a specific IRQ and register the handler for supervisor mode.

This function set vector mode, trigger mode and polarity, interrupt level and priority, assign handler for specific IRQn.

**Remark**

- This function use to configure specific eclic S-mode interrupt and register its interrupt handler and enable its interrupt.
- If the vector table is placed in read-only section (FLASHXIP mode), handler could not be installed.

**Parameters**

- **IRQn** – [in] NMI interrupt handler address
- **shv** – [in] *ECLIC\_NON\_VECTOR\_INTERRUPT* (page 158) means non-vector mode, and *ECLIC\_VECTOR\_INTERRUPT* (page 158) is vector mode
- **trig\_mode** – [in] see *ECLIC\_TRIGGER\_Type* (page 158)
- **lvl** – [in] interrupt level
- **priority** – [in] interrupt priority
- **handler** – [in] interrupt handler, if NULL, handler will not be installed

**Returns**

-1 means invalid input parameter. 0 means successful.

void **\_\_sync\_harts**(void)

Synchronize all harts.

This function is used to synchronize all the harts, especially to wait the boot hart finish initialization of data section, bss section and c routines initialization This function must be placed in .text.init section, since



section initialization is not ready, global variable and static variable should be avoid to use in this function, and avoid to call other functions

static void **Trap\_Init**(void)

do the init for trap

void **\_premain\_init**(void)

early init function before main

This function is executed right before main function. For RISC-V gnu toolchain, `_init` function might not be called by `__libc_init_array` function, so we defined a new function to do initialization.

void **\_postmain\_fini**(int status)

finish function after main

This function is executed right after main function. For RISC-V gnu toolchain, `_fini` function might not be called by `__libc_fini_array` function, so we defined a new function to do initialization

#### Parameters

**status** – [in] status code return from main

void **\_init**(void)

`_init` function called in `__libc_init_array()`

This `__libc_init_array()` function is called during startup code, user need to implement this function, otherwise when link it will error `init.c:(.text.__libc_init_array+0x26): undefined reference to _init`

#### Note

Please use [\\_premain\\_init](#) (page 707) function now

void **\_fini**(void)

`_fini` function called in `__libc_fini_array()`

This `__libc_fini_array()` function is called when exit main. user need to implement this function, otherwise when link it will error `fini.c:(.text.__libc_fini_array+0x28): undefined reference to _fini`

#### Note

Please use [\\_postmain\\_fini](#) (page 707) function now

## Variables

uint32\_t **SystemCoreClock** = SYSTEM\_CLOCK

Variable to hold the system core clock value.

Holds the system core clock, which is the system clock frequency supplied to the SysTick timer and the processor core clock. This variable can be used by debuggers to query the frequency of the debug timer or to configure the trace clock speed.

**Attention**

Compilers must be configured to avoid removing this variable in case the application program is not using it. Debugging systems require the variable to be physically present in memory so that it can be examined to configure the debugger.

unsigned long **vector\_base**[]

unsigned long **CpuIRegionBase** = 0xFFFFFFFF

Nuclei RISC-V CPU IRegion Base Address Probed, you should avoid to use it in your application code, please use `__IREGION_BASEADDR` if you want.

**Interrupt Exception NMI Handling***group* **Interrupt and Exception and NMI Handling**

Functions for interrupt, exception and nmi handle available in `system_<device>.c`.

Nuclei provide a template for interrupt, exception and NMI handling. Silicon Vendor could adapt according to their requirement. Silicon vendor could implement interface for different exception code and replace current implementation.

**Defines**

**MAX\_SYSTEM\_EXCEPTION\_NUM** 20

Max exception handler number, don't include the NMI(0xFFF) one.

**SYSTEM\_CORE\_INTNUM** 16

**Typedefs**

typedef void (\***EXC\_HANDLER**)(unsigned long cause, unsigned long sp)

Exception Handler Function Typedef.

**Note**

This typedef is only used internal in this `system_<Device>.c` file. It is used to do type conversion for registered exception handler before calling it.

typedef void (\***INT\_HANDLER**)(unsigned long cause, unsigned long sp)

## Functions

static void **system\_mmode\_extirq\_handler**(unsigned long exccode, unsigned long sp)

M-Mode external interrupt handler common entry for plic interrupt mode.

This function provide common entry for m-mode external interrupt for plic interrupt mode.

### Parameters

- **exccode** – [in] exception code indicating the reason that caused the trap in machine mode
- **sp** – [in] stack pointer

static void **core\_interrupt\_handler**(unsigned long exccode, unsigned long sp)

M-Mode Common Interrupt handler entry when in clint/plic mode.

This function provided a command entry for interrupt in clint/plic mode

### Remark

- This is not used for clic interrupt mode, which is only used for clint/plic interrupt mode, you should call *CLINT\_Interrupt\_Init* (page 703) or *PLIC\_Interrupt\_Init* (page 703) first to make sure this handler entry registered
- If you are not in eclic interrupt mode, please use please use *Interrupt\_Register\_CoreIRQ* (page 711) to register internal interrupt and use *Interrupt\_Register\_ExtIRQ* (page 711) to register external interrupt

### Parameters

- **exccode** – [in] Exception Code
- **sp** – [in] stack pointer

uint32\_t **core\_exception\_handler**(unsigned long mcause, unsigned long sp)

M-Mode Common NMI/Exception/Interrupt handler entry.

This function provided a command entry for NMI and exception. Silicon Vendor could modify this template implementation according to requirement.

### Remark

- RISC-V provided common entry for all types of exception and interrupt if not in eclic mode. This is proposed code template for exception entry function, Silicon Vendor could modify the implementation.
- For the core\_exception\_handler template, we provided exception register function *Exception\_Register\_EXC* (page 712) which can help developer to register your exception handler for specific exception number.
- If you are in eclic interrupt mode, please use *ECLIC\_Register\_IRQ* (page 704) to register both internal and external interrupt

- If you are not in eclic interrupt mode, please use [Interrupt\\_Register\\_CoreIRQ](#) (page 711) to register internal interrupt and use [Interrupt\\_Register\\_ExtIRQ](#) (page 711) to register external interrupt

#### Parameters

- **mcause** – [in] code indicating the reason that caused the trap in machine mode
- **sp** – [in] stack pointer

static void **system\_default\_interrupt\_handler\_s**(unsigned long scause, unsigned long sp)

s-mode System Default Interrupt Handler for CLINT/PLIC Interrupt Mode

This function provided a default interrupt handling code for all interrupt ids.

static void **system\_smode\_extirq\_handler**(unsigned long exccode, unsigned long sp)

S-Mode external interrupt handler common entry for plic interrupt mode.

This function provide common entry for s-mode external interrupt for plic interrupt mode.

#### Parameters

- **exccode** – [in] exception code indicating the reason that caused the trap in supervisor mode
- **sp** – [in] stack pointer

static void **core\_interrupt\_handler\_s**(unsigned long exccode, unsigned long sp)

S-Mode Common Interrupt handler entry when in clint/plic mode.

This function provided a command entry for interrupt in clint/plic mode

#### Remark

- This is not used for clic interrupt mode, which is only used for clint/plic interrupt mode, you should call [CLINT\\_Interrupt\\_Init](#) (page 703) or [PLIC\\_Interrupt\\_Init](#) (page 703) first to make sure this handler entry registered
- If you are not in eclic interrupt mode, please use [Interrupt\\_Register\\_CoreIRQ](#) (page 711) to register internal interrupt and use [Interrupt\\_Register\\_ExtIRQ](#) (page 711) to register external interrupt

#### Parameters

- **exccode** – [in] Exception Code
- **sp** – [in] stack pointer

void **Exception\_DumpFrame**(unsigned long sp, uint8\_t mode)

Dump Exception Frame.

This function provided feature to dump exception frame stored in stack.

#### Parameters

- **sp** – [in] stackpoint
- **mode** – [in] privileged mode to decide whether to dump msubm CSR

static void **system\_default\_interrupt\_handler**(unsigned long mcause, unsigned long sp)

M-Mode System Default Interrupt Handler for CLINT/PLIC Interrupt Mode.

This function provided a default interrupt handling code for all interrupt ids.

void **Interrupt\_Register\_CoreIRQ**(uint32\_t irqn, unsigned long int\_handler)

Register a m-mode core interrupt handler for core interrupt number.

- For `irqn <= SYSTEM_CORE_INTNUM`, it will be registered into `SystemCoreInterruptHandlers[irqn-1]`, only used in non-eclic mode.

#### Remark

You can only use it when you are not in ECLIC interrupt mode.

#### Parameters

- **irqn** – See IRQn
- **int\_handler** – The core interrupt handler for this interrupt code irqn

unsigned long **Interrupt\_Get\_CoreIRQ**(uint32\_t irqn)

Get a m-mode core interrupt handler for core interrupt number.

#### Remark

You can only use it when you are not in ECLIC interrupt mode.

#### Parameters

**irqn** – See IRQn

#### Returns

The core interrupt handler for this interrupt code irqn, only used in non-eclic mode.

void **Interrupt\_Register\_ExtIRQ**(uint32\_t irqn, unsigned long int\_handler)

Register a m-mode external interrupt handler for plic external interrupt number.

- For `irqn <= __PLIC_INTNUM`, it will be registered into `SystemMExtInterruptHandlers[irqn-1]`.

#### Remark

You can only use it when you are in PLIC interrupt mode.

#### Parameters

- **irqn** – See IRQn
- **int\_handler** – The external interrupt handler for this interrupt code irqn

unsigned long **Interrupt\_Get\_ExtIRQ**(uint32\_t irqn)

Get a m-mode external interrupt handler for external interrupt number.

**Remark**

You can only use it when you are in PLIC interrupt mode.

**Parameters**

**irqn** – See IRQn

**Returns**

The external interrupt handler for this interrupt code irqn

void **Exception\_Register\_EXC**(uint32\_t EXCn, unsigned long exc\_handler)

Register a m-mode exception handler for exception code EXCn.

- For  $EXCn < \text{MAX\_SYSTEM\_EXCEPTION\_NUM}$  (page 708), it will be registered into `SystemExceptionHandlers[EXCn-1]`.
- For  $EXCn == NMI\_EXCn$ , it will be registered into `SystemExceptionHandlers[MAX\_SYSTEM\_EXCEPTION\_NUM]`.

**Parameters**

- **EXCn** – [in] See EXCn\_Type
- **exc\_handler** – [in] The exception handler for this exception code EXCn

unsigned long **Exception\_Get\_EXC**(uint32\_t EXCn)

Get current m-mode exception handler for exception code EXCn.

- For  $EXCn < \text{MAX\_SYSTEM\_EXCEPTION\_NUM}$  (page 708), it will return `SystemExceptionHandlers[EXCn-1]`.
- For  $EXCn == NMI\_EXCn$ , it will return `SystemExceptionHandlers[MAX\_SYSTEM\_EXCEPTION\_NUM]`.

**Parameters**

**EXCn** – [in] See EXCn\_Type

**Returns**

Current exception handler for exception code EXCn, if not found, return 0.

static void **Exception\_Init**(void)

Initialize all the default core exception handlers.

The core exception handler for each exception id will be initialized to *system\_default\_exception\_handler* (page 715).

**Note**

Called in `_init` (page 707) function, used to initialize default exception handlers for all exception IDs. `SystemExceptionHandler` contains NMI, but `SystemExceptionHandler_S` not, because NMI can't be delegated to S-mode.

`uint32_t core_exception_handler_s`(unsigned long `scause`, unsigned long `sp`)

common Exception handler entry of supervisor mode

This function provided a supervisor mode common entry for exception. Silicon Vendor could modify this template implementation according to requirement.

**Remark**

- RISC-V provided supervisor mode common entry for all types of exception. This is proposed code template for exception entry function, Silicon Vendor could modify the implementation.
- For the `core_exception_handler_s` template, we provided exception register function *Exception\_Register\_EXC\_S* (page 713) which can help developer to register your exception handler for specific exception number.

**Parameters**

- **scause** – [in] code indicating the reason that caused the trap in supervisor mode
- **sp** – [in] stack pointer

`void Exception_Register_EXC_S`(`uint32_t EXCn`, unsigned long `exc_handler`)

Register an exception handler for exception code `EXCn` of supervisor mode.

-For `EXCn < MAX_SYSTEM_EXCEPTION_NUM` (page 708), it will be registered into `SystemExceptionHandler_S[EXCn-1]`. -For `EXCn == NMI_EXCn`, The NMI (Non-maskable-interrupt) cannot be trapped to the supervisor-mode or user-mode for any configuration, so NMI won't be registered into `SystemExceptionHandler_S`.

**Parameters**

- **EXCn** – [in] See `EXCn_Type`
- **exc\_handler** – [in] The exception handler for this exception code `EXCn`

`unsigned long Exception_Get_EXC_S`(`uint32_t EXCn`)

Get current exception handler for exception code `EXCn` of supervisor mode.

- For `EXCn < MAX_SYSTEM_EXCEPTION_NUM` (page 708), it will return `SystemExceptionHandler_S[EXCn-1]`.

**Parameters**

**EXCn** – [in] See `EXCn_Type`

**Returns**

Current exception handler for exception code `EXCn`, if not found, return 0.

void **Interrupt\_Register\_CoreIRQ\_S**(uint32\_t irqn, unsigned long int\_handler)

Register an s-mode core interrupt handler for core interrupt number.

- For `irqn <= SYSTEM_CORE_INTNUM`, it will be registered into `SystemCoreInterruptHandlers[irqn-1]`, only used in non-eclic mode.

**Remark**

You can only use it when you are not in ECLIC interrupt mode.

**Parameters**

- **irqn** – See IRQn
- **int\_handler** – The core interrupt handler for this interrupt code irqn

unsigned long **Interrupt\_Get\_CoreIRQ\_S**(uint32\_t irqn)

Get a s-mode core interrupt handler for core interrupt number.

**Remark**

You can only use it when you are not in ECLIC interrupt mode.

**Parameters**

**irqn** – See IRQn

**Returns**

The core interrupt handler for this interrupt code irqn, only used in non-eclic mode.

void **Interrupt\_Register\_ExtIRQ\_S**(uint32\_t irqn, unsigned long int\_handler)

Register an s-mode external interrupt handler for plic external interrupt number.

- For `irqn <= __PLIC_INTNUM`, it will be registered into `SystemSExtInterruptHandlers[irqn-1]`.

**Remark**

You can only use it when you are in PLIC interrupt mode.

**Parameters**

- **irqn** – See IRQn
- **int\_handler** – The external interrupt handler for this interrupt code irqn

unsigned long **Interrupt\_Get\_ExtIRQ\_S**(uint32\_t irqn)

Get an s-mode external interrupt handler for external interrupt number.



**Remark**

You can only use it when you are in PLIC interrupt mode.

**Parameters**

**irqn** – See IRQn

**Returns**

The external interrupt handler for this interrupt code irqn

static void **system\_default\_exception\_handler**(unsigned long mcause, unsigned long sp)

M-Mode System Default Exception Handler.

This function provides a default exception and NMI handler for all exception ids. By default, It will just print some information for debug, Vendor can customize it according to its requirements.

**Parameters**

- **mcause** – [in] code indicating the reason that caused the trap in machine mode
- **sp** – [in] stack pointer

static void **system\_default\_exception\_handler\_s**(unsigned long scause, unsigned long sp)

Supervisor mode system Default Exception Handler.

This function provided a default supervisor mode exception and NMI handling code for all exception ids. By default, It will just print some information for debug, Vendor can customize it according to its requirements.

**Parameters**

- **scause** – [in] code indicating the reason that caused the trap in supervisor mode
- **sp** – [in] stack pointer

**Variables**

static unsigned long **SystemExceptionHandler**[MAX\_SYSTEM\_EXCEPTION\_NUM + 1]

Store the exception handlers for each exception ID.

**Note**

- This SystemExceptionHandler are used to store all the handlers for all the exception codes Nuclei N/NX core provided.
- Exception code 0 - 19, totally 20 exceptions are mapped to SystemExceptionHandler[0:19]
- Exception for NMI is also re-routed to exception handling(exception code 0xFFFF) in startup code configuration, the handler itself is mapped to SystemExceptionHandler[MAX\_SYSTEM\_EXCEPTION\_NUM]

static unsigned long **SystemMExtInterruptHandlers**[\_PLIC\_INTNUM]

static unsigned long **SystemCoreInterruptHandlers**[SYSTEM\_CORE\_INTNUM]

static *INT\_HANDLER* (page 708) **system\_core\_interrupt\_handler** = NULL

static unsigned long **SystemExceptionHandlers\_S**[MAX\_SYSTEM\_EXCEPTION\_NUM]

Store the exception handlers for each exception ID in supervisor mode.

#### Note

- This SystemExceptionHandlers\_S are used to store all the handlers for all the exception codes Nuclei N/NX core provided.
- Exception code 0 - 19, totally 20 exceptions are mapped to SystemExceptionHandlers\_S[0:19]

static *INT\_HANDLER* (page 708) **system\_core\_interrupt\_handler\_s** = NULL

static unsigned long **SystemCoreInterruptHandlers\_S**[SYSTEM\_CORE\_INTNUM]

static unsigned long **SystemSExtInterruptHandlers**[\_\_PLIC\_INTNUM]

## 2.5.21 ARM Compatible Functions

### group **ARM Compatible Functions**

A few functions that compatible with ARM CMSIS-Core.

Here we provided a few functions that compatible with ARM CMSIS-Core, mostly used in the DSP and NN library.

#### Defines

**\_\_ISB()** **\_\_RWMB()**

Instruction Synchronization Barrier, compatible with ARM.

**\_\_DSB()** **\_\_RWMB()**

Data Synchronization Barrier, compatible with ARM.

**\_\_DMB()** **\_\_RWMB()**

Data Memory Barrier, compatible with ARM.

**\_\_LDRBT(ptr)** **\_\_LB((ptr))**

LDRT Unprivileged (8 bit), ARM Compatible.

**\_\_LDRHT(ptr)** **\_\_LH((ptr))**

LDRT Unprivileged (16 bit), ARM Compatible.

**\_\_LDRT(ptr)** **\_\_LW((ptr))**

LDRT Unprivileged (32 bit), ARM Compatible.

**\_\_STRBT**(val, ptr) \_\_SB((ptr), (val))

STRT Unprivileged (8 bit), ARM Compatible.

**\_\_STRHT**(val, ptr) \_\_SH((ptr), (val))

STRT Unprivileged (16 bit), ARM Compatible.

**\_\_STRT**(val, ptr) \_\_SW((ptr), (val))

STRT Unprivileged (32 bit), ARM Compatible.

**\_\_SSAT**(val, sat) \_\_RV\_SCLIP32((val), (sat-1))

Signed Saturate.

Saturates a signed value.

#### Parameters

- **value** – [in] Value to be saturated
- **sat** – [in] Bit position to saturate to (1..32)

#### Returns

Saturated value

**\_\_USAT**(val, sat) \_\_RV\_UCLIP32((val), (sat))

Unsigned Saturate.

Saturates an unsigned value.

#### Parameters

- **value** – [in] Value to be saturated
- **sat** – [in] Bit position to saturate to (0..31)

#### Returns

Saturated value

**\_\_RBIT**(value) \_\_RV\_BITREVI((value), 31)

Reverse bit order of value.

Reverses the bit order of the given value.

#### Parameters

- **value** – [in] Value to reverse

#### Returns

Reversed value

**\_\_CLZ**(data) \_\_RV\_CLZ32(data)

Count leading zeros.

Counts the number of leading zeros of a data value.

#### Parameters

- **data** – [in] Value to count the leading zeros

#### Returns

number of leading zeros in value

**\_\_EXPD\_BYTE**(x)

Expand byte to unsigned long value.

Expand byte value x to unsigned long value's each byte.

**Parameters**

- **x** – **[in]** the byte value to be expand, the input must be uint8\_t type

**Returns**

Expanded value in unsigned long

**Functions****\_\_STATIC\_FORCEINLINE uint32\_t \_\_REV (uint32\_t value)**

Reverse byte order (32 bit)

Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x78563412.

**Parameters**

**value** – **[in]** Value to reverse

**Returns**

Reversed value

**\_\_STATIC\_FORCEINLINE uint32\_t \_\_REV16 (uint32\_t value)**

Reverse byte order (16 bit)

Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 0x34127856.

**Parameters**

**value** – **[in]** Value to reverse

**Returns**

Reversed value

**\_\_STATIC\_FORCEINLINE int16\_t \_\_REVSH (int16\_t value)**

Reverse byte order (16 bit)

Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For example, 0x0080 becomes 0x8000.

**Parameters**

**value** – **[in]** Value to reverse

**Returns**

Reversed value

**\_\_STATIC\_FORCEINLINE uint32\_t \_\_ROR (uint32\_t op1, uint32\_t op2)**

Rotate Right in unsigned value (32 bit)

Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits.

**Parameters**

- **op1** – **[in]** Value to rotate
- **op2** – **[in]** Number of Bits to rotate(0-31)

**Returns**

Rotated value

**\_\_STATIC\_FORCEINLINE uint64\_t \_\_ROR64 (uint64\_t op1, uint32\_t op2)**

Rotate Right in uint32x2 value (64 bit)

Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits.

**Parameters**

- **op1** – [in] Value to rotate([63:32] and [31:0] rotate separately)
- **op2** – [in] Number of Bits to rotate

**Returns**

Rotated value([63:32] | [31:0])

**\_\_STATIC\_FORCEINLINE unsigned long \_\_CTZ (unsigned long data)**

Count trailing zero.

Return the count of least-significant bit zero. for example, return 3 if x=0bxxx1000

**Remark**

- The value mustn't be 0, or else it will spin here

**Parameters**

**data** – [in] Value to count the trailing zeros

**Returns**

number of trailing zeros in value

## 2.5.22 NMSIS Bench and Test Helper Functions

### *group* NMSIS Bench and Test Related Helper Functions

Functions that used to do benchmark and test suite.

NMSIS benchmark and test related helper functions are provided to help do benchmark and test case pass/fail assertion.

If you want to do calculate cpu cycle cost of a process, you can use BENCH\_xxx macros defined in this.

In a single c source code file, you should include `nmsis_bench.h`, and then you should place `BENCH_DECLARE_VAR()` (page 720); before call other BENCH\_xxx macros. If you want to start to do benchmark, you should only call `BENCH_INIT()` (page 720); once in your source code, and then place `BENCH_START(proc_name)` (page 720); and `BENCH_END(proc_name)` (page 720) before and after the process you want to measure. You can refer to `<nuclei-sdk>/application/baremetal/demo_dsp` for how to use it.

If you want to disable the benchmark calculation, you can place `#define DISABLE_NMSIS_BENCH` before include `nmsis_bench.h`

If in your c test source code, you can add `NMSIS_TEST_PASS()` (page 727); and `NMSIS_TEST_FAIL()` (page 727); to mark c test is pass or fail.

## Defines

### **READ\_CYCLE** *\_\_get\_rv\_cycle* (page 81)

When XLEN=32, reading the full 64-bit CYCLE register incurs additional overhead.

BENCH\_XLEN\_MODE skips reading the upper 32 bits, reducing the extra cycle cost and allowing for more accurate measurements of small cycle counts.

NOTE: It is only applicable when the total cycle count does not exceed  $2^{32}$ . Read the whole 64 bits value of MCYCLE register

### **BENCH\_DECLARE\_VAR()**

Declare benchmark required variables, need to be placed above all BENCH\_xxx macros in each c source code if BENCH\_xxx used.

### **BENCH\_INIT()**

Initialize benchmark environment, need to called in before other BENCH\_xxx macros are called.

### **BENCH\_RESET**(proc) `_bc_sumcyc = 0; _bc_usecyc = 0; _bc_lpcnt = 0; _bc_ercd = 0;`

Reset benchmark sum cycle and use cycle for proc.

### **BENCH\_START**(proc)

Start to do benchmark for proc, and record start cycle, and reset error code.

### **BENCH\_SAMPLE**(proc)

Sample a benchmark for proc, and record this start -> sample cost cycle, and accumulate it to sum cycle.

### **BENCH\_END**(proc)

Mark end of benchmark for proc, and calc used cycle, and print it.

### **BENCH\_STOP**(proc) `printf("CSV, %s, %lu\n", #proc, (unsigned long)_bc_sumcyc);`

Mark stop of benchmark, start -> sample -> sample -> stop, and print the sum cycle of a proc.

### **BENCH\_STAT**(proc) `printf("STAT, %s, %lu, %lu\n", #proc, (unsigned long)_bc_lpcnt, (unsigned long)_bc_sumcyc);`

Show statistics of benchmark, format: STAT, proc, loopcnt, sumcyc.

### **BENCH\_GET\_USECYC()** `(_bc_usecyc)`

Get benchmark use cycle.

### **BENCH\_GET\_SUMCYC()** `(_bc_sumcyc)`

Get benchmark sum cycle.

### **BENCH\_GET\_LPCNT()** `(_bc_lpcnt)`

Get benchmark loop count.

### **BENCH\_ERROR**(proc) `_bc_ercd = 1;`

Mark benchmark for proc is errored.

### **BENCH\_STATUS**(proc)

Show the status of the benchmark.

### **EVENT\_SEL\_INSTRUCTION\_COMMIT** 0

### **EVENT\_SEL\_MEMORY\_ACCESS** 1

EVENT\_SEL\_TYPE\_0 0

EVENT\_SEL\_TYPE\_1 1

EVENT\_SEL\_TYPE\_2 2

EVENT\_SEL\_TYPE\_3 3

EVENT\_INSTRUCTION\_COMMIT\_CYCLE\_COUNT 1

EVENT\_INSTRUCTION\_COMMIT\_RETIRED\_COUNT 2

EVENT\_INSTRUCTION\_COMMIT\_INTEGER\_LOAD 3

EVENT\_INSTRUCTION\_COMMIT\_INTEGER\_STORE 4

EVENT\_INSTRUCTION\_COMMIT\_ATOMIC\_MEMORY\_OPERATION 5

EVENT\_INSTRUCTION\_COMMIT\_SYSTEM 6

EVENT\_INSTRUCTION\_COMMIT\_INTEGER\_COMPUTATIONAL 7

EVENT\_INSTRUCTION\_COMMIT\_CONDITIONAL\_BRANCH 8

EVENT\_INSTRUCTION\_COMMIT\_TAKEN\_CONDITIONAL\_BRANCH 9

EVENT\_INSTRUCTION\_COMMIT\_JAL 10

EVENT\_INSTRUCTION\_COMMIT\_JALR 11

EVENT\_INSTRUCTION\_COMMIT\_RETURN 12

EVENT\_INSTRUCTION\_COMMIT\_CONTROL\_TRANSFER 13

EVENT\_INSTRUCTION\_COMMIT\_FENCE\_INSTRUCTION 14

EVENT\_INSTRUCTION\_COMMIT\_INTEGER\_MULTIPLICATION 15

EVENT\_INSTRUCTION\_COMMIT\_INTEGER\_DIVISION\_REMAINDER 16

EVENT\_INSTRUCTION\_COMMIT\_FLOATING\_POINT\_LOAD 17

EVENT\_INSTRUCTION\_COMMIT\_FLOATING\_POINT\_STORE 18

EVENT\_INSTRUCTION\_COMMIT\_FLOATING\_POINT\_ADDITION\_SUBTRACTION 19

EVENT\_INSTRUCTION\_COMMIT\_FLOATING\_POINT\_MULTIPLICATION 20

EVENT\_INSTRUCTION\_COMMIT\_FLOATING\_POINT\_FUSED\_MULTIPLY\_ADD\_SUB 21

EVENT\_INSTRUCTION\_COMMIT\_FLOATING\_POINT\_DIVISION\_OR\_SQUARE\_ROOT 22

EVENT\_INSTRUCTION\_COMMIT\_OTHER\_FLOATING\_POINT\_INSTRUCTION 23

EVENT\_INSTRUCTION\_COMMIT\_CONDITIONAL\_BRANCH\_PREDICTION\_FAIL 24

EVENT\_INSTRUCTION\_COMMIT\_JALR\_PREDICTION\_FAIL 25

EVENT\_INSTRUCTION\_COMMIT\_POP\_PREDICTION\_FAIL 26

EVENT\_INSTRUCTION\_COMMIT\_FENCEI\_INSTRUCTION 27

EVENT\_INSTRUCTION\_COMMIT\_SFENCE\_INSTRUCTION 28

EVENT\_INSTRUCTION\_COMMIT\_ECALL\_INSTRUCTION 29

EVENT\_INSTRUCTION\_COMMIT\_EXCEPTION\_INSTRUCTION 30

EVENT\_INSTRUCTION\_COMMIT\_INTERRUPT\_INSTRUCTION 31

EVENT\_MEMORY\_ACCESS\_ICACHE\_MISS 1

EVENT\_MEMORY\_ACCESS\_DCACHE\_MISS 2

EVENT\_MEMORY\_ACCESS\_ITLB\_MISS 3

EVENT\_MEMORY\_ACCESS\_DTLB\_MISS 4

EVENT\_MEMORY\_ACCESS\_MAIN\_DTLB\_MISS 5

EVENT\_MEMORY\_ACCESS\_MAIN\_TLB\_MISS 5

EVENT\_MEMORY\_ACCESS\_L2\_CACHE\_ACCESS 8



EVENT\_MEMORY\_ACCESS\_L2\_CACHE\_MISS 9

EVENT\_MEMORY\_ACCESS\_MEMORY\_BUS\_REQUEST 10

EVENT\_MEMORY\_ACCESS\_IFU\_STALL\_CYCLE 11

EVENT\_MEMORY\_ACCESS\_EXU\_STALL\_CYCLE 12

EVENT\_MEMORY\_ACCESS\_TIMER 13

EVENT\_TYPE\_0\_CYCLE\_COUNT 1

EVENT\_TYPE\_0\_RETIRED\_COUNT 2

EVENT\_TYPE\_0\_INTEGER\_LOAD 3

EVENT\_TYPE\_0\_INTEGER\_STORE 4

EVENT\_TYPE\_0\_ATOMIC\_MEMORY\_OPERATION 5

EVENT\_TYPE\_0\_SYSTEM 6

EVENT\_TYPE\_0\_INTEGER\_COMPUTATIONAL 7

EVENT\_TYPE\_0\_CONDITIONAL\_BRANCH 8

EVENT\_TYPE\_0\_TAKEN\_CONDITIONAL\_BRANCH 9

EVENT\_TYPE\_0\_JAL 10

EVENT\_TYPE\_0\_JALR 11

EVENT\_TYPE\_0\_RETURN 12

EVENT\_TYPE\_0\_CONTROL\_TRANSFER 13

EVENT\_TYPE\_0\_FENCE\_INSTRUCTION 14

EVENT\_TYPE\_0\_INTEGER\_MULTIPLICATION 15

EVENT\_TYPE\_0\_INTEGER\_DIVISION\_REMAINDER 16

EVENT\_TYPE\_0\_FLOATING\_POINT\_LOAD 17

EVENT\_TYPE\_0\_FLOATING\_POINT\_STORE 18

EVENT\_TYPE\_0\_FLOATING\_POINT\_ADDITION\_SUBTRACTION 19

EVENT\_TYPE\_0\_FLOATING\_POINT\_MULTIPLICATION 20

EVENT\_TYPE\_0\_FLOATING\_POINT\_FUSED\_MULTIPLY\_ADD\_SUB 21

EVENT\_TYPE\_0\_FLOATING\_POINT\_DIVISION\_OR\_SQUARE\_ROOT 22

EVENT\_TYPE\_0\_OTHER\_FLOATING\_POINT\_INSTRUCTION 23

EVENT\_TYPE\_0\_CONDITIONAL\_BRANCH\_PREDICTION\_FAIL 24

EVENT\_TYPE\_0\_JALR\_PREDICTION\_FAIL 25

EVENT\_TYPE\_0\_POP\_PREDICTION\_FAIL 26

EVENT\_TYPE\_0\_FENCEI\_INSTRUCTION 27

EVENT\_TYPE\_0\_SFENCE\_INSTRUCTION 28

EVENT\_TYPE\_0\_ECALL\_INSTRUCTION 29

EVENT\_TYPE\_0\_EXCEPTION\_INSTRUCTION 30

EVENT\_TYPE\_0\_INTERRUPT\_INSTRUCTION 31

EVENT\_TYPE\_1\_ICACHE\_READ\_MISS 1

EVENT\_TYPE\_1\_DCACHE\_RW\_MISS 2

EVENT\_TYPE\_1\_ITLB\_READ\_MISS 3

EVENT\_TYPE\_1\_DTLB\_RW\_MISS 4

EVENT\_TYPE\_1\_MAIN\_TLB\_MISS 5

EVENT\_TYPE\_1\_L2\_CACHE\_ACCESS 8

EVENT\_TYPE\_1\_L2\_CACHE\_MISS 9

EVENT\_TYPE\_1\_MEMORY\_BUS\_REQUEST 10

EVENT\_TYPE\_1\_IFU\_STALL\_CYCLE 11

EVENT\_TYPE\_1\_EXU\_STALL\_CYCLE 12

EVENT\_TYPE\_1\_TIMER 13

EVENT\_TYPE\_2\_BRANCH\_INSTRUCTION\_COMMIT 2

EVENT\_TYPE\_2\_BRANCH\_PREDICT\_FAIL\_COMMIT 3

EVENT\_TYPE\_3\_DCACHE\_READ 0

EVENT\_TYPE\_3\_DCACHE\_READ\_MISS 1

EVENT\_TYPE\_3\_DCACHE\_WRITE 2

EVENT\_TYPE\_3\_DCACHE\_WRITE\_MISS 3

EVENT\_TYPE\_3\_DCACHE\_PREFETCH 4

EVENT\_TYPE\_3\_DCACHE\_PREFETCH\_MISS 5

EVENT\_TYPE\_3\_ICACHE\_READ 6

EVENT\_TYPE\_3\_ICACHE\_PREFETCH 8

EVENT\_TYPE\_3\_ICACHE\_PREFETCH\_MISS 9

EVENT\_TYPE\_3\_L2\_CACHE\_READ\_HIT 10

EVENT\_TYPE\_3\_L2\_CACHE\_READ\_MISS 11

EVENT\_TYPE\_3\_L2\_CACHE\_WRITE\_HIT 12

EVENT\_TYPE\_3\_L2\_CACHE\_WRITE\_MISS 13

EVENT\_TYPE\_3\_L2\_CACHE\_PREFETCH\_HIT 14

**EVENT\_TYPE\_3\_L2\_CACHE\_PREFETCH\_MISS** 15

**EVENT\_TYPE\_3\_DTLB\_READ** 16

**EVENT\_TYPE\_3\_DTLB\_READ\_MISS** 17

**EVENT\_TYPE\_3\_DTLB\_WRITE** 18

**EVENT\_TYPE\_3\_DTLB\_WRITE\_MISS** 19

**EVENT\_TYPE\_3\_ITLB\_READ** 20

**EVENT\_TYPE\_3\_BTB\_READ** 22

**EVENT\_TYPE\_3\_BTB\_READ\_MISS** 23

**EVENT\_TYPE\_3\_BTB\_WRITE** 24

**EVENT\_TYPE\_3\_BTB\_WRITE\_MISS** 25

**MSU\_EVENT\_ENABLE** 0x0F

**MEVENT\_EN** 0x08

**SEVENT\_EN** 0x02

**UEVENT\_EN** 0x01

**READ\_HPM\_COUNTER** \_\_get\_hpm\_counter

**HPM\_DECLARE\_VAR**(idx)

Declare high performance monitor counter idx benchmark required variables, need to be placed above all HPM\_xxx macros in each c source code if HPM\_xxx used.

**HPM\_SEL\_ENABLE**(ena) (ena << 28)

**HPM\_SEL\_EVENT**(sel, idx) ((sel) | (idx << 4))

**HPM\_EVENT**(sel, idx, ena) ([HPM\\_SEL\\_ENABLE](#) (page 726)(ena) | [HPM\\_SEL\\_EVENT](#) (page 726)(sel, idx))

Construct a event variable to be set(sel -> event\_sel, idx -> event\_idx, ena -> m/s/u\_enable)

**HPM\_INIT**()

Initialize high performance monitor environment, need to called in before other HPM\_xxx macros are called.

**HPM\_RESET**(idx, proc, event) \_\_hpm\_sumcyc##idx = 0; \_\_hpm\_lpcnt##idx = 0;

Reset high performance benchmark for proc using counter which index is idx.

**HPM\_START**(idx, proc, event)

Start to do high performance benchmark for proc, and record start hpm counter.

**HPM\_SAMPLE**(idx, proc, event)

Do high performance benchmark sample for proc, and sum it into sum counter.

**HPM\_END**(idx, proc, event)

Mark end of high performance benchmark for proc, and calc used hpm counter value.

**HPM\_STOP**(idx, proc, event) printf("HPM%d:0x%x, %s, %lu\n", idx, event, #proc, (unsigned long)\_\_hpm\_sumcyc##idx);

Mark stop of hpm benchmark, start -> sample -> sample -> stop, and print the sum cycle of a proc.

**HPM\_STAT**(idx, proc, event) printf("STATHPM%d:0x%x, %s, %lu, %lu\n", idx, event, #proc, (unsigned long)\_\_hpm\_lpcnt##idx, (unsigned long)\_\_hpm\_sumcyc##idx);

Show statistics of hpm benchmark, format: STATHPM::idx:event, proc, loopcnt, sumcyc.

**HPM\_GET\_USECYC**(idx) (\_\_hpm\_usecyc##idx)

Get hpm benchmark use cycle for counter idx.

**HPM\_GET\_SUMCYC**(idx) (\_\_hpm\_sumcyc##idx)

Get hpm benchmark sum cycle for counter idx.

**HPM\_GET\_LPCNT**(idx) (\_\_hpm\_lpcnt##idx)

Get hpm benchmark loop count for counter idx.

**NMSIS\_TEST\_PASS**() printf("\nNMSIS\_TEST\_PASS\n");

Mark test or application passed.

**NMSIS\_TEST\_FAIL**() printf("\nNMSIS\_TEST\_FAIL\n");

Mark test or application failed.

## Functions

**\_\_STATIC\_FORCEINLINE void \_\_prepare\_bench\_env (void)**

Prepare benchmark environment.

Prepare benchmark required environment, such as turn on necessary units like vpu, cycle, instret counters, hpm counters



## 3.1 Overview

### 3.1.1 Introduction

This user manual describes the NMSIS DSP software library, a suite of common signal processing functions for use on Nuclei N/NX/UX Class Processors based devices.

The library is divided into a number of functions each covering a specific category:

- Basic math functions
- Bayes functions
- Complex math functions
- Controller functions
- Distance functions
- Fast math functions
- Filtering functions
- Interpolation functions
- Matrix functions
- Quaternion math functions
- Statistical functions
- Support functions
- SVM functions
- Transform functions
- Window functions

The library has separate functions for operating on 8-bit integers, 16-bit integers, 32-bit integers and 32-bit floating-point values.

### 3.1.2 Using the Library

The library functions are declared in the public file `riscv_math.h` which is placed in the `NMSIS/DSP/Include` and `NMSIS/DSP/PrivateInclude` folder.

Simply include this file and link the appropriate library in the application and begin calling the library functions.

The Library supports single public header file `riscv_math.h` for Nuclei N/NX/UX Class Processors cores with little endian. Same header file will be used for floating point unit(FPU) variants.

### 3.1.3 Examples

The library ships with *a number of examples* (page 735) which demonstrate how to use the library functions.

### 3.1.4 Toolchain Support

The library has been developed and tested with RISC-V GCC Toolchain.

The library is being tested in GCC toolchain and updates on this activity will be made available shortly.

### 3.1.5 Building the Library

The library installer contains a **Makefile** to rebuild libraries on Nuclei RISC-V GCC toolchain in the **NMSIS/** folder.

The library can be built by run `make gen_dsp_lib`, it will build and install DSP library into **Library/DSP/GCC** folder.

### 3.1.6 Preprocessor Macros

Each library project have different pre-processor macros controlled via `CMakeLists.txt`.

This library is only built for little endian targets.

## 3.2 Using NMSIS-DSP

Here we will describe how to run the `nmsis dsp` examples in Nuclei QEMU.

### 3.2.1 Preparation

- Nuclei SDK, master branch(>= 0.8.0 release)
- Nuclei RISC-V GNU Toolchain 2025.02
- Nuclei QEMU 2025.02
- CMake >= 3.14
- Python 3 and pip package requirements located in
  - `<nuclei-sdk>/tools/scripts/requirements.txt`
  - `<NMSIS>/NMSIS/Scripts/requirements.txt`



### 3.2.2 Tool Setup

1. Export **PATH** correctly for qemu and riscv64-unknown-elf-gcc

```
export PATH=/path/to/qemu/bin:/path/to/gcc/bin:$PATH
```

### 3.2.3 Build NMSIS DSP Library

1. Download or clone NMSIS source code into **NMSIS** directory.
2. cd to **NMSIS/NMSIS/** directory, if you want to add or remove more arches to be build, you can modify **Scripts/Build/nmsis\_dsp.json** file
3. Build NMSIS DSP library and strip debug information using **make gen\_dsp\_lib**
4. The dsp library will be generated into **./Library/DSP/GCC** folder
5. The dsp libraries will be look like this:

```
$ ls -lhG Library/DSP/GCC/
total 361M
-rw-rw-r-- 1 3.8M Oct 20 11:52 libnmsis_dsp_rv32imac.a
-rw-rw-r-- 1 4.0M Oct 20 11:52 libnmsis_dsp_rv32imac_xxldsp.a
-rw-rw-r-- 1 4.0M Oct 20 11:52 libnmsis_dsp_rv32imac_xxldspn1x.a
-rw-rw-r-- 1 4.0M Oct 20 11:52 libnmsis_dsp_rv32imac_xxldspn2x.a
-rw-rw-r-- 1 4.0M Oct 20 11:52 libnmsis_dsp_rv32imac_xxldspn3x.a
-rw-rw-r-- 1 3.8M Oct 20 11:52 libnmsis_dsp_rv32imac_zba_zbb_zbc_zbs.a
-rw-rw-r-- 1 4.0M Oct 20 11:52 libnmsis_dsp_rv32imac_zba_zbb_zbc_zbs_xxldsp.a
-rw-rw-r-- 1 4.0M Oct 20 11:52 libnmsis_dsp_rv32imac_zba_zbb_zbc_zbs_xxldspn1x.a
-rw-rw-r-- 1 4.0M Oct 20 11:52 libnmsis_dsp_rv32imac_zba_zbb_zbc_zbs_xxldspn2x.a
-rw-rw-r-- 1 4.0M Oct 20 11:52 libnmsis_dsp_rv32imac_zba_zbb_zbc_zbs_xxldspn3x.a
-rw-rw-r-- 1 3.5M Oct 20 11:52 libnmsis_dsp_rv32imafc.a
-rw-rw-r-- 1 3.7M Oct 20 11:52 libnmsis_dsp_rv32imafc_xxldsp.a
-rw-rw-r-- 1 3.7M Oct 20 11:52 libnmsis_dsp_rv32imafc_xxldspn1x.a
-rw-rw-r-- 1 3.7M Oct 20 11:52 libnmsis_dsp_rv32imafc_xxldspn2x.a
-rw-rw-r-- 1 3.7M Oct 20 11:52 libnmsis_dsp_rv32imafc_xxldspn3x.a
-rw-rw-r-- 1 3.5M Oct 20 11:52 libnmsis_dsp_rv32imafc_zba_zbb_zbc_zbs.a
-rw-rw-r-- 1 3.7M Oct 20 11:52 libnmsis_dsp_rv32imafc_zba_zbb_zbc_zbs_xxldsp.a
-rw-rw-r-- 1 3.7M Oct 20 11:52 libnmsis_dsp_rv32imafc_zba_zbb_zbc_zbs_xxldspn1x.a
-rw-rw-r-- 1 3.7M Oct 20 11:52 libnmsis_dsp_rv32imafc_zba_zbb_zbc_zbs_xxldspn2x.a
-rw-rw-r-- 1 3.7M Oct 20 11:52 libnmsis_dsp_rv32imafc_zba_zbb_zbc_zbs_xxldspn3x.a
-rw-rw-r-- 1 3.9M Oct 20 11:52 libnmsis_dsp_rv32imafc_zfh.a
-rw-rw-r-- 1 3.6M Oct 20 11:52 libnmsis_dsp_rv32imafc_zfh_zvfz_zve32f.a
-rw-rw-r-- 1 3.7M Oct 20 11:52 libnmsis_dsp_rv32imafc_zfh_zvfz_zve32f_xxldsp.a
-rw-rw-r-- 1 3.7M Oct 20 11:52 libnmsis_dsp_rv32imafc_zfh_zvfz_zve32f_xxldspn1x.a
-rw-rw-r-- 1 3.6M Oct 20 11:52 libnmsis_dsp_rv32imafc_zfh_zvfz_zve32f_zba_zbb_zbc_zbs.a
-rw-rw-r-- 1 3.7M Oct 20 11:52 libnmsis_dsp_rv32imafc_zfh_zvfz_zve32f_zba_zbb_zbc_zbs_
↪xxldsp.a
-rw-rw-r-- 1 3.7M Oct 20 11:52 libnmsis_dsp_rv32imafc_zfh_zvfz_zve32f_zba_zbb_zbc_zbs_
↪xxldspn1x.a
-rw-rw-r-- 1 3.2M Oct 20 11:52 libnmsis_dsp_rv32imafc_zve32f.a
-rw-rw-r-- 1 3.3M Oct 20 11:52 libnmsis_dsp_rv32imafc_zve32f_xxldsp.a
-rw-rw-r-- 1 3.3M Oct 20 11:52 libnmsis_dsp_rv32imafc_zve32f_xxldspn1x.a
-rw-rw-r-- 1 3.3M Oct 20 11:52 libnmsis_dsp_rv32imafc_zve32f_xxldspn2x.a
```

(continues on next page)

(continued from previous page)

```

-rw-rw-r-- 1 3.3M Oct 20 11:52 libnmsis_dsp_rv32imafc_zve32f_xxldspn3x.a
-rw-rw-r-- 1 3.2M Oct 20 11:52 libnmsis_dsp_rv32imafc_zve32f_zba_zbb_zbc_zbs.a
-rw-rw-r-- 1 3.3M Oct 20 11:52 libnmsis_dsp_rv32imafc_zve32f_zba_zbb_zbc_zbs_xxldsp.a
-rw-rw-r-- 1 3.3M Oct 20 11:52 libnmsis_dsp_rv32imafc_zve32f_zba_zbb_zbc_zbs_xxldspn1x.a
-rw-rw-r-- 1 3.3M Oct 20 11:52 libnmsis_dsp_rv32imafc_zve32f_zba_zbb_zbc_zbs_xxldspn2x.a
-rw-rw-r-- 1 3.3M Oct 20 11:52 libnmsis_dsp_rv32imafc_zve32f_zba_zbb_zbc_zbs_xxldspn3x.a
-rw-rw-r-- 1 3.5M Oct 20 11:52 libnmsis_dsp_rv32imafdc.a
-rw-rw-r-- 1 3.6M Oct 20 11:52 libnmsis_dsp_rv32imafdc_xxldsp.a
-rw-rw-r-- 1 3.6M Oct 20 11:52 libnmsis_dsp_rv32imafdc_xxldspn1x.a
-rw-rw-r-- 1 3.6M Oct 20 11:52 libnmsis_dsp_rv32imafdc_xxldspn2x.a
-rw-rw-r-- 1 3.6M Oct 20 11:52 libnmsis_dsp_rv32imafdc_xxldspn3x.a
-rw-rw-r-- 1 3.4M Oct 20 11:52 libnmsis_dsp_rv32imafdc_zba_zbb_zbc_zbs.a
-rw-rw-r-- 1 3.6M Oct 20 11:52 libnmsis_dsp_rv32imafdc_zba_zbb_zbc_zbs_xxldsp.a
-rw-rw-r-- 1 3.6M Oct 20 11:52 libnmsis_dsp_rv32imafdc_zba_zbb_zbc_zbs_xxldspn1x.a
-rw-rw-r-- 1 3.7M Oct 20 11:52 libnmsis_dsp_rv32imafdc_zba_zbb_zbc_zbs_xxldspn2x.a
-rw-rw-r-- 1 3.7M Oct 20 11:52 libnmsis_dsp_rv32imafdc_zba_zbb_zbc_zbs_xxldspn3x.a
-rw-rw-r-- 1 3.8M Oct 20 11:52 libnmsis_dsp_rv32imafdc_zfh.a
-rw-rw-r-- 1 3.5M Oct 20 11:52 libnmsis_dsp_rv32imafdc_zfh_zvfh_zve32f.a
-rw-rw-r-- 1 3.6M Oct 20 11:52 libnmsis_dsp_rv32imafdc_zfh_zvfh_zve32f_xxldsp.a
-rw-rw-r-- 1 3.6M Oct 20 11:52 libnmsis_dsp_rv32imafdc_zfh_zvfh_zve32f_xxldspn1x.a
-rw-rw-r-- 1 3.5M Oct 20 11:52 libnmsis_dsp_rv32imafdc_zfh_zvfh_zve32f_zba_zbb_zbc_zbs.a
-rw-rw-r-- 1 3.6M Oct 20 11:52 libnmsis_dsp_rv32imafdc_zfh_zvfh_zve32f_zba_zbb_zbc_zbs_
↪xxldsp.a
-rw-rw-r-- 1 3.6M Oct 20 11:52 libnmsis_dsp_rv32imafdc_zfh_zvfh_zve32f_zba_zbb_zbc_zbs_
↪xxldspn1x.a
-rw-rw-r-- 1 3.1M Oct 20 11:52 libnmsis_dsp_rv32imafdc_zve32f.a
-rw-rw-r-- 1 3.2M Oct 20 11:52 libnmsis_dsp_rv32imafdc_zve32f_xxldsp.a
-rw-rw-r-- 1 3.2M Oct 20 11:52 libnmsis_dsp_rv32imafdc_zve32f_xxldspn1x.a
-rw-rw-r-- 1 3.2M Oct 20 11:52 libnmsis_dsp_rv32imafdc_zve32f_xxldspn2x.a
-rw-rw-r-- 1 3.2M Oct 20 11:52 libnmsis_dsp_rv32imafdc_zve32f_xxldspn3x.a
-rw-rw-r-- 1 3.1M Oct 20 11:52 libnmsis_dsp_rv32imafdc_zve32f_zba_zbb_zbc_zbs.a
-rw-rw-r-- 1 3.2M Oct 20 11:52 libnmsis_dsp_rv32imafdc_zve32f_zba_zbb_zbc_zbs_xxldsp.a
-rw-rw-r-- 1 3.2M Oct 20 11:52 libnmsis_dsp_rv32imafdc_zve32f_zba_zbb_zbc_zbs_xxldspn1x.a
-rw-rw-r-- 1 3.2M Oct 20 11:52 libnmsis_dsp_rv32imafdc_zve32f_zba_zbb_zbc_zbs_xxldspn2x.a
-rw-rw-r-- 1 3.3M Oct 20 11:52 libnmsis_dsp_rv32imafdc_zve32f_zba_zbb_zbc_zbs_xxldspn3x.a
-rw-rw-r-- 1 5.0M Oct 20 11:52 libnmsis_dsp_rv64imac.a
-rw-rw-r-- 1 5.4M Oct 20 11:52 libnmsis_dsp_rv64imac_xxldsp.a
-rw-rw-r-- 1 4.9M Oct 20 11:52 libnmsis_dsp_rv64imac_zba_zbb_zbc_zbs.a
-rw-rw-r-- 1 5.4M Oct 20 11:52 libnmsis_dsp_rv64imac_zba_zbb_zbc_zbs_xxldsp.a
-rw-rw-r-- 1 4.6M Oct 20 11:52 libnmsis_dsp_rv64imafc.a
-rw-rw-r-- 1 5.0M Oct 20 11:52 libnmsis_dsp_rv64imafc_xxldsp.a
-rw-rw-r-- 1 4.5M Oct 20 11:52 libnmsis_dsp_rv64imafc_zba_zbb_zbc_zbs.a
-rw-rw-r-- 1 5.0M Oct 20 11:52 libnmsis_dsp_rv64imafc_zba_zbb_zbc_zbs_xxldsp.a
-rw-rw-r-- 1 5.1M Oct 20 11:52 libnmsis_dsp_rv64imafc_zfh.a
-rw-rw-r-- 1 4.5M Oct 20 11:52 libnmsis_dsp_rv64imafc_zfh_zvfh_zve64f.a
-rw-rw-r-- 1 4.7M Oct 20 11:52 libnmsis_dsp_rv64imafc_zfh_zvfh_zve64f_xxldsp.a
-rw-rw-r-- 1 4.5M Oct 20 11:52 libnmsis_dsp_rv64imafc_zfh_zvfh_zve64f_zba_zbb_zbc_zbs.a
-rw-rw-r-- 1 4.7M Oct 20 11:52 libnmsis_dsp_rv64imafc_zfh_zvfh_zve64f_zba_zbb_zbc_zbs_
↪xxldsp.a
-rw-rw-r-- 1 4.0M Oct 20 11:52 libnmsis_dsp_rv64imafc_zve64f.a
-rw-rw-r-- 1 4.1M Oct 20 11:52 libnmsis_dsp_rv64imafc_zve64f_xxldsp.a
-rw-rw-r-- 1 4.0M Oct 20 11:52 libnmsis_dsp_rv64imafc_zve64f_zba_zbb_zbc_zbs.a

```

(continues on next page)

(continued from previous page)

```

-rw-rw-r-- 1 4.1M Oct 20 11:52 libnmsis_dsp_rv64imafc_zve64f_zba_zbb_zbc_zbs_xxldsp.a
-rw-rw-r-- 1 4.5M Oct 20 11:52 libnmsis_dsp_rv64imafdc.a
-rw-rw-r-- 1 3.9M Oct 20 11:52 libnmsis_dsp_rv64imafdcv.a
-rw-rw-r-- 1 4.1M Oct 20 11:52 libnmsis_dsp_rv64imafdcv_xxldsp.a
-rw-rw-r-- 1 3.9M Oct 20 11:52 libnmsis_dsp_rv64imafdcv_zba_zbb_zbc_zbs.a
-rw-rw-r-- 1 4.1M Oct 20 11:52 libnmsis_dsp_rv64imafdcv_zba_zbb_zbc_zbs_xxldsp.a
-rw-rw-r-- 1 4.5M Oct 20 11:52 libnmsis_dsp_rv64imafdcv_zfh_zvfh.a
-rw-rw-r-- 1 4.6M Oct 20 11:52 libnmsis_dsp_rv64imafdcv_zfh_zvfh_xxldsp.a
-rw-rw-r-- 1 4.4M Oct 20 11:52 libnmsis_dsp_rv64imafdcv_zfh_zvfh_zba_zbb_zbc_zbs.a
-rw-rw-r-- 1 4.6M Oct 20 11:52 libnmsis_dsp_rv64imafdcv_zfh_zvfh_zba_zbb_zbc_zbs_xxldsp.a
-rw-rw-r-- 1 4.9M Oct 20 11:52 libnmsis_dsp_rv64imafdc_xxldsp.a
-rw-rw-r-- 1 4.4M Oct 20 11:52 libnmsis_dsp_rv64imafdc_zba_zbb_zbc_zbs.a
-rw-rw-r-- 1 4.9M Oct 20 11:52 libnmsis_dsp_rv64imafdc_zba_zbb_zbc_zbs_xxldsp.a
-rw-rw-r-- 1 5.0M Oct 20 11:52 libnmsis_dsp_rv64imafdc_zfh.a

```

7. library name with extra `_xxldsp` `_xxldspn1x` `_xxldspn2x` `_xxldspn3x` is built with RISC-V DSP enabled

The examples are as follows:

- `libnmsis_dsp_rv32imac.a`: Build for **RISCV\_ARCH=rv32imac** without DSP
- `libnmsis_dsp_rv32imac_xxldsp.a`: Build for **RISCV\_ARCH=rv32imac\_xxldsp** with Nuclei DSP enabled
- `libnmsis_dsp_rv32imac_xxldspn1x.a`: Build for **RISCV\_ARCH=rv32imac\_xxldspn1x** with Nuclei N1 DSP extension enabled
- `libnmsis_dsp_rv32imac_xxldspn2x.a`: Build for **RISCV\_ARCH=rv32imac\_xxldspn2x** with Nuclei N1/N2 DSP extension enabled
- `libnmsis_dsp_rv32imac_xxldspn3x.a`: Build for **RISCV\_ARCH=rv32imac\_xxldspn3x** with Nuclei N1/N2/N3 DSP extension enabled

8. library name with extra `_zve32f` `_zve64f` `v` is built with RISC-V Vector enabled

The examples are as follows:

- `libnmsis_dsp_rv32imafc_zve32f.a`: Build for **RISCV\_ARCH=rv32imafc\_zve32f** with Vector enabled
- `libnmsis_dsp_rv32imafdc_zve32f.a`: Build for **RISCV\_ARCH=rv32imafdc\_zve32f** with Vector enabled
- `libnmsis_dsp_rv64imafc_zve64f.a`: Build for **RISCV\_ARCH=rv64imafc\_zve64f** with Vector enabled
- `libnmsis_dsp_rv64imafdcv.a`: Build for **RISCV\_ARCH=rv64imafdcv** with Vector enabled

9. library name with extra `_zfh` is built for float16

The examples are as follows:

- `libnmsis_dsp_rv32imafc_zfh.a`: Build for **RISCV\_ARCH=rv32imafc\_zfh**.
- `libnmsis_dsp_rv32imafdc_zfh_zve32f.a`: Build for **RISCV\_ARCH=rv32imafdc\_zfh\_zve32f** with Vector enabled.
- `libnmsis_dsp_rv64imafc_zfh_zvfh_zve64f.a`: Build for **RISCV\_ARCH=rv64imafc\_zfh\_zvfh\_zve64f** with Vector enabled.
- `libnmsis_dsp_rv64imafdcv_zfh_zvfh.a`: Build for **RISCV\_ARCH=rv64imafdcv\_zfh\_zvfh** with Vector enabled

**Note**

- This NMSIS 1.2.0 is a big change version, will no longer support old gcc 10 version, and it now only support Nuclei Toolchain 2023.10. The `--march` option has changed a lot, such as:
  - b extension changed to `_zba_zbb_zbc_zbs` extension,
  - p extension changed to `_xxldsp`, `_xxldspn1x`, `_xxldspn2x`, `_xxldspn3x` extensions which means standard DSP extension, Nuclei N1, N2, N3 DSP extensions
  - v extension changed to `v`, `_zve32f`, `_zve64f` extensions
- The name of libraries has changed with `-march`, for examples, the library named `libnmsis_dsp_rv32imacb.a` is now named `libnmsis_dsp_rv32imac_zba_zbb_zbc_zbs.a` since b extension changed to `_zba_zbb_zbc_zbs`
- `_xxldspn1x` `_xxldspn2x` `_xxldspn3x` only valid for RISC-V 32bit processor. `_xxldsp` is valid for RISC-V 32/64 bit processor
- You can also directly build both DSP and NN library using `make gen`
- DSP and Vector extension can be combined, such as `_xxldsp, v` and `v_xxldsp`, should notice the extension order
- Vector extension currently enabled for RISC-V 32/64 bit processor

### 3.2.4 How to run

1. Set environment variables `NUCLEI_SDK_ROOT` and `NUCLEI_SDK_NMSIS`, and set Nuclei SDK SoC to `evalsoc`, and change ilm/dlm size from 64K to 512K.

```
export NUCLEI_SDK_ROOT=/path/to/nuclei_sdk
export NUCLEI_SDK_NMSIS=/path/to/NMSIS/NMSIS
# Setup SDK development environment
cd $NUCLEI_SDK_ROOT
source setup.sh
cd -
# !!!!Take Care!!!!
# change this link script will make compiled example can only run on bitstream which has
→ 512K ILM/DLM
# For Nuclei SDK < 0.7.0
sed -i "s/64K/512K/g" $NUCLEI_SDK_ROOT/SoC/evalsoc/Board/nuclei_fpga_eval/Source/GCC/gcc_
→evalsoc_ilm.ld
# For Nuclei SDK >= 0.7.0
sed -i 's/\([ID]LM_MEMORY_SIZE\).*\1 = 0x80000;/' $NUCLEI_SDK_ROOT/SoC/evalsoc/Board/
→nuclei_fpga_eval/Source/GCC/evalsoc.memory
export SOC=evalsoc
```

2. Due to many of the examples could not be placed in 64K ILM and 64K DLM, and we are running using qemu, the ILM/DLM size in it are set to be 32MB, so we can change ilm/dlm to 512K/512K in the link script `$NUCLEI_SDK_ROOT/SoC/evalsoc/Board/nuclei_fpga_eval/Source/GCC/gcc_evalsoc_ilm.ld` or `$NUCLEI_SDK_ROOT/SoC/evalsoc/Board/nuclei_fpga_eval/Source/GCC/evalsoc.memory`

```
--- a/SoC/evalsoc/Board/nuclei_fpga_eval/Source/GCC/gcc_evalsoc_ilm.ld
+++ b/SoC/evalsoc/Board/nuclei_fpga_eval/Source/GCC/gcc_evalsoc_ilm.ld
```

(continues on next page)

(continued from previous page)

```

@@ -30,8 +30,8 @@ __HEAP_SIZE = 2K;

MEMORY
{
- ilm (rxa!w) : ORIGIN = 0x80000000, LENGTH = 64K
- ram (wxa!r) : ORIGIN = 0x90000000, LENGTH = 64K
+ ilm (rxa!w) : ORIGIN = 0x80000000, LENGTH = 512K
+ ram (wxa!r) : ORIGIN = 0x90000000, LENGTH = 512K
}

```

3. Let us take riscv\_class\_marks\_example for example:

```
cd $NUCLEI_SDK_NMSIS/DSP/Examples/RISCV/riscv_class_marks_example
```

4. Run with RISC-V DSP enabled and Vector enabled NMSIS-DSP library for CORE nx900fd

```

# Clean project
make ARCH_EXT=v_xldsp CORE=nx900fd clean
# Build project, enable ``v`` and ``xldsp`` optimize
make ARCH_EXT=v_xldsp CORE=nx900fd all
# Run application using qemu
make ARCH_EXT=v_xldsp CORE=nx900fd run_qemu

```

5. Run with RISC-V DSP disabled and Vector disabled NMSIS-DSP library for CORE nx900fd

```

make ARCH_EXT= CORE=nx900fd clean
make ARCH_EXT= CORE=nx900fd all
make ARCH_EXT= CORE=nx900fd run_qemu

```

#### Note

- You can easily run this example in your hardware, if you have enough memory to run it, just modify the SOC to the one you are using in step 1.

## 3.3 NMSIS DSP API

If you want to access doxygen generated NMSIS DSP API, please click [NMSIS DSP API Doxygen Documentation](#).

### 3.3.1 Examples

#### Bayes Example

*group* Bayes Example

##### Description:

Demonstrates the use of Bayesian classifier functions. It is complementing the tutorial about classical ML with CMSIS-DSP and python scikit-learn: <https://>

[developer.arm.com/solutions/machine-learning-on-arm/developer-material/how-to-guides/implement-classical-ml-with-arm-cmsis-dsp-libraries](https://developer.arm.com/solutions/machine-learning-on-arm/developer-material/how-to-guides/implement-classical-ml-with-arm-cmsis-dsp-libraries)

## Class Marks Example

### *group* **Class Marks Example**

**Refer** `riscv_class_marks_example_f32.c`

#### **Description:**

Demonstrates the use the Maximum, Minimum, Mean, Standard Deviation, Variance and Matrix functions to calculate statistical values of marks obtained in a class.

#### **Variables Description:**

- `testMarks_f32` points to the marks scored by 20 students in 4 subjects
- `max_marks` Maximum of all marks
- `min_marks` Minimum of all marks
- `mean` Mean of all marks
- `var` Variance of the marks
- `std` Standard deviation of the marks
- `numStudents` Total number of students in the class

#### **NMSIS DSP Software Library Functions Used:**

- `riscv_mat_init_f32()`
- `riscv_mat_mult_f32()`
- `riscv_max_f32()`
- `riscv_min_f32()`
- `riscv_mean_f32()`
- `riscv_std_f32()`
- `riscv_var_f32()`

#### **Note**

This example also demonstrates the usage of static initialization.

## Convolution Example

### group Convolution Example

**Refer** riscv\_convolution\_example\_f32.c

#### Description:

Demonstrates the convolution theorem with the use of the Complex FFT, Complex-by-Complex Multiplication, and Support Functions.


#### Algorithm:

The convolution theorem states that convolution in the time domain corresponds to multiplication in the frequency domain. Therefore, the Fourier transform of the convolution of two signals is equal to the product of their individual Fourier transforms. The Fourier transform of a signal can be evaluated efficiently using the Fast Fourier Transform (FFT).

Two input signals,  $a[n]$  and  $b[n]$ , with lengths  $n1$  and  $n2$  respectively, are zero padded so that their lengths become  $N$ , which is greater than or equal to  $(n1+n2-1)$  and is a power of 4 as FFT implementation is radix-4. The convolution of  $a[n]$  and  $b[n]$  is obtained by taking the FFT of the input signals, multiplying the Fourier transforms of the two signals, and taking the inverse FFT of the multiplied result.

This is denoted by the following equations: where  $A[k]$  and  $B[k]$  are the  $N$ -point FFTs of the signals  $a[n]$  and  $b[n]$  respectively. The length of the convolved signal is  $(n1+n2-1)$ .

#### Block Diagram:



#### Variables Description:

- testInputA\_f32 points to the first input sequence
- srcALen length of the first input sequence
- testInputB\_f32 points to the second input sequence
- srcBLen length of the second input sequence
- outLen length of convolution output sequence,  $(srcALen + srcBLen - 1)$
- AxB points to the output array where the product of individual FFTs of inputs is stored.

#### NMSIS DSP Software Library Functions Used:

- `riscv_fill_f32()`
- `riscv_copy_f32()`
- `riscv_cfft_radix4_init_f32()`
- `riscv_cfft_radix4_f32()`
- `riscv_cmplx_mult_cmplx_f32()`

## Dot Product Example

### *group* Dot Product Example

**Refer** `riscv_dotproduct_example_f32.c`

#### **Description:**


Demonstrates the use of the Multiply and Add functions to perform the dot product. The dot product of two vectors is obtained by multiplying corresponding elements and summing the products.

#### **Algorithm:**

The two input vectors A and B with length n, are multiplied element-by-element and then added to obtain dot product.

This is denoted by the following equation:

#### **Block Diagram:**



#### **Variables Description:**

- `srcA_buf_f32` points to first input vector
- `srcB_buf_f32` points to second input vector
- `testOutput` stores dot product of the two input vectors.

#### **NMSIS DSP Software Library Functions Used:**

- `riscv_mult_f32()`
- `riscv_add_f32()`



## Frequency Bin Example

### group Frequency Bin Example

**Refer** riscv\_fft\_bin\_example\_f32.c


#### Description

Demonstrates the calculation of the maximum energy bin in the frequency domain of the input signal with the use of Complex FFT, Complex Magnitude, and Maximum functions.


#### Algorithm:

The input test signal contains a 10 kHz signal with uniformly distributed white noise. Calculating the FFT of the input signal will give us the maximum energy of the bin corresponding to the input frequency of 10 kHz.

#### Block Diagram:



The figure below shows the time domain signal of 10 kHz signal with uniformly distributed white noise, and the next figure shows the input in the frequency domain. The bin with maximum energy corresponds to 10 kHz signal.



#### Variables Description:

- `testInput_f32_10khz` points to the input data
- `testOutput` points to the output data
- `fftSize` length of FFT
- `ifftFlag` flag for the selection of CFFT/CIFFT
- `doBitReverse` Flag for selection of normal order or bit reversed order
- `refIndex` reference index value at which maximum energy of bin occurs
- `testIndex` calculated index value at which maximum energy of bin occurs

#### NMSIS DSP Software Library Functions Used:

- `riscv_cfft_f32()`
- `riscv_cmplx_mag_f32()`
- `riscv_max_f32()`

### FIR Lowpass Filter Example

#### *group* **FIR Lowpass Filter Example**

**Refer** `riscv_fir_example_f32.c`

#### **Description:**


Removes high frequency signal components from the input using an FIR lowpass filter. The example demonstrates how to configure an FIR filter and then pass data through it in a block-by-block fashion.




#### **Algorithm:**

The input signal is a sum of two sine waves: 1 kHz and 15 kHz. This is processed by an FIR lowpass filter with cutoff frequency 6 kHz. The lowpass filter eliminates the 15 kHz signal leaving only the 1 kHz sine wave at the output.


The lowpass filter was designed using MATLAB with a sample rate of 48 kHz and a length of 29 points. The MATLAB code to generate the filter coefficients is shown below: The first argument is the “order” of the filter and is always one less than the desired length. The second argument is the normalized cutoff frequency. This is in the range 0 (DC) to 1.0 (Nyquist). A 6 kHz cutoff with a Nyquist frequency of 24 kHz lies at a normalized frequency of  $6/24 = 0.25$ . The NMSIS FIR filter function requires the coefficients to be in time reversed order. The resulting filter coefficients are shown below. Note that the filter is symmetric (a property of linear phase FIR filters) and the point of symmetry is sample 14. Thus the filter will have a delay of 14 samples for all frequencies.




The frequency response of the filter is shown next. The passband gain of the filter is 1.0 and it reaches 0.5 at the cutoff frequency 6 kHz.



The input signal is shown below. The left hand side shows the signal in the time domain while the right hand side is a frequency domain representation. The two sine wave components can be clearly seen.



The output of the filter is shown below. The 15 kHz component has been eliminated.



#### Variables Description:

- `testInput_f32_1kHz_15kHz` points to the input data
- `refOutput` points to the reference output data
- `testOutput` points to the test output data
- `firStateF32` points to state buffer
- `firCoeffs32` points to coefficient buffer
- `blockSize` number of samples processed at a time
- `numBlocks` number of frames

#### NMSIS DSP Software Library Functions Used:

- `riscv_fir_init_f32()`
- `riscv_fir_f32()`

## Graphic Audio Equalizer Example

### group Graphic Audio Equalizer Example

**Refer** riscv\_graphic\_equalizer\_example\_q31.c



#### Description:

This example demonstrates how a 5-band graphic equalizer can be constructed using the Biquad cascade functions. A graphic equalizer is used in audio applications to vary the tonal quality of the audio.


#### Block Diagram:

The design is based on a cascade of 5 filter sections.


Each filter section is 4th order and consists of a cascade of two Biquads. Each filter has a nominal gain of 0 dB (1.0 in linear units) and boosts or cuts signals within a specific frequency range. The edge frequencies between the 5 bands are 100, 500, 2000, and 6000 Hz. Each band has an adjustable boost or cut in the range of +/- 9 dB. For example, the band that extends from 500 to 2000 Hz has the response shown below:




With 1 dB steps, each filter has a total of 19 different settings. The filter coefficients for all possible 19 settings were precomputed in MATLAB and stored in a table. With 5 different tables, there are a total of  $5 \times 19 = 95$  different 4th order filters. All 95 responses are shown below:



Each 4th order filter has 10 coefficients for a grand total of 950 different filter coefficients that must be tabulated. The input and output data is in Q31 format. For better noise performance, the two low frequency bands are implemented using the high precision 32x64-bit Biquad filters. The remaining 3 high frequency bands use standard 32x32-bit Biquad filters. The input signal used in the example is a logarithmic chirp.



The array `bandGains` specifies the gain in dB to apply in each band. For example, if `bandGains={0, -3, 6, 4, -6}`; then the output signal will be:



#### Variables Description:

- testInput\_f32 points to the input data
- testRefOutput\_f32 points to the reference output data
- testOutput points to the test output data
- inputQ31 temporary input buffer
- outputQ31 temporary output buffer
- biquadStateBand1Q31 points to state buffer for band1
- biquadStateBand2Q31 points to state buffer for band2
- biquadStateBand3Q31 points to state buffer for band3
- biquadStateBand4Q31 points to state buffer for band4
- biquadStateBand5Q31 points to state buffer for band5
- coeffTable points to coefficient buffer for all bands
- gainDB gain buffer which has gains applied for all the bands

#### NMSIS DSP Software Library Functions Used:

- riscv\_biquad\_cas\_df1\_32x64\_init\_q31()
- riscv\_biquad\_cas\_df1\_32x64\_q31()
- riscv\_biquad\_cascade\_df1\_init\_q31()
- riscv\_biquad\_cascade\_df1\_q31()
- riscv\_scale\_q31()
- riscv\_scale\_f32()
- riscv\_float\_to\_q31()
- riscv\_q31\_to\_float()

#### Note

The output chirp signal follows the gain or boost of each band.

### Linear Interpolate Example


#### *group* Linear Interpolate Example

##### NMSIS DSP Software Library Linear Interpolate Example

**Description** This example demonstrates usage of linear interpolate modules and fast math modules. Method 1 uses fast math sine function to calculate sine values using cubic interpolation and method 2 uses linear interpolation function and results are compared to reference output. Example shows linear interpolation function can be used to get higher precision compared to fast math sin calculation.

**Refer** riscv\_linear\_interp\_example\_f32.c

**Block Diagram:**



#### Variables Description:

- testInputSin\_f32 points to the input values for sine calculation
- testRefSinOutput32\_f32 points to the reference values caculated from sin() matlab function
- testOutput points to output buffer calculation from cubic interpolation
- testLinIntOutput points to output buffer calculation from linear interpolation
- snr1 Signal to noise ratio for reference and cubic interpolation output
- snr2 Signal to noise ratio for reference and linear interpolation output

#### NMSIS DSP Software Library Functions Used:

- riscv\_sin\_f32()
- riscv\_linear\_interp\_f32()

### Matrix Example

#### group Matrix Example

**Refer** riscv\_matrix\_example\_f32.c

#### Description:

Demonstrates the use of Matrix Transpose, Matrix Muliplication, and Matrix Inverse functions to apply least squares fitting to input data. Least squares fitting is the procedure for finding the best-fitting curve that minimizes the sum of the squares of the offsets (least square error) from a given set of data.

#### Algorithm:

The linear combination of parameters considered is as follows:



$A * X = B$ , where  $X$  is the unknown value and can be estimated from  $A$  &  $B$ .

The least squares estimate  $X$  is given by the following equation:

$$X = \text{Inverse}(A * A) * A * B$$

#### Block Diagram:

#### Variables Description:

- $A_{f32}$  input matrix in the linear combination equation
- $B_{f32}$  output matrix in the linear combination equation
- $X_{f32}$  unknown matrix estimated using  $A_{f32}$  &  $B_{f32}$  matrices

#### NMSIS DSP Software Library Functions Used:

- `riscv_mat_init_f32()`
- `riscv_mat_trans_f32()`
- `riscv_mat_mult_f32()`
- `riscv_mat_inverse_f32()`

### Signal Convergence Example

#### *group* Signal Convergence Example

**Refer** `riscv_signal_converge_example_f32.c`


#### Description:

Demonstrates the ability of an adaptive filter to “learn” the transfer function of a FIR lowpass filter using the Normalized LMS Filter, Finite Impulse Response (FIR) Filter, and Basic Math Functions.

#### Algorithm:

The figure below illustrates the signal flow in this example. Uniformly distributed white noise is passed through an FIR lowpass filter. The output of the FIR filter serves as the reference input of the adaptive filter (normalized LMS filter). The white noise is input to the adaptive filter. The adaptive filter learns the transfer function of the FIR filter. The filter outputs two signals: (1) the output of the internal adaptive FIR filter, and (2) the error signal which is the difference between the adaptive filter and the reference output of the FIR filter. Over time as the adaptive filter learns the transfer function of the FIR filter, the first output approaches the reference output of the FIR filter, and the error signal approaches zero.

The adaptive filter converges properly even if the input signal has a large dynamic range (i.e., varies from small to large values). The coefficients of the adaptive filter are initially zero, and then converge over 1536 samples. The internal function `test_signal_converge()` implements the stopping condition. The function checks if all of the values of the error signal have a magnitude below a threshold DELTA.

**Block Diagram:****Variables Description:**

- testInput\_f32 points to the input data
- firStateF32 points to FIR state buffer
- lmsStateF32 points to Normalised Least mean square FIR filter state buffer
- FIRCoeff\_f32 points to coefficient buffer
- lmsNormCoeff\_f32 points to Normalised Least mean square FIR filter coefficient buffer
- wire1, wir2, wire3 temporary buffers
- errOutput, err\_signal temporary error buffers

**NMSIS DSP Software Library Functions Used:**

- riscv\_lms\_norm\_init\_f32()
- riscv\_fir\_init\_f32()
- riscv\_fir\_f32()
- riscv\_lms\_norm\_f32()
- riscv\_scale\_f32()
- riscv\_abs\_f32()
- riscv\_sub\_f32()
- riscv\_min\_f32()
- riscv\_copy\_f32()

**SineCosine Example***group* **SineCosine Example**

**Refer** riscv\_sin\_cos\_example\_f32.c


**Description:**

Demonstrates the Pythagorean trigonometric identity with the use of Cosine, Sine, Vector Multiplication, and Vector Addition functions.

**Algorithm:**

Mathematically, the Pythagorean trigonometric identity is defined by the following equation: where  $x$  is the angle in radians.

**Block Diagram:**



**Variables Description:**

- testInput\_f32 array of input angle in radians
- testOutput stores sum of the squares of sine and cosine values of input angle

**NMSIS DSP Software Library Functions Used:**

- riscv\_cos\_f32()
- riscv\_sin\_f32()
- riscv\_mult\_f32()
- riscv\_add\_f32()

## SVM Example

### group SVM Example

**Description:**

Demonstrates the use of SVM functions. It is complementing the tutorial about classical ML with CMSIS-DSP and python scikit-learn: <https://developer.arm.com/solutions/machine-learning-on-arm/developer-material/how-to-guides/implement-classical-ml-with-arm-cmsis-dsp-libraries>

## Variance Example

### group Variance Example

**Refer** riscv\_variance\_example\_f32.c

#### Description:

Demonstrates the use of Basic Math and Support Functions to calculate the variance of an input sequence with N samples. Uniformly distributed white noise is taken as input.


#### Algorithm:

The variance of a sequence is the mean of the squared deviation of the sequence from its mean.

This is denoted by the following equation: where,  $x[n]$  is the input sequence, N is the number of input samples, and  $x'$  is the mean value of the input sequence,  $x[n]$ .

The mean value  $x'$  is defined as:

#### Block Diagram:



#### Variables Description:

- testInput\_f32 points to the input data
- wire1, wir2, wire3 temporary buffers
- blockSize number of samples processed at a time
- refVarianceOut reference variance value

#### NMSIS DSP Software Library Functions Used:

- `riscv_dot_prod_f32()`
- `riscv_mult_f32()`
- `riscv_sub_f32()`
- `riscv_fill_f32()`
- `riscv_copy_f32()`

*group* **Examples**

### 3.3.2 Basic Math Functions

#### Vector Absolute Value

```
RISCV_DSP_ATTRIBUTE void riscv_abs_f16 (const float16_t *pSrc, float16_t *pDst,
uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_abs_f32 (const float32_t *pSrc, float32_t *pDst,
uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_abs_f64 (const float64_t *pSrc, float64_t *pDst,
uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_abs_q15 (const q15_t *pSrc, q15_t *pDst,
uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_abs_q31 (const q31_t *pSrc, q31_t *pDst,
uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_abs_q7 (const q7_t *pSrc, q7_t *pDst, uint32_t blockSize)
```

#### *group* **Vector Absolute Value**

Computes the absolute value of a vector on an element-by-element basis.

The functions support in-place computation allowing the source and destination pointers to reference the same memory buffer. There are separate functions for floating-point, Q7, Q15, and Q31 data types.

#### **Functions**

```
RISCV_DSP_ATTRIBUTE void riscv_abs_f16 (const float16_t *pSrc, float16_t *pDst,
uint32_t blockSize)
```

Floating-point vector absolute value.

##### **Parameters**

- **pSrc** – [in] points to the input vector
- **pDst** – [out] points to the output vector
- **blockSize** – [in] number of samples in each vector

**RISCV\_DSP\_ATTRIBUTE void riscv\_abs\_f32 (const float32\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)**

Floating-point vector absolute value.

**Parameters**

- **pSrc** – [in] points to the input vector
- **pDst** – [out] points to the output vector
- **blockSize** – [in] number of samples in each vector

**RISCV\_DSP\_ATTRIBUTE void riscv\_abs\_f64 (const float64\_t \*pSrc, float64\_t \*pDst, uint32\_t blockSize)**

Floating-point vector absolute value.

**Parameters**

- **pSrc** – [in] points to the input vector
- **pDst** – [out] points to the output vector
- **blockSize** – [in] number of samples in each vector

**RISCV\_DSP\_ATTRIBUTE void riscv\_abs\_q15 (const q15\_t \*pSrc, q15\_t \*pDst, uint32\_t blockSize)**

Q15 vector absolute value.

**Scaling and Overflow Behavior**

The function uses saturating arithmetic. The Q15 value -1 (0x8000) will be saturated to the maximum allowable positive value 0x7FFF.

**Parameters**

- **pSrc** – [in] points to the input vector
- **pDst** – [out] points to the output vector
- **blockSize** – [in] number of samples in each vector

**RISCV\_DSP\_ATTRIBUTE void riscv\_abs\_q31 (const q31\_t \*pSrc, q31\_t \*pDst, uint32\_t blockSize)**

Q31 vector absolute value.

**Scaling and Overflow Behavior**

The function uses saturating arithmetic. The Q31 value -1 (0x80000000) will be saturated to the maximum allowable positive value 0x7FFFFFFF.

**Parameters**

- **pSrc** – [in] points to the input vector
- **pDst** – [out] points to the output vector
- **blockSize** – [in] number of samples in each vector

```
RISCV_DSP_ATTRIBUTE void riscv_abs_q7 (const q7_t *pSrc, q7_t *pDst,
uint32_t blockSize)
```

Q7 vector absolute value.

#### Conditions for optimum performance

Input and output buffers should be aligned by 32-bit

#### Scaling and Overflow Behavior

The function uses saturating arithmetic. The Q7 value -1 (0x80) will be saturated to the maximum allowable positive value 0x7F.

#### Parameters

- **pSrc** – [in] points to the input vector
- **pDst** – [out] points to the output vector
- **blockSize** – [in] number of samples in each vector

#### Returns

none

### Vector Addition

```
RISCV_DSP_ATTRIBUTE void riscv_add_f16 (const float16_t *pSrcA, const float16_t *pSrcB,
float16_t *pDst, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_add_f32 (const float32_t *pSrcA, const float32_t *pSrcB,
float32_t *pDst, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_add_f64 (const float64_t *pSrcA, const float64_t *pSrcB,
float64_t *pDst, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_add_q15 (const q15_t *pSrcA, const q15_t *pSrcB,
q15_t *pDst, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_add_q31 (const q31_t *pSrcA, const q31_t *pSrcB,
q31_t *pDst, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_add_q7 (const q7_t *pSrcA, const q7_t *pSrcB, q7_t *pDst,
uint32_t blockSize)
```

#### *group* Vector Addition

Element-by-element addition of two vectors.

There are separate functions for floating-point, Q7, Q15, and Q31 data types.

## Functions

**RISCV\_DSP\_ATTRIBUTE void riscv\_add\_f16 (const float16\_t \*pSrcA, const float16\_t \*pSrcB, float16\_t \*pDst, uint32\_t blockSize)**

Floating-point vector addition.

### Parameters

- **pSrcA** – [in] points to first input vector
- **pSrcB** – [in] points to second input vector
- **pDst** – [out] points to output vector
- **blockSize** – [in] number of samples in each vector

**RISCV\_DSP\_ATTRIBUTE void riscv\_add\_f32 (const float32\_t \*pSrcA, const float32\_t \*pSrcB, float32\_t \*pDst, uint32\_t blockSize)**

Floating-point vector addition.

### Parameters

- **pSrcA** – [in] points to first input vector
- **pSrcB** – [in] points to second input vector
- **pDst** – [out] points to output vector
- **blockSize** – [in] number of samples in each vector

**RISCV\_DSP\_ATTRIBUTE void riscv\_add\_f64 (const float64\_t \*pSrcA, const float64\_t \*pSrcB, float64\_t \*pDst, uint32\_t blockSize)**

Floating-point vector addition.

### Parameters

- **pSrcA** – [in] points to first input vector
- **pSrcB** – [in] points to second input vector
- **pDst** – [out] points to output vector
- **blockSize** – [in] number of samples in each vector

**RISCV\_DSP\_ATTRIBUTE void riscv\_add\_q15 (const q15\_t \*pSrcA, const q15\_t \*pSrcB, q15\_t \*pDst, uint32\_t blockSize)**

Q15 vector addition.

### Scaling and Overflow Behavior

The function uses saturating arithmetic. Results outside of the allowable Q15 range [0x8000 0x7FFF] are saturated.

### Parameters

- **pSrcA** – [in] points to the first input vector
- **pSrcB** – [in] points to the second input vector
- **pDst** – [out] points to the output vector



- **blockSize** – [in] number of samples in each vector

**RISCV\_DSP\_ATTRIBUTE void riscv\_add\_q31 (const q31\_t \*pSrcA, const q31\_t \*pSrcB, q31\_t \*pDst, uint32\_t blockSize)**

Q31 vector addition.

#### Scaling and Overflow Behavior

The function uses saturating arithmetic. Results outside of the allowable Q31 range [0x80000000 0x7FFFFFFF] are saturated.

#### Parameters

- **pSrcA** – [in] points to the first input vector
- **pSrcB** – [in] points to the second input vector
- **pDst** – [out] points to the output vector
- **blockSize** – [in] number of samples in each vector

**RISCV\_DSP\_ATTRIBUTE void riscv\_add\_q7 (const q7\_t \*pSrcA, const q7\_t \*pSrcB, q7\_t \*pDst, uint32\_t blockSize)**

Q7 vector addition.

#### Scaling and Overflow Behavior

The function uses saturating arithmetic. Results outside of the allowable Q7 range [0x80 0x7F] are saturated.

#### Parameters

- **pSrcA** – [in] points to the first input vector
- **pSrcB** – [in] points to the second input vector
- **pDst** – [out] points to the output vector
- **blockSize** – [in] number of samples in each vector

### Vector bitwise AND

**RISCV\_DSP\_ATTRIBUTE void riscv\_and\_u16 (const uint16\_t \*pSrcA, const uint16\_t \*pSrcB, uint16\_t \*pDst, uint32\_t blockSize)**

**RISCV\_DSP\_ATTRIBUTE void riscv\_and\_u32 (const uint32\_t \*pSrcA, const uint32\_t \*pSrcB, uint32\_t \*pDst, uint32\_t blockSize)**

**void riscv\_and\_u8 (const uint8\_t \*pSrcA, const uint8\_t \*pSrcB, uint8\_t \*pDst, uint32\_t blockSize)**

#### *group* Vector bitwise AND

Compute the logical bitwise AND.

There are separate functions for uint32\_t, uint16\_t, and uint7\_t data types.

## Functions

RISCV\_DSP\_ATTRIBUTE void **riscv\_and\_u16** (const uint16\_t \*pSrcA, const uint16\_t \*pSrcB, uint16\_t \*pDst, uint32\_t blockSize)

Compute the logical bitwise AND of two fixed-point vectors.

### Parameters

- **pSrcA** – [in] points to input vector A
- **pSrcB** – [in] points to input vector B
- **pDst** – [out] points to output vector
- **blockSize** – [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void **riscv\_and\_u32** (const uint32\_t \*pSrcA, const uint32\_t \*pSrcB, uint32\_t \*pDst, uint32\_t blockSize)

Compute the logical bitwise AND of two fixed-point vectors.

### Parameters

- **pSrcA** – [in] points to input vector A
- **pSrcB** – [in] points to input vector B
- **pDst** – [out] points to output vector
- **blockSize** – [in] number of samples in each vector

void **riscv\_and\_u8**(const uint8\_t \*pSrcA, const uint8\_t \*pSrcB, uint8\_t \*pDst, uint32\_t blockSize)

Compute the logical bitwise AND of two fixed-point vectors.

### Parameters

- **pSrcA** – [in] points to input vector A
- **pSrcB** – [in] points to input vector B
- **pDst** – [out] points to output vector
- **blockSize** – [in] number of samples in each vector

### Returns

none

## Elementwise clipping

RISCV\_DSP\_ATTRIBUTE void **riscv\_clip\_f16** (const float16\_t \*pSrc, float16\_t \*pDst, float16\_t low, float16\_t high, uint32\_t numSamples)

RISCV\_DSP\_ATTRIBUTE void **riscv\_clip\_f32** (const float32\_t \*pSrc, float32\_t \*pDst, float32\_t low, float32\_t high, uint32\_t numSamples)

RISCV\_DSP\_ATTRIBUTE void **riscv\_clip\_q15** (const q15\_t \*pSrc, q15\_t \*pDst, q15\_t low, q15\_t high, uint32\_t numSamples)

```
RISCV_DSP_ATTRIBUTE void riscv_clip_q31 (const q31_t *pSrc, q31_t *pDst, q31_t low,
q31_t high, uint32_t numSamples)
```

```
RISCV_DSP_ATTRIBUTE void riscv_clip_q7 (const q7_t *pSrc, q7_t *pDst, q7_t low,
q7_t high, uint32_t numSamples)
```

*group* **Elementwise clipping**

Element-by-element clipping of a value.

The value is constrained between 2 bounds.

There are separate functions for floating-point, Q7, Q15, and Q31 data types.

## Functions

```
RISCV_DSP_ATTRIBUTE void riscv_clip_f16 (const float16_t *pSrc, float16_t *pDst,
float16_t low, float16_t high, uint32_t numSamples)
```

Elementwise floating-point clipping.

### Parameters

- **pSrc** – [in] points to input values
- **pDst** – [out] points to output clipped values
- **low** – [in] lower bound
- **high** – [in] higher bound
- **numSamples** – [in] number of samples to clip

```
RISCV_DSP_ATTRIBUTE void riscv_clip_f32 (const float32_t *pSrc, float32_t *pDst,
float32_t low, float32_t high, uint32_t numSamples)
```

Elementwise floating-point clipping.

### Parameters

- **pSrc** – [in] points to input values
- **pDst** – [out] points to output clipped values
- **low** – [in] lower bound
- **high** – [in] higher bound
- **numSamples** – [in] number of samples to clip

```
RISCV_DSP_ATTRIBUTE void riscv_clip_q15 (const q15_t *pSrc, q15_t *pDst, q15_t low,
q15_t high, uint32_t numSamples)
```

Elementwise fixed-point clipping.

### Parameters

- **pSrc** – [in] points to input values
- **pDst** – [out] points to output clipped values
- **low** – [in] lower bound

- **high** – [in] higher bound
- **numSamples** – [in] number of samples to clip

RISCV\_DSP\_ATTRIBUTE void riscv\_clip\_q31 (const q31\_t \*pSrc, q31\_t \*pDst, q31\_t low, q31\_t high, uint32\_t numSamples)

Elementwise fixed-point clipping.

#### Parameters

- **pSrc** – [in] points to input values
- **pDst** – [out] points to output clipped values
- **low** – [in] lower bound
- **high** – [in] higher bound
- **numSamples** – [in] number of samples to clip

RISCV\_DSP\_ATTRIBUTE void riscv\_clip\_q7 (const q7\_t \*pSrc, q7\_t \*pDst, q7\_t low, q7\_t high, uint32\_t numSamples)

Elementwise fixed-point clipping.

#### Parameters

- **pSrc** – [in] points to input values
- **pDst** – [out] points to output clipped values
- **low** – [in] lower bound
- **high** – [in] higher bound
- **numSamples** – [in] number of samples to clip

## Vector Dot Product

RISCV\_DSP\_ATTRIBUTE void riscv\_dot\_prod\_f16 (const float16\_t \*pSrcA, const float16\_t \*pSrcB, uint32\_t blockSize, float16\_t \*result)

RISCV\_DSP\_ATTRIBUTE void riscv\_dot\_prod\_f32 (const float32\_t \*pSrcA, const float32\_t \*pSrcB, uint32\_t blockSize, float32\_t \*result)

RISCV\_DSP\_ATTRIBUTE void riscv\_dot\_prod\_f64 (const float64\_t \*pSrcA, const float64\_t \*pSrcB, uint32\_t blockSize, float64\_t \*result)

RISCV\_DSP\_ATTRIBUTE void riscv\_dot\_prod\_q15 (const q15\_t \*pSrcA, const q15\_t \*pSrcB, uint32\_t blockSize, q63\_t \*result)

RISCV\_DSP\_ATTRIBUTE void riscv\_dot\_prod\_q31 (const q31\_t \*pSrcA, const q31\_t \*pSrcB, uint32\_t blockSize, q63\_t \*result)

RISCV\_DSP\_ATTRIBUTE void riscv\_dot\_prod\_q7 (const q7\_t \*pSrcA, const q7\_t \*pSrcB, uint32\_t blockSize, q31\_t \*result)

*group* **Vector Dot Product**

Computes the dot product of two vectors. The vectors are multiplied element-by-element and then summed.

There are separate functions for floating-point, Q7, Q15, and Q31 data types.

**Functions**

**RISCV\_DSP\_ATTRIBUTE void riscv\_dot\_prod\_f16 (const float16\_t \*pSrcA, const float16\_t \*pSrcB, uint32\_t blockSize, float16\_t \*result)**

Dot product of floating-point vectors.

**Parameters**

- **pSrcA** – [in] points to the first input vector.
- **pSrcB** – [in] points to the second input vector.
- **blockSize** – [in] number of samples in each vector.
- **result** – [out] output result returned here.

**RISCV\_DSP\_ATTRIBUTE void riscv\_dot\_prod\_f32 (const float32\_t \*pSrcA, const float32\_t \*pSrcB, uint32\_t blockSize, float32\_t \*result)**

Dot product of floating-point vectors.

**Parameters**

- **pSrcA** – [in] points to the first input vector.
- **pSrcB** – [in] points to the second input vector.
- **blockSize** – [in] number of samples in each vector.
- **result** – [out] output result returned here.

**RISCV\_DSP\_ATTRIBUTE void riscv\_dot\_prod\_f64 (const float64\_t \*pSrcA, const float64\_t \*pSrcB, uint32\_t blockSize, float64\_t \*result)**

Dot product of floating-point vectors.

**Parameters**

- **pSrcA** – [in] points to the first input vector.
- **pSrcB** – [in] points to the second input vector.
- **blockSize** – [in] number of samples in each vector.
- **result** – [out] output result returned here.

**RISCV\_DSP\_ATTRIBUTE void riscv\_dot\_prod\_q15 (const q15\_t \*pSrcA, const q15\_t \*pSrcB, uint32\_t blockSize, q63\_t \*result)**

Dot product of Q15 vectors.

**Scaling and Overflow Behavior**

The intermediate multiplications are in  $1.15 \times 1.15 = 2.30$  format and these results are added to a 64-bit accumulator in 34.30 format. Nonsaturating additions are used and given that there are 33 guard bits in the accumulator there is no risk of overflow. The return result is in 34.30 format.

**Parameters**

- **pSrcA** – [in] points to the first input vector
- **pSrcB** – [in] points to the second input vector
- **blockSize** – [in] number of samples in each vector
- **result** – [out] output result returned here

**RISCV\_DSP\_ATTRIBUTE void riscv\_dot\_prod\_q31 (const q31\_t \*pSrcA, const q31\_t \*pSrcB, uint32\_t blockSize, q63\_t \*result)**

Dot product of Q31 vectors.

**Scaling and Overflow Behavior**

The intermediate multiplications are in  $1.31 \times 1.31 = 2.62$  format and these are truncated to 2.48 format by discarding the lower 14 bits. The 2.48 result is then added without saturation to a 64-bit accumulator in 16.48 format. There are 15 guard bits in the accumulator and there is no risk of overflow as long as the length of the vectors is less than  $2^{16}$  elements. The return result is in 16.48 format.

**Parameters**

- **pSrcA** – [in] points to the first input vector.
- **pSrcB** – [in] points to the second input vector.
- **blockSize** – [in] number of samples in each vector.
- **result** – [out] output result returned here.

**RISCV\_DSP\_ATTRIBUTE void riscv\_dot\_prod\_q7 (const q7\_t \*pSrcA, const q7\_t \*pSrcB, uint32\_t blockSize, q31\_t \*result)**

Dot product of Q7 vectors.

**Scaling and Overflow Behavior**

The intermediate multiplications are in  $1.7 \times 1.7 = 2.14$  format and these results are added to an accumulator in 18.14 format. Nonsaturating additions are used and there is no danger of wrap around as long as the vectors are less than  $2^{18}$  elements long. The return result is in 18.14 format.

**Parameters**

- **pSrcA** – [in] points to the first input vector
- **pSrcB** – [in] points to the second input vector
- **blockSize** – [in] number of samples in each vector
- **result** – [out] output result returned here

## Vector Multiplication

```
RISCV_DSP_ATTRIBUTE void riscv_mult_f16 (const float16_t *pSrcA, const float16_t *pSrcB,
float16_t *pDst, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_mult_f32 (const float32_t *pSrcA, const float32_t *pSrcB,
float32_t *pDst, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_mult_f64 (const float64_t *pSrcA, const float64_t *pSrcB,
float64_t *pDst, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_mult_q15 (const q15_t *pSrcA, const q15_t *pSrcB,
q15_t *pDst, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_mult_q31 (const q31_t *pSrcA, const q31_t *pSrcB,
q31_t *pDst, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_mult_q7 (const q7_t *pSrcA, const q7_t *pSrcB, q7_t *pDst,
uint32_t blockSize)
```

### *group* Vector Multiplication

Element-by-element multiplication of two vectors.

There are separate functions for floating-point, Q7, Q15, and Q31 data types.

## Functions

```
RISCV_DSP_ATTRIBUTE void riscv_mult_f16 (const float16_t *pSrcA,
const float16_t *pSrcB, float16_t *pDst, uint32_t blockSize)
```

Floating-point vector multiplication.

### Parameters

- **pSrcA** – [in] points to the first input vector.
- **pSrcB** – [in] points to the second input vector.
- **pDst** – [out] points to the output vector.
- **blockSize** – [in] number of samples in each vector.

```
RISCV_DSP_ATTRIBUTE void riscv_mult_f32 (const float32_t *pSrcA,
const float32_t *pSrcB, float32_t *pDst, uint32_t blockSize)
```

Floating-point vector multiplication.

### Parameters

- **pSrcA** – [in] points to the first input vector.
- **pSrcB** – [in] points to the second input vector.
- **pDst** – [out] points to the output vector.
- **blockSize** – [in] number of samples in each vector.

```
RISCV_DSP_ATTRIBUTE void riscv_mult_f64 (const float64_t *pSrcA,  
const float64_t *pSrcB, float64_t *pDst, uint32_t blockSize)
```

Floating-point vector multiplication.

**Parameters**

- **pSrcA** – [in] points to the first input vector.
- **pSrcB** – [in] points to the second input vector.
- **pDst** – [out] points to the output vector.
- **blockSize** – [in] number of samples in each vector.

```
RISCV_DSP_ATTRIBUTE void riscv_mult_q15 (const q15_t *pSrcA, const q15_t *pSrcB,  
q15_t *pDst, uint32_t blockSize)
```

Q15 vector multiplication.

**Scaling and Overflow Behavior**

The function uses saturating arithmetic. Results outside of the allowable Q15 range [0x8000 0x7FFF] are saturated.

**Parameters**

- **pSrcA** – [in] points to first input vector
- **pSrcB** – [in] points to second input vector
- **pDst** – [out] points to output vector
- **blockSize** – [in] number of samples in each vector

```
RISCV_DSP_ATTRIBUTE void riscv_mult_q31 (const q31_t *pSrcA, const q31_t *pSrcB,  
q31_t *pDst, uint32_t blockSize)
```

Q31 vector multiplication.

**Scaling and Overflow Behavior**

The function uses saturating arithmetic. Results outside of the allowable Q31 range[0x80000000 0x7FFFFFFF] are saturated.

**Parameters**

- **pSrcA** – [in] points to the first input vector.
- **pSrcB** – [in] points to the second input vector.
- **pDst** – [out] points to the output vector.
- **blockSize** – [in] number of samples in each vector.

```
RISCV_DSP_ATTRIBUTE void riscv_mult_q7 (const q7_t *pSrcA, const q7_t *pSrcB,  
q7_t *pDst, uint32_t blockSize)
```

Q7 vector multiplication.



**Scaling and Overflow Behavior**

The function uses saturating arithmetic. Results outside of the allowable Q7 range [0x80 0x7F] are saturated.

**Parameters**

- **pSrcA** – [in] points to the first input vector
- **pSrcB** – [in] points to the second input vector
- **pDst** – [out] points to the output vector
- **blockSize** – [in] number of samples in each vector

**Vector Negate**

```
RISCV_DSP_ATTRIBUTE void riscv_negate_f16 (const float16_t *pSrc, float16_t *pDst,
uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_negate_f32 (const float32_t *pSrc, float32_t *pDst,
uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_negate_f64 (const float64_t *pSrc, float64_t *pDst,
uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_negate_q15 (const q15_t *pSrc, q15_t *pDst,
uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_negate_q31 (const q31_t *pSrc, q31_t *pDst,
uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_negate_q7 (const q7_t *pSrc, q7_t *pDst,
uint32_t blockSize)
```

*group* **Vector Negate**

Negates the elements of a vector.

The functions support in-place computation allowing the source and destination pointers to reference the same memory buffer. There are separate functions for floating-point, Q7, Q15, and Q31 data types.

**Functions**

```
RISCV_DSP_ATTRIBUTE void riscv_negate_f16 (const float16_t *pSrc, float16_t *pDst,
uint32_t blockSize)
```

Negates the elements of a floating-point vector.

**Parameters**

- **pSrc** – [in] points to input vector.
- **pDst** – [out] points to output vector.
- **blockSize** – [in] number of samples in each vector.

**RISCV\_DSP\_ATTRIBUTE void riscv\_negate\_f32 (const float32\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)**

Negates the elements of a floating-point vector.

**Parameters**

- **pSrc** – [in] points to input vector.
- **pDst** – [out] points to output vector.
- **blockSize** – [in] number of samples in each vector.

**RISCV\_DSP\_ATTRIBUTE void riscv\_negate\_f64 (const float64\_t \*pSrc, float64\_t \*pDst, uint32\_t blockSize)**

Negates the elements of a floating-point vector.

**Parameters**

- **pSrc** – [in] points to input vector.
- **pDst** – [out] points to output vector.
- **blockSize** – [in] number of samples in each vector.

**RISCV\_DSP\_ATTRIBUTE void riscv\_negate\_q15 (const q15\_t \*pSrc, q15\_t \*pDst, uint32\_t blockSize)**

Negates the elements of a Q15 vector.

**Conditions for optimum performance**

Input and output buffers should be aligned by 32-bit

**Scaling and Overflow Behavior**

The function uses saturating arithmetic. The Q15 value -1 (0x8000) is saturated to the maximum allowable positive value 0x7FFF.

**Parameters**

- **pSrc** – [in] points to the input vector.
- **pDst** – [out] points to the output vector.
- **blockSize** – [in] number of samples in each vector.

**RISCV\_DSP\_ATTRIBUTE void riscv\_negate\_q31 (const q31\_t \*pSrc, q31\_t \*pDst, uint32\_t blockSize)**

Negates the elements of a Q31 vector.

**Scaling and Overflow Behavior**

The function uses saturating arithmetic. The Q31 value -1 (0x80000000) is saturated to the maximum allowable positive value 0x7FFFFFFF.

**Parameters**

- **pSrc** – [in] points to the input vector.
- **pDst** – [out] points to the output vector.

- **blockSize** – [in] number of samples in each vector.

RISCV\_DSP\_ATTRIBUTE void riscv\_negate\_q7 (const q7\_t \*pSrc, q7\_t \*pDst, uint32\_t blockSize)

Negates the elements of a Q7 vector.

#### Scaling and Overflow Behavior

The function uses saturating arithmetic. The Q7 value -1 (0x80) is saturated to the maximum allowable positive value 0x7F.

#### Parameters

- **pSrc** – [in] points to the input vector.
- **pDst** – [out] points to the output vector.
- **blockSize** – [in] number of samples in each vector.

### Vector bitwise NOT

RISCV\_DSP\_ATTRIBUTE void riscv\_not\_u16 (const uint16\_t \*pSrc, uint16\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_not\_u32 (const uint32\_t \*pSrc, uint32\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_not\_u8 (const uint8\_t \*pSrc, uint8\_t \*pDst, uint32\_t blockSize)

#### group Vector bitwise NOT

Compute the logical bitwise NOT.

There are separate functions for uint32\_t, uint16\_t, and uint8\_t data types.

### Functions

RISCV\_DSP\_ATTRIBUTE void riscv\_not\_u16 (const uint16\_t \*pSrc, uint16\_t \*pDst, uint32\_t blockSize)

Compute the logical bitwise NOT of a fixed-point vector.

#### Parameters

- **pSrc** – [in] points to input vector
- **pDst** – [out] points to output vector
- **blockSize** – [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_not\_u32 (const uint32\_t \*pSrc, uint32\_t \*pDst, uint32\_t blockSize)

Compute the logical bitwise NOT of a fixed-point vector.

**Parameters**

- **pSrc** – [in] points to input vector
- **pDst** – [out] points to output vector
- **blockSize** – [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_not\_u8 (const uint8\_t \*pSrc, uint8\_t \*pDst, uint32\_t blockSize)

Compute the logical bitwise NOT of a fixed-point vector.

**Parameters**

- **pSrc** – [in] points to input vector
- **pDst** – [out] points to output vector
- **blockSize** – [in] number of samples in each vector

**Vector Offset**

RISCV\_DSP\_ATTRIBUTE void riscv\_offset\_f16 (const float16\_t \*pSrc, float16\_t offset, float16\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_offset\_f32 (const float32\_t \*pSrc, float32\_t offset, float32\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_offset\_f64 (const float64\_t \*pSrc, float64\_t offset, float64\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_offset\_q15 (const q15\_t \*pSrc, q15\_t offset, q15\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_offset\_q31 (const q31\_t \*pSrc, q31\_t offset, q31\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_offset\_q7 (const q7\_t \*pSrc, q7\_t offset, q7\_t \*pDst, uint32\_t blockSize)

*group* **Vector Offset**

Adds a constant offset to each element of a vector.

The functions support in-place computation allowing the source and destination pointers to reference the same memory buffer. There are separate functions for floating-point, Q7, Q15, and Q31 data types.

## Functions

**RISCV\_DSP\_ATTRIBUTE void riscv\_offset\_f16** (const float16\_t \*pSrc, float16\_t offset, float16\_t \*pDst, uint32\_t blockSize)

Adds a constant offset to a floating-point vector.

### Parameters

- **pSrc** – [in] points to the input vector
- **offset** – [in] is the offset to be added
- **pDst** – [out] points to the output vector
- **blockSize** – [in] number of samples in each vector

**RISCV\_DSP\_ATTRIBUTE void riscv\_offset\_f32** (const float32\_t \*pSrc, float32\_t offset, float32\_t \*pDst, uint32\_t blockSize)

Adds a constant offset to a floating-point vector.

### Parameters

- **pSrc** – [in] points to the input vector
- **offset** – [in] is the offset to be added
- **pDst** – [out] points to the output vector
- **blockSize** – [in] number of samples in each vector

**RISCV\_DSP\_ATTRIBUTE void riscv\_offset\_f64** (const float64\_t \*pSrc, float64\_t offset, float64\_t \*pDst, uint32\_t blockSize)

Adds a constant offset to a floating-point vector.

### Parameters

- **pSrc** – [in] points to the input vector
- **offset** – [in] is the offset to be added
- **pDst** – [out] points to the output vector
- **blockSize** – [in] number of samples in each vector

**RISCV\_DSP\_ATTRIBUTE void riscv\_offset\_q15** (const q15\_t \*pSrc, q15\_t offset, q15\_t \*pDst, uint32\_t blockSize)

Adds a constant offset to a Q15 vector.

### Scaling and Overflow Behavior

The function uses saturating arithmetic. Results outside of the allowable Q15 range [0x8000 0x7FFF] are saturated.

### Parameters

- **pSrc** – [in] points to the input vector
- **offset** – [in] is the offset to be added
- **pDst** – [out] points to the output vector

- **blockSize** – [in] number of samples in each vector

**RISCV\_DSP\_ATTRIBUTE** void **riscv\_offset\_q31** (const q31\_t \*pSrc, q31\_t offset, q31\_t \*pDst, uint32\_t blockSize)

Adds a constant offset to a Q31 vector.

#### Scaling and Overflow Behavior

The function uses saturating arithmetic. Results outside of the allowable Q31 range [0x80000000 0x7FFFFFFF] are saturated.

#### Parameters

- **pSrc** – [in] points to the input vector
- **offset** – [in] is the offset to be added
- **pDst** – [out] points to the output vector
- **blockSize** – [in] number of samples in each vector

**RISCV\_DSP\_ATTRIBUTE** void **riscv\_offset\_q7** (const q7\_t \*pSrc, q7\_t offset, q7\_t \*pDst, uint32\_t blockSize)

Adds a constant offset to a Q7 vector.

#### Scaling and Overflow Behavior

The function uses saturating arithmetic. Results outside of the allowable Q7 range [0x80 0x7F] are saturated.

#### Parameters

- **pSrc** – [in] points to the input vector
- **offset** – [in] is the offset to be added
- **pDst** – [out] points to the output vector
- **blockSize** – [in] number of samples in each vector

### Vector bitwise inclusive OR

**RISCV\_DSP\_ATTRIBUTE** void **riscv\_or\_u16** (const uint16\_t \*pSrcA, const uint16\_t \*pSrcB, uint16\_t \*pDst, uint32\_t blockSize)

**RISCV\_DSP\_ATTRIBUTE** void **riscv\_or\_u32** (const uint32\_t \*pSrcA, const uint32\_t \*pSrcB, uint32\_t \*pDst, uint32\_t blockSize)

**RISCV\_DSP\_ATTRIBUTE** void **riscv\_or\_u8** (const uint8\_t \*pSrcA, const uint8\_t \*pSrcB, uint8\_t \*pDst, uint32\_t blockSize)

#### *group* Vector bitwise inclusive OR

Compute the logical bitwise OR.

There are separate functions for uint32\_t, uint16\_t, and uint8\_t data types.

## Functions

**RISCV\_DSP\_ATTRIBUTE void riscv\_or\_u16 (const uint16\_t \*pSrcA, const uint16\_t \*pSrcB, uint16\_t \*pDst, uint32\_t blockSize)**

Compute the logical bitwise OR of two fixed-point vectors.

### Parameters

- **pSrcA** – [in] points to input vector A
- **pSrcB** – [in] points to input vector B
- **pDst** – [out] points to output vector
- **blockSize** – [in] number of samples in each vector

**RISCV\_DSP\_ATTRIBUTE void riscv\_or\_u32 (const uint32\_t \*pSrcA, const uint32\_t \*pSrcB, uint32\_t \*pDst, uint32\_t blockSize)**

Compute the logical bitwise OR of two fixed-point vectors.

### Parameters

- **pSrcA** – [in] points to input vector A
- **pSrcB** – [in] points to input vector B
- **pDst** – [out] points to output vector
- **blockSize** – [in] number of samples in each vector

**RISCV\_DSP\_ATTRIBUTE void riscv\_or\_u8 (const uint8\_t \*pSrcA, const uint8\_t \*pSrcB, uint8\_t \*pDst, uint32\_t blockSize)**

Compute the logical bitwise OR of two fixed-point vectors.

### Parameters

- **pSrcA** – [in] points to input vector A
- **pSrcB** – [in] points to input vector B
- **pDst** – [out] points to output vector
- **blockSize** – [in] number of samples in each vector

## Vector Scale

**RISCV\_DSP\_ATTRIBUTE void riscv\_scale\_f16 (const float16\_t \*pSrc, float16\_t scale, float16\_t \*pDst, uint32\_t blockSize)**

**RISCV\_DSP\_ATTRIBUTE void riscv\_scale\_f32 (const float32\_t \*pSrc, float32\_t scale, float32\_t \*pDst, uint32\_t blockSize)**

**RISCV\_DSP\_ATTRIBUTE void riscv\_scale\_f64 (const float64\_t \*pSrc, float64\_t scale, float64\_t \*pDst, uint32\_t blockSize)**

```
RISCV_DSP_ATTRIBUTE void riscv_scale_q15 (const q15_t *pSrc, q15_t scaleFract,
int8_t shift, q15_t *pDst, uint32_t blockSize)
```

```
void riscv_scale_q31 (const q31_t (page 1131) *pSrc, q31_t (page 1131) scaleFract, int8_t shift, q31_t
(page 1131) *pDst, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_scale_q7 (const q7_t *pSrc, q7_t scaleFract, int8_t shift,
q7_t *pDst, uint32_t blockSize)
```

### *group* **Vector Scale**

Multiply a vector by a scalar value. For floating-point data, the algorithm used is:

In the fixed-point Q7, Q15, and Q31 functions, *scale* is represented by a fractional multiplication *scaleFract* and an arithmetic shift *shift*. The shift allows the gain of the scaling operation to exceed 1.0. The algorithm used with fixed-point data is:

The overall scale factor applied to the fixed-point data is

The functions support in-place computation allowing the source and destination pointers to reference the same memory buffer.

## **Functions**

```
RISCV_DSP_ATTRIBUTE void riscv_scale_f16 (const float16_t *pSrc, float16_t scale,
float16_t *pDst, uint32_t blockSize)
```

Multiplies a floating-point vector by a scalar.

### **Parameters**

- **pSrc** – [in] points to the input vector
- **scale** – [in] scale factor to be applied
- **pDst** – [out] points to the output vector
- **blockSize** – [in] number of samples in each vector

```
RISCV_DSP_ATTRIBUTE void riscv_scale_f32 (const float32_t *pSrc, float32_t scale,
float32_t *pDst, uint32_t blockSize)
```

Multiplies a floating-point vector by a scalar.

### **Parameters**

- **pSrc** – [in] points to the input vector
- **scale** – [in] scale factor to be applied
- **pDst** – [out] points to the output vector
- **blockSize** – [in] number of samples in each vector

```
RISCV_DSP_ATTRIBUTE void riscv_scale_f64 (const float64_t *pSrc, float64_t scale,
float64_t *pDst, uint32_t blockSize)
```

Multiplies a floating-point vector by a scalar.

### **Parameters**



- **pSrc** – [in] points to the input vector
- **scale** – [in] scale factor to be applied
- **pDst** – [out] points to the output vector
- **blockSize** – [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void **riscv\_scale\_q15** (const q15\_t \*pSrc, q15\_t scaleFract, int8\_t shift, q15\_t \*pDst, uint32\_t blockSize)

Multiplies a Q15 vector by a scalar.

#### Scaling and Overflow Behavior

The input data \*pSrc and scaleFract are in 1.15 format. These are multiplied to yield a 2.30 intermediate result and this is shifted with saturation to 1.15 format.

#### Parameters

- **pSrc** – [in] points to the input vector
- **scaleFract** – [in] fractional portion of the scale value
- **shift** – [in] number of bits to shift the result by
- **pDst** – [out] points to the output vector
- **blockSize** – [in] number of samples in each vector

void **riscv\_scale\_q31**(const q31\_t (page 1131) \*pSrc, q31\_t (page 1131) scaleFract, int8\_t shift, q31\_t (page 1131) \*pDst, uint32\_t blockSize)

Multiplies a Q31 vector by a scalar.

#### Scaling and Overflow Behavior

The input data \*pSrc and scaleFract are in 1.31 format. These are multiplied to yield a 2.62 intermediate result and this is shifted with saturation to 1.31 format. There is an intermediate shift by 32 to go from the 2.62 to 1.31 format. The shift argument is applied on the 1.31 result and not to the intermediate 2.62 format.

#### Parameters

- **pSrc** – [in] points to the input vector
- **scaleFract** – [in] fractional portion of the scale value
- **shift** – [in] number of bits to shift the result by
- **pDst** – [out] points to the output vector
- **blockSize** – [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void **riscv\_scale\_q7** (const q7\_t \*pSrc, q7\_t scaleFract, int8\_t shift, q7\_t \*pDst, uint32\_t blockSize)

Multiplies a Q7 vector by a scalar.

**Scaling and Overflow Behavior**

The input data *\*pSrc* and *scaleFract* are in 1.7 format. These are multiplied to yield a 2.14 intermediate result and this is shifted with saturation to 1.7 format.

**Parameters**

- **pSrc** – [in] points to the input vector
- **scaleFract** – [in] fractional portion of the scale value
- **shift** – [in] number of bits to shift the result by
- **pDst** – [out] points to the output vector
- **blockSize** – [in] number of samples in each vector

**Vector Shift**

```
RISCV_DSP_ATTRIBUTE void riscv_shift_q15 (const q15_t *pSrc, int8_t shiftBits,
q15_t *pDst, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_shift_q31 (const q31_t *pSrc, int8_t shiftBits,
q31_t *pDst, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_shift_q7 (const q7_t *pSrc, int8_t shiftBits, q7_t *pDst,
uint32_t blockSize)
```

*group* **Vector Shift**

Shifts the elements of a fixed-point vector by a specified number of bits. There are separate functions for Q7, Q15, and Q31 data types. The underlying algorithm used is:

If *shift* is positive then the elements of the vector are shifted to the left. If *shift* is negative then the elements of the vector are shifted to the right.

The functions support in-place computation allowing the source and destination pointers to reference the same memory buffer.

**Functions**

```
RISCV_DSP_ATTRIBUTE void riscv_shift_q15 (const q15_t *pSrc, int8_t shiftBits,
q15_t *pDst, uint32_t blockSize)
```

Shifts the elements of a Q15 vector a specified number of bits.

**Scaling and Overflow Behavior**

The function uses saturating arithmetic. Results outside of the allowable Q15 range [0x8000 0x7FFF] are saturated.

**Parameters**

- **pSrc** – [in] points to the input vector
- **shiftBits** – [in] number of bits to shift. A positive value shifts left; a negative value shifts right.

- **pDst** – [out] points to the output vector
- **blockSize** – [in] number of samples in each vector

**RISCV\_DSP\_ATTRIBUTE void riscv\_shift\_q31 (const q31\_t \*pSrc, int8\_t shiftBits, q31\_t \*pDst, uint32\_t blockSize)**

Shifts the elements of a Q31 vector a specified number of bits.

#### Scaling and Overflow Behavior

The function uses saturating arithmetic. Results outside of the allowable Q31 range [0x80000000 0x7FFFFFFF] are saturated.

#### Parameters

- **pSrc** – [in] points to the input vector
- **shiftBits** – [in] number of bits to shift. A positive value shifts left; a negative value shifts right.
- **pDst** – [out] points to the output vector
- **blockSize** – [in] number of samples in the vector

**RISCV\_DSP\_ATTRIBUTE void riscv\_shift\_q7 (const q7\_t \*pSrc, int8\_t shiftBits, q7\_t \*pDst, uint32\_t blockSize)**

Shifts the elements of a Q7 vector a specified number of bits.

#### Conditions for optimum performance

Input and output buffers should be aligned by 32-bit

#### Scaling and Overflow Behavior

The function uses saturating arithmetic. Results outside of the allowable Q7 range [0x80 0x7F] are saturated.

#### Parameters

- **pSrc** – [in] points to the input vector
- **shiftBits** – [in] number of bits to shift. A positive value shifts left; a negative value shifts right.
- **pDst** – [out] points to the output vector
- **blockSize** – [in] number of samples in each vector

### Vector Subtraction

**RISCV\_DSP\_ATTRIBUTE void riscv\_sub\_f16 (const float16\_t \*pSrcA, const float16\_t \*pSrcB, float16\_t \*pDst, uint32\_t blockSize)**

**RISCV\_DSP\_ATTRIBUTE void riscv\_sub\_f32 (const float32\_t \*pSrcA, const float32\_t \*pSrcB, float32\_t \*pDst, uint32\_t blockSize)**

```
RISCV_DSP_ATTRIBUTE void riscv_sub_f64 (const float64_t *pSrcA, const float64_t *pSrcB,  
float64_t *pDst, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_sub_q15 (const q15_t *pSrcA, const q15_t *pSrcB,  
q15_t *pDst, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_sub_q31 (const q31_t *pSrcA, const q31_t *pSrcB,  
q31_t *pDst, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_sub_q7 (const q7_t *pSrcA, const q7_t *pSrcB, q7_t *pDst,  
uint32_t blockSize)
```

### *group* **Vector Subtraction**

Element-by-element subtraction of two vectors.

There are separate functions for floating-point, Q7, Q15, and Q31 data types.

### **Functions**

```
RISCV_DSP_ATTRIBUTE void riscv_sub_f16 (const float16_t *pSrcA,  
const float16_t *pSrcB, float16_t *pDst, uint32_t blockSize)
```

Floating-point vector subtraction.

#### **Parameters**

- **pSrcA** – [in] points to the first input vector
- **pSrcB** – [in] points to the second input vector
- **pDst** – [out] points to the output vector
- **blockSize** – [in] number of samples in each vector

```
RISCV_DSP_ATTRIBUTE void riscv_sub_f32 (const float32_t *pSrcA,  
const float32_t *pSrcB, float32_t *pDst, uint32_t blockSize)
```

Floating-point vector subtraction.

#### **Parameters**

- **pSrcA** – [in] points to the first input vector
- **pSrcB** – [in] points to the second input vector
- **pDst** – [out] points to the output vector
- **blockSize** – [in] number of samples in each vector

```
RISCV_DSP_ATTRIBUTE void riscv_sub_f64 (const float64_t *pSrcA,  
const float64_t *pSrcB, float64_t *pDst, uint32_t blockSize)
```

Floating-point vector subtraction.

#### **Parameters**

- **pSrcA** – [in] points to the first input vector
- **pSrcB** – [in] points to the second input vector

- **pDst** – [out] points to the output vector
- **blockSize** – [in] number of samples in each vector

**RISCV\_DSP\_ATTRIBUTE void riscv\_sub\_q15** (const q15\_t \*pSrcA, const q15\_t \*pSrcB, q15\_t \*pDst, uint32\_t blockSize)

Q15 vector subtraction.

#### Scaling and Overflow Behavior

The function uses saturating arithmetic. Results outside of the allowable Q15 range [0x8000 0x7FFF] are saturated.

#### Parameters

- **pSrcA** – [in] points to the first input vector
- **pSrcB** – [in] points to the second input vector
- **pDst** – [out] points to the output vector
- **blockSize** – [in] number of samples in each vector

**RISCV\_DSP\_ATTRIBUTE void riscv\_sub\_q31** (const q31\_t \*pSrcA, const q31\_t \*pSrcB, q31\_t \*pDst, uint32\_t blockSize)

Q31 vector subtraction.

#### Scaling and Overflow Behavior

The function uses saturating arithmetic. Results outside of the allowable Q31 range [0x80000000 0x7FFFFFFF] are saturated.

#### Parameters

- **pSrcA** – [in] points to the first input vector
- **pSrcB** – [in] points to the second input vector
- **pDst** – [out] points to the output vector
- **blockSize** – [in] number of samples in each vector

**RISCV\_DSP\_ATTRIBUTE void riscv\_sub\_q7** (const q7\_t \*pSrcA, const q7\_t \*pSrcB, q7\_t \*pDst, uint32\_t blockSize)

Q7 vector subtraction.

#### Scaling and Overflow Behavior

The function uses saturating arithmetic. Results outside of the allowable Q7 range [0x80 0x7F] will be saturated.

#### Parameters

- **pSrcA** – [in] points to the first input vector
- **pSrcB** – [in] points to the second input vector
- **pDst** – [out] points to the output vector

- **blockSize** – [in] number of samples in each vector

### Vector bitwise exclusive OR

```
RISCV_DSP_ATTRIBUTE void riscv_xor_u16 (const uint16_t *pSrcA, const uint16_t *pSrcB,  
uint16_t *pDst, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_xor_u32 (const uint32_t *pSrcA, const uint32_t *pSrcB,  
uint32_t *pDst, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_xor_u8 (const uint8_t *pSrcA, const uint8_t *pSrcB,  
uint8_t *pDst, uint32_t blockSize)
```

*group* **Vector bitwise exclusive OR**

Compute the logical bitwise XOR.

There are separate functions for uint32\_t, uint16\_t, and uint8\_t data types.

### Functions

```
RISCV_DSP_ATTRIBUTE void riscv_xor_u16 (const uint16_t *pSrcA,  
const uint16_t *pSrcB, uint16_t *pDst, uint32_t blockSize)
```

Compute the logical bitwise XOR of two fixed-point vectors.

#### Parameters

- **pSrcA** – [in] points to input vector A
- **pSrcB** – [in] points to input vector B
- **pDst** – [out] points to output vector
- **blockSize** – [in] number of samples in each vector

```
RISCV_DSP_ATTRIBUTE void riscv_xor_u32 (const uint32_t *pSrcA,  
const uint32_t *pSrcB, uint32_t *pDst, uint32_t blockSize)
```

Compute the logical bitwise XOR of two fixed-point vectors.

#### Parameters

- **pSrcA** – [in] points to input vector A
- **pSrcB** – [in] points to input vector B
- **pDst** – [out] points to output vector
- **blockSize** – [in] number of samples in each vector

```
RISCV_DSP_ATTRIBUTE void riscv_xor_u8 (const uint8_t *pSrcA, const uint8_t *pSrcB,  
uint8_t *pDst, uint32_t blockSize)
```

Compute the logical bitwise XOR of two fixed-point vectors.

#### Parameters

- **pSrcA** – [in] points to input vector A

- **pSrcB** – [in] points to input vector B
- **pDst** – [out] points to output vector
- **blockSize** – [in] number of samples in each vector

*group* **Basic Math Functions**

### 3.3.3 Bayesian estimators

```
RISCV_DSP_ATTRIBUTE uint32_t riscv_gaussian_naive_bayes_predict_f16 (const riscv_gaussian_naive_bayes_i
const float16_t *in, float16_t *pOutputProbabilities, float16_t *pBufferB)
```

```
RISCV_DSP_ATTRIBUTE uint32_t riscv_gaussian_naive_bayes_predict_f32 (const riscv_gaussian_naive_bayes_i
const float32_t *in, float32_t *pOutputProbabilities, float32_t *pBufferB)
```

*group* **Bayesian estimators**

Implement the naive gaussian Bayes estimator. The training must be done from scikit-learn.

The parameters can be easily generated from the scikit-learn object. Some examples are given in DSP/Testing/PatternGeneration/Bayes.py

#### Functions

```
RISCV_DSP_ATTRIBUTE uint32_t riscv_gaussian_naive_bayes_predict_f16 (const riscv_gaussian_naive_bay
const float16_t *in, float16_t *pOutputProbabilities, float16_t *pBufferB)
```

Naive Gaussian Bayesian Estimator.

##### Parameters

- **\*S** – [in] points to a naive bayes instance structure
- **\*in** – [in] points to the elements of the input vector.
- **\*pOutputProbabilities** – [out] points to a buffer of length numberOfClasses containing estimated probabilities
- **\*pBufferB** – [out] points to a temporary buffer of length numberOfClasses

##### Returns

The predicted class

```
RISCV_DSP_ATTRIBUTE uint32_t riscv_gaussian_naive_bayes_predict_f32 (const riscv_gaussian_naive_bay
const float32_t *in, float32_t *pOutputProbabilities, float32_t *pBufferB)
```

Naive Gaussian Bayesian Estimator.

##### Parameters

- **\*S** – [in] points to a naive bayes instance structure
- **\*in** – [in] points to the elements of the input vector.
- **\*pOutputProbabilities** – [out] points to a buffer of length numberOfClasses containing estimated probabilities
- **\*pBufferB** – [out] points to a temporary buffer of length numberOfClasses

**Returns**

The predicted class

### 3.3.4 Complex Math Functions

#### Complex Conjugate

```
RISCV_DSP_ATTRIBUTE void riscv_cmplx_conj_f16 (const float16_t *pSrc, float16_t *pDst,
uint32_t numSamples)
```

```
RISCV_DSP_ATTRIBUTE void riscv_cmplx_conj_f32 (const float32_t *pSrc, float32_t *pDst,
uint32_t numSamples)
```

```
RISCV_DSP_ATTRIBUTE void riscv_cmplx_conj_q15 (const q15_t *pSrc, q15_t *pDst,
uint32_t numSamples)
```

```
RISCV_DSP_ATTRIBUTE void riscv_cmplx_conj_q31 (const q31_t *pSrc, q31_t *pDst,
uint32_t numSamples)
```

#### *group* Complex Conjugate

Conjugates the elements of a complex data vector.

The pSrc points to the source data and pDst points to the destination data where the result should be written. numSamples specifies the number of complex samples and the data in each array is stored in an interleaved fashion (real, imag, real, imag, ...). Each array has a total of 2\*numSamples values.

The underlying algorithm is used:

There are separate functions for floating-point, Q15, and Q31 data types.

#### Functions

```
RISCV_DSP_ATTRIBUTE void riscv_cmplx_conj_f16 (const float16_t *pSrc,
float16_t *pDst, uint32_t numSamples)
```

Floating-point complex conjugate.

##### Parameters

- **pSrc** – [in] points to the input vector
- **pDst** – [out] points to the output vector
- **numSamples** – [in] number of samples in each vector

```
RISCV_DSP_ATTRIBUTE void riscv_cmplx_conj_f32 (const float32_t *pSrc,
float32_t *pDst, uint32_t numSamples)
```

Floating-point complex conjugate.

##### Parameters

- **pSrc** – [in] points to the input vector
- **pDst** – [out] points to the output vector



- **numSamples** – [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_conj\_q15 (const q15\_t \*pSrc, q15\_t \*pDst, uint32\_t numSamples)

Q15 complex conjugate.

#### Scaling and Overflow Behavior

The function uses saturating arithmetic. The Q15 value -1 (0x8000) is saturated to the maximum allowable positive value 0x7FFF.

#### Parameters

- **pSrc** – [in] points to the input vector
- **pDst** – [out] points to the output vector
- **numSamples** – [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_conj\_q31 (const q31\_t \*pSrc, q31\_t \*pDst, uint32\_t numSamples)

Q31 complex conjugate.

#### Scaling and Overflow Behavior

The function uses saturating arithmetic. The Q31 value -1 (0x80000000) is saturated to the maximum allowable positive value 0x7FFFFFFF.

#### Parameters

- **pSrc** – [in] points to the input vector
- **pDst** – [out] points to the output vector
- **numSamples** – [in] number of samples in each vector

### Complex Dot Product

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_dot\_prod\_f16 (const float16\_t \*pSrcA, const float16\_t \*pSrcB, uint32\_t numSamples, float16\_t \*realResult, float16\_t \*imagResult)

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_dot\_prod\_f32 (const float32\_t \*pSrcA, const float32\_t \*pSrcB, uint32\_t numSamples, float32\_t \*realResult, float32\_t \*imagResult)

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_dot\_prod\_q15 (const q15\_t \*pSrcA, const q15\_t \*pSrcB, uint32\_t numSamples, q31\_t \*realResult, q31\_t \*imagResult)

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_dot\_prod\_q31 (const q31\_t \*pSrcA, const q31\_t \*pSrcB, uint32\_t numSamples, q63\_t \*realResult, q63\_t \*imagResult)

*group* **Complex Dot Product**

Computes the dot product of two complex vectors. The vectors are multiplied element-by-element and then summed.

The `pSrcA` points to the first complex input vector and `pSrcB` points to the second complex input vector. `numSamples` specifies the number of complex samples and the data in each array is stored in an interleaved fashion (real, imag, real, imag, ...). Each array has a total of  $2 \times \text{numSamples}$  values.

The underlying algorithm is used:

There are separate functions for floating-point, Q15, and Q31 data types.

**Functions**

```
RISCV_DSP_ATTRIBUTE void riscv_cmplx_dot_prod_f16 (const float16_t *pSrcA,  
const float16_t *pSrcB, uint32_t numSamples, float16_t *realResult,  
float16_t *imagResult)
```

Floating-point complex dot product.

**Parameters**

- **pSrcA** – [in] points to the first input vector
- **pSrcB** – [in] points to the second input vector
- **numSamples** – [in] number of samples in each vector
- **realResult** – [out] real part of the result returned here
- **imagResult** – [out] imaginary part of the result returned here

```
RISCV_DSP_ATTRIBUTE void riscv_cmplx_dot_prod_f32 (const float32_t *pSrcA,  
const float32_t *pSrcB, uint32_t numSamples, float32_t *realResult,  
float32_t *imagResult)
```

Floating-point complex dot product.

**Parameters**

- **pSrcA** – [in] points to the first input vector
- **pSrcB** – [in] points to the second input vector
- **numSamples** – [in] number of samples in each vector
- **realResult** – [out] real part of the result returned here
- **imagResult** – [out] imaginary part of the result returned here

```
RISCV_DSP_ATTRIBUTE void riscv_cmplx_dot_prod_q15 (const q15_t *pSrcA,  
const q15_t *pSrcB, uint32_t numSamples, q31_t *realResult, q31_t *imagResult)
```

Q15 complex dot product.

**Scaling and Overflow Behavior**

The function is implemented using an internal 64-bit accumulator. The intermediate 1.15 by 1.15 multiplications are performed with full precision and yield a 2.30 result. These are accumulated in a 64-bit accumulator with 34.30 precision. As a final step, the accumulators are converted to 8.24 format. The return results `realResult` and `imagResult` are in 8.24 format.

**Parameters**

- **pSrcA** – [in] points to the first input vector
- **pSrcB** – [in] points to the second input vector
- **numSamples** – [in] number of samples in each vector
- **realResult** – [out] real part of the result returned here
- **imagResult** – [out] imaginary part of the result returned here

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_dot\_prod\_q31 (const q31\_t \*pSrcA,  
const q31\_t \*pSrcB, uint32\_t numSamples, q63\_t \*realResult, q63\_t \*imagResult)

Q31 complex dot product.

**Scaling and Overflow Behavior**

The function is implemented using an internal 64-bit accumulator. The intermediate 1.31 by 1.31 multiplications are performed with 64-bit precision and then shifted to 16.48 format. The internal real and imaginary accumulators are in 16.48 format and provide 15 guard bits. Additions are nonsaturating and no overflow will occur as long as numSamples is less than 32768. The return results realResult and imagResult are in 16.48 format. Input down scaling is not required.

**Parameters**

- **pSrcA** – [in] points to the first input vector
- **pSrcB** – [in] points to the second input vector
- **numSamples** – [in] number of samples in each vector
- **realResult** – [out] real part of the result returned here
- **imagResult** – [out] imaginary part of the result returned here

**Complex Magnitude**

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_mag\_f16 (const float16\_t \*pSrc, float16\_t \*pDst,  
uint32\_t numSamples)

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_mag\_f32 (const float32\_t \*pSrc, float32\_t \*pDst,  
uint32\_t numSamples)

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_mag\_f64 (const float64\_t \*pSrc, float64\_t \*pDst,  
uint32\_t numSamples)

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_mag\_fast\_q15 (const q15\_t \*pSrc, q15\_t \*pDst,  
uint32\_t numSamples)

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_mag\_q15 (const q15\_t \*pSrc, q15\_t \*pDst,  
uint32\_t numSamples)

```
RISCV_DSP_ATTRIBUTE void riscv_cmplx_mag_q31 (const q31_t *pSrc, q31_t *pDst,
uint32_t numSamples)
```

*group* **Complex Magnitude**

Computes the magnitude of the elements of a complex data vector.

The `pSrc` points to the source data and `pDst` points to the where the result should be written. `numSamples` specifies the number of complex samples in the input array and the data is stored in an interleaved fashion (real, imag, real, imag, ...). The input array has a total of `2*numSamples` values; the output array has a total of `numSamples` values.

The underlying algorithm is used:

There are separate functions for floating-point, Q15, and Q31 data types.

## Functions

```
RISCV_DSP_ATTRIBUTE void riscv_cmplx_mag_f16 (const float16_t *pSrc,
float16_t *pDst, uint32_t numSamples)
```

Floating-point complex magnitude.

### Parameters

- `pSrc` – [in] points to input vector
- `pDst` – [out] points to output vector
- `numSamples` – [in] number of samples in each vector

```
RISCV_DSP_ATTRIBUTE void riscv_cmplx_mag_f32 (const float32_t *pSrc,
float32_t *pDst, uint32_t numSamples)
```

Floating-point complex magnitude.

### Parameters

- `pSrc` – [in] points to input vector
- `pDst` – [out] points to output vector
- `numSamples` – [in] number of samples in each vector

```
RISCV_DSP_ATTRIBUTE void riscv_cmplx_mag_f64 (const float64_t *pSrc,
float64_t *pDst, uint32_t numSamples)
```

Floating-point complex magnitude.

### Parameters

- `pSrc` – [in] points to input vector
- `pDst` – [out] points to output vector
- `numSamples` – [in] number of samples in each vector

```
RISCV_DSP_ATTRIBUTE void riscv_cmplx_mag_fast_q15 (const q15_t *pSrc, q15_t *pDst,
uint32_t numSamples)
```

Q15 complex magnitude.

**Scaling and Overflow Behavior**

The function implements 1.15 by 1.15 multiplications and finally output is converted into 2.14 format. Fast functions are less accurate. This function will tend to clamp to 0 the too small values. So  $\text{sqrt}(x*x) = x$  will not always be true.

**Parameters**

- **pSrc** – [in] points to input vector
- **pDst** – [out] points to output vector
- **numSamples** – [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_mag\_q15 (const q15\_t \*pSrc, q15\_t \*pDst, uint32\_t numSamples)

Q15 complex magnitude.

**Scaling and Overflow Behavior**

The function implements 1.15 by 1.15 multiplications and finally output is converted into 2.14 format.

**Parameters**

- **pSrc** – [in] points to input vector
- **pDst** – [out] points to output vector
- **numSamples** – [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_mag\_q31 (const q31\_t \*pSrc, q31\_t \*pDst, uint32\_t numSamples)

Q31 complex magnitude.

**Scaling and Overflow Behavior**

The function implements 1.31 by 1.31 multiplications and finally output is converted into 2.30 format. Input down scaling is not required.

**Parameters**

- **pSrc** – [in] points to input vector
- **pDst** – [out] points to output vector
- **numSamples** – [in] number of samples in each vector

**Complex Magnitude Squared**

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_mag\_squared\_f16 (const float16\_t \*pSrc, float16\_t \*pDst, uint32\_t numSamples)

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_mag\_squared\_f32 (const float32\_t \*pSrc, float32\_t \*pDst, uint32\_t numSamples)

```
RISCV_DSP_ATTRIBUTE void riscv_cmplx_mag_squared_f64 (const float64_t *pSrc,  
float64_t *pDst, uint32_t numSamples)
```

```
RISCV_DSP_ATTRIBUTE void riscv_cmplx_mag_squared_q15 (const q15_t *pSrc, q15_t *pDst,  
uint32_t numSamples)
```

```
RISCV_DSP_ATTRIBUTE void riscv_cmplx_mag_squared_q31 (const q31_t *pSrc, q31_t *pDst,  
uint32_t numSamples)
```

#### *group* **Complex Magnitude Squared**

Computes the magnitude squared of the elements of a complex data vector.

The `pSrc` points to the source data and `pDst` points to the where the result should be written. `numSamples` specifies the number of complex samples in the input array and the data is stored in an interleaved fashion (real, imag, real, imag, ...). The input array has a total of  $2 \times \text{numSamples}$  values; the output array has a total of `numSamples` values.

The underlying algorithm is used:

There are separate functions for floating-point, Q15, and Q31 data types.

### **Functions**

```
RISCV_DSP_ATTRIBUTE void riscv_cmplx_mag_squared_f16 (const float16_t *pSrc,  
float16_t *pDst, uint32_t numSamples)
```

Floating-point complex magnitude squared.

#### **Parameters**

- **pSrc** – [in] points to input vector
- **pDst** – [out] points to output vector
- **numSamples** – [in] number of samples in each vector

```
RISCV_DSP_ATTRIBUTE void riscv_cmplx_mag_squared_f32 (const float32_t *pSrc,  
float32_t *pDst, uint32_t numSamples)
```

Floating-point complex magnitude squared.

#### **Parameters**

- **pSrc** – [in] points to input vector
- **pDst** – [out] points to output vector
- **numSamples** – [in] number of samples in each vector

```
RISCV_DSP_ATTRIBUTE void riscv_cmplx_mag_squared_f64 (const float64_t *pSrc,  
float64_t *pDst, uint32_t numSamples)
```

Floating-point complex magnitude squared.

#### **Parameters**

- **pSrc** – [in] points to input vector
- **pDst** – [out] points to output vector

- **numSamples** – [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_mag\_squared\_q15 (const q15\_t \*pSrc, q15\_t \*pDst, uint32\_t numSamples)

Q15 complex magnitude squared.

#### Scaling and Overflow Behavior

The function implements 1.15 by 1.15 multiplications and finally output is converted into 3.13 format.

#### Parameters

- **pSrc** – [in] points to input vector
- **pDst** – [out] points to output vector
- **numSamples** – [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_mag\_squared\_q31 (const q31\_t \*pSrc, q31\_t \*pDst, uint32\_t numSamples)

Q31 complex magnitude squared.

#### Scaling and Overflow Behavior

The function implements 1.31 by 1.31 multiplications and finally output is converted into 3.29 format. Input down scaling is not required.

#### Parameters

- **pSrc** – [in] points to input vector
- **pDst** – [out] points to output vector
- **numSamples** – [in] number of samples in each vector

### Complex-by-Complex Multiplication

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_mult\_cmplx\_f16 (const float16\_t \*pSrcA, const float16\_t \*pSrcB, float16\_t \*pDst, uint32\_t numSamples)

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_mult\_cmplx\_f32 (const float32\_t \*pSrcA, const float32\_t \*pSrcB, float32\_t \*pDst, uint32\_t numSamples)

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_mult\_cmplx\_f64 (const float64\_t \*pSrcA, const float64\_t \*pSrcB, float64\_t \*pDst, uint32\_t numSamples)

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_mult\_cmplx\_q15 (const q15\_t \*pSrcA, const q15\_t \*pSrcB, q15\_t \*pDst, uint32\_t numSamples)

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_mult\_cmplx\_q31 (const q31\_t \*pSrcA, const q31\_t \*pSrcB, q31\_t \*pDst, uint32\_t numSamples)

*group* **Complex-by-Complex Multiplication**

Multiplies a complex vector by another complex vector and generates a complex result. The data in the complex arrays is stored in an interleaved fashion (real, imag, real, imag, ...). The parameter `numSamples` represents the number of complex samples processed. The complex arrays have a total of  $2 \times \text{numSamples}$  real values.

The underlying algorithm is used:

There are separate functions for floating-point, Q15, and Q31 data types.

**Functions**

**RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_mult\_cmplx\_f16 (const float16\_t \*pSrcA, const float16\_t \*pSrcB, float16\_t \*pDst, uint32\_t numSamples)**

Floating-point complex-by-complex multiplication.

**Parameters**

- **pSrcA** – [in] points to first input vector
- **pSrcB** – [in] points to second input vector
- **pDst** – [out] points to output vector
- **numSamples** – [in] number of samples in each vector

**RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_mult\_cmplx\_f32 (const float32\_t \*pSrcA, const float32\_t \*pSrcB, float32\_t \*pDst, uint32\_t numSamples)**

Floating-point complex-by-complex multiplication.

**Parameters**

- **pSrcA** – [in] points to first input vector
- **pSrcB** – [in] points to second input vector
- **pDst** – [out] points to output vector
- **numSamples** – [in] number of samples in each vector

**RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_mult\_cmplx\_f64 (const float64\_t \*pSrcA, const float64\_t \*pSrcB, float64\_t \*pDst, uint32\_t numSamples)**

Floating-point complex-by-complex multiplication.

**Parameters**

- **pSrcA** – [in] points to first input vector
- **pSrcB** – [in] points to second input vector
- **pDst** – [out] points to output vector
- **numSamples** – [in] number of samples in each vector

**RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_mult\_cmplx\_q15 (const q15\_t \*pSrcA, const q15\_t \*pSrcB, q15\_t \*pDst, uint32\_t numSamples)**

Q15 complex-by-complex multiplication.



**Scaling and Overflow Behavior**

The function implements 1.15 by 1.15 multiplications and finally output is converted into 3.13 format.

**Parameters**

- **pSrcA** – [in] points to first input vector
- **pSrcB** – [in] points to second input vector
- **pDst** – [out] points to output vector
- **numSamples** – [in] number of samples in each vector

```
RISCV_DSP_ATTRIBUTE void riscv_cmplx_mult_cmplx_q31 (const q31_t *pSrcA,
const q31_t *pSrcB, q31_t *pDst, uint32_t numSamples)
```

Q31 complex-by-complex multiplication.

**Scaling and Overflow Behavior**

The function implements 1.31 by 1.31 multiplications and finally output is converted into 3.29 format. Input down scaling is not required.

**Parameters**

- **pSrcA** – [in] points to first input vector
- **pSrcB** – [in] points to second input vector
- **pDst** – [out] points to output vector
- **numSamples** – [in] number of samples in each vector

**Complex-by-Real Multiplication**

```
RISCV_DSP_ATTRIBUTE void riscv_cmplx_mult_real_f16 (const float16_t *pSrcCmplx,
const float16_t *pSrcReal, float16_t *pCmplxDst, uint32_t numSamples)
```

```
RISCV_DSP_ATTRIBUTE void riscv_cmplx_mult_real_f32 (const float32_t *pSrcCmplx,
const float32_t *pSrcReal, float32_t *pCmplxDst, uint32_t numSamples)
```

```
RISCV_DSP_ATTRIBUTE void riscv_cmplx_mult_real_q15 (const q15_t *pSrcCmplx,
const q15_t *pSrcReal, q15_t *pCmplxDst, uint32_t numSamples)
```

```
RISCV_DSP_ATTRIBUTE void riscv_cmplx_mult_real_q31 (const q31_t *pSrcCmplx,
const q31_t *pSrcReal, q31_t *pCmplxDst, uint32_t numSamples)
```

**group Complex-by-Real Multiplication**

Multiplies a complex vector by a real vector and generates a complex result. The data in the complex arrays is stored in an interleaved fashion (real, imag, real, imag, ...). The parameter `numSamples` represents the number of complex samples processed. The complex arrays have a total of  $2 \times \text{numSamples}$  real values while the real array has a total of `numSamples` real values.

The underlying algorithm is used:

There are separate functions for floating-point, Q15, and Q31 data types.

## Functions

**RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_mult\_real\_f16** (const float16\_t \*pSrcCmplx, const float16\_t \*pSrcReal, float16\_t \*pCmplxDst, uint32\_t numSamples)

Floating-point complex-by-real multiplication.

### Parameters

- **pSrcCmplx** – [in] points to complex input vector
- **pSrcReal** – [in] points to real input vector
- **pCmplxDst** – [out] points to complex output vector
- **numSamples** – [in] number of samples in each vector

**RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_mult\_real\_f32** (const float32\_t \*pSrcCmplx, const float32\_t \*pSrcReal, float32\_t \*pCmplxDst, uint32\_t numSamples)

Floating-point complex-by-real multiplication.

### Parameters

- **pSrcCmplx** – [in] points to complex input vector
- **pSrcReal** – [in] points to real input vector
- **pCmplxDst** – [out] points to complex output vector
- **numSamples** – [in] number of samples in each vector

**RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_mult\_real\_q15** (const q15\_t \*pSrcCmplx, const q15\_t \*pSrcReal, q15\_t \*pCmplxDst, uint32\_t numSamples)

Q15 complex-by-real multiplication.

### Scaling and Overflow Behavior

The function uses saturating arithmetic. Results outside of the allowable Q15 range [0x8000 0x7FFF] are saturated.

### Parameters

- **pSrcCmplx** – [in] points to complex input vector
- **pSrcReal** – [in] points to real input vector
- **pCmplxDst** – [out] points to complex output vector
- **numSamples** – [in] number of samples in each vector

**RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_mult\_real\_q31** (const q31\_t \*pSrcCmplx, const q31\_t \*pSrcReal, q31\_t \*pCmplxDst, uint32\_t numSamples)

Q31 complex-by-real multiplication.

### Scaling and Overflow Behavior

The function uses saturating arithmetic. Results outside of the allowable Q31 range[0x80000000 0x7FFFFFFF] are saturated.

### Parameters

- **pSrcCmplx** – [in] points to complex input vector
- **pSrcReal** – [in] points to real input vector
- **pCmplxDst** – [out] points to complex output vector
- **numSamples** – [in] number of samples in each vector

#### *group* **Complex Math Functions**

This set of functions operates on complex data vectors. The data in the complex arrays is stored in an interleaved fashion (real, imag, real, imag, ...). In the API functions, the number of samples in a complex array refers to the number of complex values; the array contains twice this number of real values.

### **3.3.5 Controller Functions**

#### **Sine Cosine**

**RISCV\_DSP\_ATTRIBUTE void riscv\_sin\_cos\_f32 (float32\_t theta, float32\_t \*pSinVal, float32\_t \*pCosVal)**

**RISCV\_DSP\_ATTRIBUTE void riscv\_sin\_cos\_q31 (q31\_t theta, q31\_t \*pSinVal, q31\_t \*pCosVal)**

#### *group* **Sine Cosine**

Computes the trigonometric sine and cosine values using a combination of table lookup and linear interpolation. There are separate functions for Q31 and floating-point data types. The input to the floating-point version is in degrees while the fixed-point Q31 have a scaled input with the range [-1 0.9999] mapping to [-180 +180] degrees.

The floating point function also allows values that are out of the usual range. When this happens, the function will take extra time to adjust the input value to the range of [-180 180].

The result is accurate to 5 digits after the decimal point.

The implementation is based on table lookup using 360 values together with linear interpolation. The steps used are:

1. Calculation of the nearest integer table index.
2. Compute the fractional portion (fract) of the input.
3. Fetch the value corresponding to **index** from sine table to **y0** and also value from **index+1** to **y1**.
4. Sine value is computed as  $*psinVal = y0 + (fract * (y1 - y0))$ .
5. Fetch the value corresponding to **index** from cosine table to **y0** and also value from **index+1** to **y1**.
6. Cosine value is computed as  $*pcosVal = y0 + (fract * (y1 - y0))$ .

## Functions

**RISCV\_DSP\_ATTRIBUTE void riscv\_sin\_cos\_f32** (float32\_t theta, float32\_t \*pSinVal, float32\_t \*pCosVal)

Floating-point sin\_cos function.

### Parameters

- **theta** – [in] input value in degrees
- **pSinVal** – [out] points to processed sine output
- **pCosVal** – [out] points to processed cosine output

**RISCV\_DSP\_ATTRIBUTE void riscv\_sin\_cos\_q31** (q31\_t theta, q31\_t \*pSinVal, q31\_t \*pCosVal)

Q31 sin\_cos function.

The Q31 input value is in the range [-1 0.999999] and is mapped to a degree value in the range [-180 179].

### Parameters

- **theta** – [in] scaled input value in degrees
- **pSinVal** – [out] points to processed sine output
- **pCosVal** – [out] points to processed cosine output

## PID Motor Control

**\_\_STATIC\_FORCEINLINE float32\_t riscv\_pid\_f32** (riscv\_pid\_instance\_f32 \*S, float32\_t in)

**\_\_STATIC\_FORCEINLINE q31\_t riscv\_pid\_q31** (riscv\_pid\_instance\_q31 \*S, q31\_t in)

**\_\_STATIC\_FORCEINLINE q15\_t riscv\_pid\_q15** (riscv\_pid\_instance\_q15 \*S, q15\_t in)

**RISCV\_DSP\_ATTRIBUTE void riscv\_pid\_init\_f32** (riscv\_pid\_instance\_f32 \*S, int32\_t resetStateFlag)

**RISCV\_DSP\_ATTRIBUTE void riscv\_pid\_init\_q15** (riscv\_pid\_instance\_q15 \*S, int32\_t resetStateFlag)

**RISCV\_DSP\_ATTRIBUTE void riscv\_pid\_init\_q31** (riscv\_pid\_instance\_q31 \*S, int32\_t resetStateFlag)

**RISCV\_DSP\_ATTRIBUTE void riscv\_pid\_reset\_f32** (riscv\_pid\_instance\_f32 \*S)

**RISCV\_DSP\_ATTRIBUTE void riscv\_pid\_reset\_q15** (riscv\_pid\_instance\_q15 \*S)

```
RISCV_DSP_ATTRIBUTE void riscv_pid_reset_q31 (riscv_pid_instance_q31 *S)
```

```
struct riscv_pid_instance_q15
```

```
struct riscv_pid_instance_q31
```

```
struct riscv_pid_instance_f32
```


### group PID Motor Control

A Proportional Integral Derivative (PID) controller is a generic feedback control loop mechanism widely used in industrial control systems. A PID controller is the most commonly used type of feedback controller.

This set of functions implements (PID) controllers for Q15, Q31, and floating-point data types. The functions operate on a single sample of data and each call to the function returns a single processed value. S points to an instance of the PID control data structure. in is the input sample value. The functions return the output value.

#### Algorithm:

where  $K_p$  is proportional constant,  $K_i$  is Integral constant and  $K_d$  is Derivative constant



The PID controller calculates an “error” value as the difference between the measured output and the reference input. The controller attempts to minimize the error by adjusting the process control inputs. The proportional value determines the reaction to the current error, the integral value determines the reaction based on the sum of recent errors, and the derivative value determines the reaction based on the rate at which the error has been changing.

#### Instance Structure

The Gains  $A_0$ ,  $A_1$ ,  $A_2$  and state variables for a PID controller are stored together in an instance data structure. A separate instance structure must be defined for each PID Controller. There are separate instance structure declarations for each of the 3 supported data types.

**Reset Functions**

There is also an associated reset function for each data type which clears the state array.

**Initialization Functions**

There is also an associated initialization function for each data type. The initialization function performs the following operations:

- Initializes the Gains A0, A1, A2 from Kp, Ki, Kd gains.
- Zeros out the values in the state buffer.

Instance structure cannot be placed into a const data section and it is recommended to use the initialization function.

**Fixed-Point Behavior**

Care must be taken when using the fixed-point versions of the PID Controller functions. In particular, the overflow and saturation behavior of the accumulator used in each function must be considered. Refer to the function specific documentation below for usage guidelines.

**Functions**

**`__STATIC_FORCEINLINE float32_t riscv_pid_f32 (riscv_pid_instance_f32 *S, float32_t in)`**

Process function for the floating-point PID Control.

**Parameters**

- **S** – [inout] is an instance of the floating-point PID Control structure
- **in** – [in] input sample to process

**Returns**

processed output sample.

**`__STATIC_FORCEINLINE q31_t riscv_pid_q31 (riscv_pid_instance_q31 *S, q31_t in)`**

Process function for the Q31 PID Control.

**Scaling and Overflow Behavior**

The function is implemented using an internal 64-bit accumulator. The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit. Thus, if the accumulator result overflows it wraps around rather than clip. In order to avoid overflows completely the input signal must be scaled down by 2 bits as there are four additions. After all multiply-accumulates are performed, the 2.62 accumulator is truncated to 1.32 format and then saturated to 1.31 format.

**Parameters**

- **S** – [inout] points to an instance of the Q31 PID Control structure
- **in** – [in] input sample to process

**Returns**

processed output sample.

---

```
__STATIC_FORCEINLINE q15_t riscv_pid_q15 (riscv_pid_instance_q15 *S, q15_t in)
```

Process function for the Q15 PID Control.

#### Scaling and Overflow Behavior

The function is implemented using a 64-bit internal accumulator. Both Gains and state variables are represented in 1.15 format and multiplications yield a 2.30 result. The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format. There is no risk of internal overflow with this approach and the full precision of intermediate multiplications is preserved. After all additions have been performed, the accumulator is truncated to 34.15 format by discarding low 15 bits. Lastly, the accumulator is saturated to yield a result in 1.15 format.

#### Parameters

- **S** – [inout] points to an instance of the Q15 PID Control structure
- **in** – [in] input sample to process

#### Returns

processed output sample.

```
RISCV_DSP_ATTRIBUTE void riscv_pid_init_f32 (riscv_pid_instance_f32 *S,  
int32_t resetStateFlag)
```

Initialization function for the floating-point PID Control.

#### Details

The resetStateFlag specifies whether to set state to zero or not.

The function computes the structure fields: **A0**, **A1** **A2** using the proportional gain( **Kp**), integral gain( **Ki**) and derivative gain( **Kd**) also sets the state variables to all zeros.

#### Parameters

- **S** – [inout] points to an instance of the PID structure
- **resetStateFlag** – [in]
  - value = 0: no change in state
  - value = 1: reset state

```
RISCV_DSP_ATTRIBUTE void riscv_pid_init_q15 (riscv_pid_instance_q15 *S,  
int32_t resetStateFlag)
```

Initialization function for the Q15 PID Control.

#### Details

The resetStateFlag specifies whether to set state to zero or not.

The function computes the structure fields: **A0**, **A1** **A2** using the proportional gain( **Kp**), integral gain( **Ki**) and derivative gain( **Kd**) also sets the state variables to all zeros.

#### Parameters

- **S** – [inout] points to an instance of the Q15 PID structure
- **resetStateFlag** – [in]

- value = 0: no change in state
- value = 1: reset state

**RISCV\_DSP\_ATTRIBUTE void riscv\_pid\_init\_q31 (riscv\_pid\_instance\_q31 \*S, int32\_t resetStateFlag)**

Initialization function for the Q31 PID Control.

#### Details

The resetStateFlag specifies whether to set state to zero or not.

The function computes the structure fields: A0, A1 A2 using the proportional gain( Kp), integral gain( Ki) and derivative gain( Kd) also sets the state variables to all zeros.

#### Parameters

- **S** – [inout] points to an instance of the Q31 PID structure
- **resetStateFlag** – [in]
  - value = 0: no change in state
  - value = 1: reset state

**RISCV\_DSP\_ATTRIBUTE void riscv\_pid\_reset\_f32 (riscv\_pid\_instance\_f32 \*S)**

Reset function for the floating-point PID Control.

#### Details

The function resets the state buffer to zeros.

#### Parameters

- **S** – [inout] points to an instance of the floating-point PID structure

**RISCV\_DSP\_ATTRIBUTE void riscv\_pid\_reset\_q15 (riscv\_pid\_instance\_q15 \*S)**

Reset function for the Q15 PID Control.

#### Details

The function resets the state buffer to zeros.

#### Parameters

- **S** – [inout] points to an instance of the Q15 PID structure

**RISCV\_DSP\_ATTRIBUTE void riscv\_pid\_reset\_q31 (riscv\_pid\_instance\_q31 \*S)**

Reset function for the Q31 PID Control.

#### Details

The function resets the state buffer to zeros.

#### Parameters

- **S** – [inout] points to an instance of the Q31 PID structure



```
struct riscv_pid_instance_q15
```

*#include <controller\_functions.h>* Instance structure for the Q15 PID Control.

```
struct riscv_pid_instance_q31
```

*#include <controller\_functions.h>* Instance structure for the Q31 PID Control.

```
struct riscv_pid_instance_f32
```

*#include <controller\_functions.h>* Instance structure for the floating-point PID Control.


## Vector Park Transform

```
__STATIC_FORCEINLINE void riscv_park_f32 (float32_t Ialpha, float32_t Ibeta,
float32_t *pId, float32_t *pIq, float32_t sinVal, float32_t cosVal)
```

```
__STATIC_FORCEINLINE void riscv_park_q31 (q31_t Ialpha, q31_t Ibeta, q31_t *pId,
q31_t *pIq, q31_t sinVal, q31_t cosVal)
```

### group Vector Park Transform

Forward Park transform converts the input two-coordinate vector to flux and torque components. The Park transform can be used to realize the transformation of the Ialpha and the Ibeta currents from the stationary to the moving reference frame and control the spatial relationship between the stator vector current and rotor flux vector. If we consider the d axis aligned with the rotor flux, the diagram below shows the current vector and the



relationship from the two reference frames:

The function operates on a single sample of data and each call to the function returns the processed output. The library provides separate functions for Q31 and floating-point data types.

### Algorithm

where Ialpha and Ibeta are the stator vector components, pId and pIq are rotor vector components and cosVal and sinVal are the cosine and sine values of theta (rotor flux position).

$$\begin{aligned} pId &= Ialpha * cosVal + Ibeta * sinVal \\ pIq &= -Ialpha sinVal + Ibeta * cosVal \end{aligned}$$

### Fixed-Point Behavior

Care must be taken when using the Q31 version of the Park transform. In particular, the overflow and saturation behavior of the accumulator used must be considered. Refer to the function specific documentation below for usage guidelines.

## Functions

```
__STATIC_FORCEINLINE void riscv_park_f32 (float32_t Ialpha, float32_t Ibeta,  
float32_t *pId, float32_t *pIq, float32_t sinVal, float32_t cosVal)
```

Floating-point Park transform.

The function implements the forward Park transform.

### Parameters

- **Ialpha** – [in] input two-phase vector coordinate alpha
- **Ibeta** – [in] input two-phase vector coordinate beta
- **pId** – [out] points to output rotor reference frame d
- **pIq** – [out] points to output rotor reference frame q
- **sinVal** – [in] sine value of rotation angle theta
- **cosVal** – [in] cosine value of rotation angle theta

```
__STATIC_FORCEINLINE void riscv_park_q31 (q31_t Ialpha, q31_t Ibeta, q31_t *pId,  
q31_t *pIq, q31_t sinVal, q31_t cosVal)
```

Park transform for Q31 version.

### Scaling and Overflow Behavior

The function is implemented using an internal 32-bit accumulator. The accumulator maintains 1.31 format by truncating lower 31 bits of the intermediate multiplication in 2.62 format. There is saturation on the addition and subtraction, hence there is no risk of overflow.

### Parameters

- **Ialpha** – [in] input two-phase vector coordinate alpha
- **Ibeta** – [in] input two-phase vector coordinate beta
- **pId** – [out] points to output rotor reference frame d
- **pIq** – [out] points to output rotor reference frame q
- **sinVal** – [in] sine value of rotation angle theta
- **cosVal** – [in] cosine value of rotation angle theta

## Vector Inverse Park transform

```
__STATIC_FORCEINLINE void riscv_inv_park_f32 (float32_t Id, float32_t Iq,  
float32_t *pIalpha, float32_t *pIbeta, float32_t sinVal, float32_t cosVal)
```

```
__STATIC_FORCEINLINE void riscv_inv_park_q31 (q31_t Id, q31_t Iq, q31_t *pIalpha,  
q31_t *pIbeta, q31_t sinVal, q31_t cosVal)
```

**group Vector Inverse Park transform**

Inverse Park transform converts the input flux and torque components to two-coordinate vector.

The function operates on a single sample of data and each call to the function returns the processed output. The library provides separate functions for Q31 and floating-point data types.

**Algorithm**

where `pIalpha` and `pIbeta` are the stator vector components, `Id` and `Iq` are rotor vector components and `cosVal` and `sinVal` are the cosine and sine values of theta (rotor flux position).

$$\begin{aligned} pIalpha &= Id * cosVal - Iq * sinVal \\ pIbeta &= Id * sinVal + Iq * cosVal \end{aligned}$$

**Fixed-Point Behavior**

Care must be taken when using the Q31 version of the Park transform. In particular, the overflow and saturation behavior of the accumulator used must be considered. Refer to the function specific documentation below for usage guidelines.

**Functions**

```
__STATIC_FORCEINLINE void riscv_inv_park_f32 (float32_t Id, float32_t Iq, float32_t *pIalpha, float32_t *pIbeta, float32_t sinVal, float32_t cosVal)
```

Floating-point Inverse Park transform.

**Parameters**

- **Id** – [in] input coordinate of rotor reference frame d
- **Iq** – [in] input coordinate of rotor reference frame q
- **pIalpha** – [out] points to output two-phase orthogonal vector axis alpha
- **pIbeta** – [out] points to output two-phase orthogonal vector axis beta
- **sinVal** – [in] sine value of rotation angle theta
- **cosVal** – [in] cosine value of rotation angle theta

```
__STATIC_FORCEINLINE void riscv_inv_park_q31 (q31_t Id, q31_t Iq, q31_t *pIalpha, q31_t *pIbeta, q31_t sinVal, q31_t cosVal)
```

Inverse Park transform for Q31 version.

**Scaling and Overflow Behavior**

The function is implemented using an internal 32-bit accumulator. The accumulator maintains 1.31 format by truncating lower 31 bits of the intermediate multiplication in 2.62 format. There is saturation on the addition, hence there is no risk of overflow.

**Parameters**

- **Id** – [in] input coordinate of rotor reference frame d
- **Iq** – [in] input coordinate of rotor reference frame q
- **pIalpha** – [out] points to output two-phase orthogonal vector axis alpha

- **pIbeta** – [out] points to output two-phase orthogonal vector axis beta
- **sinVal** – [in] sine value of rotation angle theta
- **cosVal** – [in] cosine value of rotation angle theta


### Vector Clarke Transform

```
__STATIC_FORCEINLINE void riscv_clarke_f32 (float32_t Ia, float32_t Ib,
float32_t *pIalpha, float32_t *pIbeta)
```

```
__STATIC_FORCEINLINE void riscv_clarke_q31 (q31_t Ia, q31_t Ib, q31_t *pIalpha,
q31_t *pIbeta)
```

#### group Vector Clarke Transform

Forward Clarke transform converts the instantaneous stator phases into a two-coordinate time invariant vector. Generally the Clarke transform uses three-phase currents  $I_a$ ,  $I_b$  and  $I_c$  to calculate currents in the two-phase orthogonal stator axis  $I_{\alpha}$  and  $I_{\beta}$ . When  $I_{\alpha}$  is superposed with  $I_a$  as shown in the figure below and  $I_a + I_b + I_c = 0$ , in this condition  $I_{\alpha}$  and  $I_{\beta}$  can be calculated using only  $I_a$  and



$I_b$ .

The function operates on a single sample of data and each call to the function returns the processed output. The library provides separate functions for Q31 and floating-point data types.

#### Algorithm

where  $I_a$  and  $I_b$  are the instantaneous stator phases and  $pI_{\alpha}$  and  $pI_{\beta}$  are the two coordinates of

$$pI_{\alpha} = I_a$$

$$pI_{\beta} = (1/\sqrt{3}) I_a + (2/\sqrt{3}) I_b$$

time invariant vector.

#### Fixed-Point Behavior

Care must be taken when using the Q31 version of the Clarke transform. In particular, the overflow and saturation behavior of the accumulator used must be considered. Refer to the function specific documentation below for usage guidelines.

## Functions

```
__STATIC_FORCEINLINE void riscv_clarke_f32 (float32_t Ia, float32_t Ib,  
float32_t *pIalpha, float32_t *pIbeta)
```

Floating-point Clarke transform.

### Parameters

- **Ia** – [in] input three-phase coordinate a
- **Ib** – [in] input three-phase coordinate b
- **pIalpha** – [out] points to output two-phase orthogonal vector axis alpha
- **pIbeta** – [out] points to output two-phase orthogonal vector axis beta

```
__STATIC_FORCEINLINE void riscv_clarke_q31 (q31_t Ia, q31_t Ib, q31_t *pIalpha,  
q31_t *pIbeta)
```

Clarke transform for Q31 version.

### Scaling and Overflow Behavior

The function is implemented using an internal 32-bit accumulator. The accumulator maintains 1.31 format by truncating lower 31 bits of the intermediate multiplication in 2.62 format. There is saturation on the addition, hence there is no risk of overflow.

### Parameters

- **Ia** – [in] input three-phase coordinate a
- **Ib** – [in] input three-phase coordinate b
- **pIalpha** – [out] points to output two-phase orthogonal vector axis alpha
- **pIbeta** – [out] points to output two-phase orthogonal vector axis beta

## Vector Inverse Clarke Transform

```
__STATIC_FORCEINLINE void riscv_inv_clarke_f32 (float32_t Ialpha, float32_t Ibeta,  
float32_t *pIa, float32_t *pIb)
```

```
__STATIC_FORCEINLINE void riscv_inv_clarke_q31 (q31_t Ialpha, q31_t Ibeta, q31_t *pIa,  
q31_t *pIb)
```

### *group* Vector Inverse Clarke Transform

Inverse Clarke transform converts the two-coordinate time invariant vector into instantaneous stator phases.

The function operates on a single sample of data and each call to the function returns the processed output. The library provides separate functions for Q31 and floating-point data types.

### Algorithm

where  $pIa$  and  $pIb$  are the instantaneous stator phases and  $Ialpha$  and  $Ibeta$  are the two coordinates of

$$pIa = Ialpha$$

$$pIb = (-1/2) Ialpha + (\sqrt{3}/2) Ibeta$$

time invariant vector.

#### Fixed-Point Behavior

Care must be taken when using the Q31 version of the Clarke transform. In particular, the overflow and saturation behavior of the accumulator used must be considered. Refer to the function specific documentation below for usage guidelines.

## Functions

```
__STATIC_FORCEINLINE void riscv_inv_clarke_f32 (float32_t Ialpha, float32_t Ibeta,
float32_t *pIa, float32_t *pIb)
```

Floating-point Inverse Clarke transform.

#### Parameters

- **Ialpha** – [in] input two-phase orthogonal vector axis alpha
- **Ibeta** – [in] input two-phase orthogonal vector axis beta
- **pIa** – [out] points to output three-phase coordinate a
- **pIb** – [out] points to output three-phase coordinate b

```
__STATIC_FORCEINLINE void riscv_inv_clarke_q31 (q31_t Ialpha, q31_t Ibeta,
q31_t *pIa, q31_t *pIb)
```

Inverse Clarke transform for Q31 version.

#### Scaling and Overflow Behavior

The function is implemented using an internal 32-bit accumulator. The accumulator maintains 1.31 format by truncating lower 31 bits of the intermediate multiplication in 2.62 format. There is saturation on the subtraction, hence there is no risk of overflow.

#### Parameters

- **Ialpha** – [in] input two-phase orthogonal vector axis alpha
- **Ibeta** – [in] input two-phase orthogonal vector axis beta
- **pIa** – [out] points to output three-phase coordinate a
- **pIb** – [out] points to output three-phase coordinate b

## *group* Controller Functions

### 3.3.6 Distance Functions

#### Float Distances

##### Bray-Curtis distance

```
RISCV_DSP_ATTRIBUTE float16_t riscv_braycurtis_distance_f16 (const float16_t *pA,
const float16_t *pB, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE float32_t riscv_braycurtis_distance_f32 (const float32_t *pA,
const float32_t *pB, uint32_t blockSize)
```

*group* **Bray-Curtis distance**

Bray-Curtis distance between two vectors

#### Functions

```
RISCV_DSP_ATTRIBUTE float16_t riscv_braycurtis_distance_f16 (const float16_t *pA,
const float16_t *pB, uint32_t blockSize)
```

Bray-Curtis distance between two vectors.

##### Parameters

- **pA** – [in] First vector
- **pB** – [in] Second vector
- **blockSize** – [in] vector length

##### Returns

distance

```
RISCV_DSP_ATTRIBUTE float32_t riscv_braycurtis_distance_f32 (const float32_t *pA,
const float32_t *pB, uint32_t blockSize)
```

Bray-Curtis distance between two vectors.

##### Parameters

- **pA** – [in] First vector
- **pB** – [in] Second vector
- **blockSize** – [in] vector length

##### Returns

distance

## Canberra distance

```
RISCV_DSP_ATTRIBUTE float16_t riscv_canberra_distance_f16 (const float16_t *pA,  
const float16_t *pB, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE float32_t riscv_canberra_distance_f32 (const float32_t *pA,  
const float32_t *pB, uint32_t blockSize)
```

*group* **Canberra distance**

Canberra distance

## Functions

```
RISCV_DSP_ATTRIBUTE float16_t riscv_canberra_distance_f16 (const float16_t *pA,  
const float16_t *pB, uint32_t blockSize)
```

Canberra distance between two vectors.

This function may divide by zero when samples pA[i] and pB[i] are both zero. The result of the computation will be correct. So the division per zero may be ignored.

### Parameters

- **pA** – [in] First vector
- **pB** – [in] Second vector
- **blockSize** – [in] vector length

### Returns

distance

```
RISCV_DSP_ATTRIBUTE float32_t riscv_canberra_distance_f32 (const float32_t *pA,  
const float32_t *pB, uint32_t blockSize)
```

Canberra distance between two vectors.

This function may divide by zero when samples pA[i] and pB[i] are both zero. The result of the computation will be correct. So the division per zero may be ignored.

### Parameters

- **pA** – [in] First vector
- **pB** – [in] Second vector
- **blockSize** – [in] vector length

### Returns

distance



## Chebyshev distance

```
RISCV_DSP_ATTRIBUTE float16_t riscv_chebyshev_distance_f16 (const float16_t *pA,
const float16_t *pB, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE float32_t riscv_chebyshev_distance_f32 (const float32_t *pA,
const float32_t *pB, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE float64_t riscv_chebyshev_distance_f64 (const float64_t *pA,
const float64_t *pB, uint32_t blockSize)
```

### *group* Chebyshev distance

Chebyshev distance

## Functions

```
RISCV_DSP_ATTRIBUTE float16_t riscv_chebyshev_distance_f16 (const float16_t *pA,
const float16_t *pB, uint32_t blockSize)
```

Chebyshev distance between two vectors.

### Parameters

- **pA** – [in] First vector
- **pB** – [in] Second vector
- **blockSize** – [in] vector length

### Returns

distance

```
RISCV_DSP_ATTRIBUTE float32_t riscv_chebyshev_distance_f32 (const float32_t *pA,
const float32_t *pB, uint32_t blockSize)
```

Chebyshev distance between two vectors.

### Parameters

- **pA** – [in] First vector
- **pB** – [in] Second vector
- **blockSize** – [in] vector length

### Returns

distance

```
RISCV_DSP_ATTRIBUTE float64_t riscv_chebyshev_distance_f64 (const float64_t *pA,
const float64_t *pB, uint32_t blockSize)
```

Chebyshev distance between two vectors.

### Parameters

- **pA** – [in] First vector
- **pB** – [in] Second vector

- **blockSize** – [in] vector length

**Returns**

distance

**Cityblock (Manhattan) distance**

```
RISCV_DSP_ATTRIBUTE float16_t riscv_cityblock_distance_f16 (const float16_t *pA,  
const float16_t *pB, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE float32_t riscv_cityblock_distance_f32 (const float32_t *pA,  
const float32_t *pB, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE float64_t riscv_cityblock_distance_f64 (const float64_t *pA,  
const float64_t *pB, uint32_t blockSize)
```

*group* **Cityblock (Manhattan) distance**

Cityblock (Manhattan) distance

**Functions**

```
RISCV_DSP_ATTRIBUTE float16_t riscv_cityblock_distance_f16 (const float16_t *pA,  
const float16_t *pB, uint32_t blockSize)
```

Cityblock (Manhattan) distance between two vectors.

**Parameters**

- **pA** – [in] First vector
- **pB** – [in] Second vector
- **blockSize** – [in] vector length

**Returns**

distance

```
RISCV_DSP_ATTRIBUTE float32_t riscv_cityblock_distance_f32 (const float32_t *pA,  
const float32_t *pB, uint32_t blockSize)
```

Cityblock (Manhattan) distance between two vectors.

**Parameters**

- **pA** – [in] First vector
- **pB** – [in] Second vector
- **blockSize** – [in] vector length

**Returns**

distance

```
RISCV_DSP_ATTRIBUTE float64_t riscv_cityblock_distance_f64 (const float64_t *pA,  
const float64_t *pB, uint32_t blockSize)
```

Cityblock (Manhattan) distance between two vectors.

**Parameters**

- **pA** – [in] First vector
- **pB** – [in] Second vector
- **blockSize** – [in] vector length

**Returns**

distance

**Correlation distance**

```
RISCV_DSP_ATTRIBUTE float16_t riscv_correlation_distance_f16 (float16_t *pA,
float16_t *pB, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE float32_t riscv_correlation_distance_f32 (float32_t *pA,
float32_t *pB, uint32_t blockSize)
```

*group* **Correlation distance**

Correlation distance

**Functions**

```
RISCV_DSP_ATTRIBUTE float16_t riscv_correlation_distance_f16 (float16_t *pA,
float16_t *pB, uint32_t blockSize)
```

Correlation distance between two vectors.

The input vectors are modified in place !

**Parameters**

- **pA** – [in] First vector
- **pB** – [in] Second vector
- **blockSize** – [in] vector length

**Returns**

distance

```
RISCV_DSP_ATTRIBUTE float32_t riscv_correlation_distance_f32 (float32_t *pA,
float32_t *pB, uint32_t blockSize)
```

Correlation distance between two vectors.

The input vectors are modified in place !

**Parameters**

- **pA** – [in] First vector
- **pB** – [in] Second vector
- **blockSize** – [in] vector length

**Returns**

distance

## Cosine distance

```
RISCV_DSP_ATTRIBUTE float16_t riscv_cosine_distance_f16 (const float16_t *pA,  
const float16_t *pB, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE float32_t riscv_cosine_distance_f32 (const float32_t *pA,  
const float32_t *pB, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE float64_t riscv_cosine_distance_f64 (const float64_t *pA,  
const float64_t *pB, uint32_t blockSize)
```

*group* Cosine distance

Cosine distance

## Functions

```
RISCV_DSP_ATTRIBUTE float16_t riscv_cosine_distance_f16 (const float16_t *pA,  
const float16_t *pB, uint32_t blockSize)
```

Cosine distance between two vectors.

### Description

$\text{cosine\_distance}(u,v)$  is  $1 - u \cdot v / (\text{Norm}(u) \text{Norm}(v))$

### Parameters

- **pA** – [in] First vector
- **pB** – [in] Second vector
- **blockSize** – [in] vector length

### Returns

distance

```
RISCV_DSP_ATTRIBUTE float32_t riscv_cosine_distance_f32 (const float32_t *pA,  
const float32_t *pB, uint32_t blockSize)
```

Cosine distance between two vectors.

### Description

$\text{cosine\_distance}(u,v)$  is  $1 - u \cdot v / (\text{Norm}(u) \text{Norm}(v))$

### Parameters

- **pA** – [in] First vector
- **pB** – [in] Second vector
- **blockSize** – [in] vector length

### Returns

distance

```
RISCV_DSP_ATTRIBUTE float64_t riscv_cosine_distance_f64 (const float64_t *pA,
const float64_t *pB, uint32_t blockSize)
```

Cosine distance between two vectors.

#### Parameters

- **pA** – [in] First vector
- **pB** – [in] Second vector
- **blockSize** – [in] vector length

#### Returns

distance

### Dynamic Time Warping Distance

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_dtw_distance_f32 (const riscv_matrix_instance_f32 *pDistance,
const riscv_matrix_instance_q7 *pWindow, riscv_matrix_instance_f32 *pDTW,
float32_t *distance)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_dtw_init_window_q7 (const riscv_dtw_window windowType,
const int32_t windowSize, riscv_matrix_instance_q7 *pWindow)
```

```
RISCV_DSP_ATTRIBUTE void riscv_dtw_path_f32 (const riscv_matrix_instance_f32 *pDTW,
int16_t *pPath, uint32_t *pathLength)
```

#### *group* Dynamic Time Warping Distance

Dynamic Time Warping Distance.

This is not really a distance since triangular inequality is not respected.

The step pattern used is symmetric2. Future versions of this function will provide more customization options.

### Functions

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_dtw_distance_f32 (const riscv_matrix_instance_f32 *pDistance,
const riscv_matrix_instance_q7 *pWindow, riscv_matrix_instance_f32 *pDTW,
float32_t *distance)
```

Dynamic Time Warping distance.

The windowing matrix is used to impose some constraints on the search for a path. The algorithm will run faster (smaller search path) but may not be able to find a solution.

#### Windowing matrix

The distance matrix must be initialized only where the windowing matrix is containing 1. Thus, use of a window also decreases the number of distances which must be computed.

#### Parameters

- **pDistance** – [in] Distance matrix (Query rows \* Template columns)

- **pWindow** – [in] Windowing matrix (can be NULL if no windowing used)
- **pDTW** – [out] Temporary cost buffer (same size)
- **distance** – [out] Distance

**Returns**

RISCV\_MATH\_ARGUMENT\_ERROR in case no path can be found with window constraint

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_dtw\_init\_window\_q7 (const riscv\_dtw\_window windowType, const int32\_t windowSize, riscv\_matrix\_instance\_q7 \*pWindow)**

Window for dynamic time warping computation.

The input matrix must already contain a buffer and the number of rows (query length) and columns (template length) must be initialized. The function will fill the matrix with 0 and 1.

**Windowing matrix**

The window matrix will contain 1 for the position which are accepted and 0 for the positions which are rejected.

**Parameters**

- **windowType** – [in] Type of window
- **windowSize** – [in] Window size
- **pWindow** – [inout] Window

**Returns**

Error if window type not recognized

**RISCV\_DSP\_ATTRIBUTE void riscv\_dtw\_path\_f32 (const riscv\_matrix\_instance\_f32 \*pDTW, int16\_t \*pPath, uint32\_t \*pathLength)**

Mapping between query and template.

The warping path has length which is at most 2\*(query length + template length) in float. 2 because it is a list of coordinates : (query index, template index) coordinate.

**Warping path**

The buffer pPath must be big enough to contain the warping path.

pathLength is the number of points in the returned path. The returned path may be smaller than query + template.

**Parameters**

- **pDTW** – [in] Cost matrix (Query rows \* Template columns)
- **pPath** – [out] Warping path in cost matrix 2\*(nb rows + nb columns)
- **pathLength** – [out] Length of path in number of points

## Euclidean distance

```
RISCV_DSP_ATTRIBUTE float16_t riscv_euclidean_distance_f16 (const float16_t *pA,
const float16_t *pB, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE float32_t riscv_euclidean_distance_f32 (const float32_t *pA,
const float32_t *pB, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE float64_t riscv_euclidean_distance_f64 (const float64_t *pA,
const float64_t *pB, uint32_t blockSize)
```

### *group* Euclidean distance

Euclidean distance

## Functions

```
RISCV_DSP_ATTRIBUTE float16_t riscv_euclidean_distance_f16 (const float16_t *pA,
const float16_t *pB, uint32_t blockSize)
```

Euclidean distance between two vectors.

### Parameters

- **pA** – [in] First vector
- **pB** – [in] Second vector
- **blockSize** – [in] vector length

### Returns

distance

```
RISCV_DSP_ATTRIBUTE float32_t riscv_euclidean_distance_f32 (const float32_t *pA,
const float32_t *pB, uint32_t blockSize)
```

Euclidean distance between two vectors.

### Parameters

- **pA** – [in] First vector
- **pB** – [in] Second vector
- **blockSize** – [in] vector length

### Returns

distance

```
RISCV_DSP_ATTRIBUTE float64_t riscv_euclidean_distance_f64 (const float64_t *pA,
const float64_t *pB, uint32_t blockSize)
```

Euclidean distance between two vectors.

### Parameters

- **pA** – [in] First vector
- **pB** – [in] Second vector

- **blockSize** – [in] vector length

**Returns**

distance

**Jensen-Shannon distance**

```
RISCV_DSP_ATTRIBUTE float16_t riscv_jensenshannon_distance_f16 (const float16_t *pA,  
const float16_t *pB, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE float32_t riscv_jensenshannon_distance_f32 (const float32_t *pA,  
const float32_t *pB, uint32_t blockSize)
```

*group* **Jensen-Shannon distance**

Jensen-Shannon distance

**Functions**

```
__STATIC_INLINE float16_t rel_entr (float16_t x, float16_t y)
```

```
RISCV_DSP_ATTRIBUTE float16_t riscv_jensenshannon_distance_f16 (const float16_t *pA,  
const float16_t *pB, uint32_t blockSize)
```

Jensen-Shannon distance between two vectors.

This function is assuming that elements of second vector are  $> 0$  and  $0$  only when the corresponding element of first vector is  $0$ . Otherwise the result of the computation does not make sense and for speed reasons, the cases returning NaN or Infinity are not managed.

When the function is computing  $x \log (x / y)$  with  $x == 0$  and  $y == 0$ , it will compute the right result ( $0$ ) but a division by zero will occur and should be ignored in client code.

**Parameters**

- **pA** – [in] First vector
- **pB** – [in] Second vector
- **blockSize** – [in] vector length

**Returns**

distance

```
__STATIC_INLINE float32_t rel_entr (float32_t x, float32_t y)
```

```
RISCV_DSP_ATTRIBUTE float32_t riscv_jensenshannon_distance_f32 (const float32_t *pA,  
const float32_t *pB, uint32_t blockSize)
```

Jensen-Shannon distance between two vectors.

This function is assuming that elements of second vector are  $> 0$  and  $0$  only when the corresponding element of first vector is  $0$ . Otherwise the result of the computation does not make sense and for speed reasons, the cases returning NaN or Infinity are not managed.



When the function is computing  $x \log(x/y)$  with  $x == 0$  and  $y == 0$ , it will compute the right result (0) but a division by zero will occur and should be ignored in client code.

#### Parameters

- **pA** – [in] First vector
- **pB** – [in] Second vector
- **blockSize** – [in] vector length

#### Returns

distance

### Minkowski distance

```
RISCV_DSP_ATTRIBUTE float16_t riscv_minkowski_distance_f16 (const float16_t *pA,
const float16_t *pB, int32_t order, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE float32_t riscv_minkowski_distance_f32 (const float32_t *pA,
const float32_t *pB, int32_t order, uint32_t blockSize)
```

*group* **Minkowski distance**

Minkowski distance

### Functions

```
RISCV_DSP_ATTRIBUTE float16_t riscv_minkowski_distance_f16 (const float16_t *pA,
const float16_t *pB, int32_t order, uint32_t blockSize)
```

Minkowski distance between two vectors.

#### Parameters

- **pA** – [in] First vector
- **pB** – [in] Second vector
- **order** – [in] Distance order
- **blockSize** – [in] Number of samples

#### Returns

distance

```
RISCV_DSP_ATTRIBUTE float32_t riscv_minkowski_distance_f32 (const float32_t *pA,
const float32_t *pB, int32_t order, uint32_t blockSize)
```

Minkowski distance between two vectors.

#### Parameters

- **pA** – [in] First vector
- **pB** – [in] Second vector
- **order** – [in] Distance order
- **blockSize** – [in] Number of samples

**Returns**

distance

*group* **Float Distances**

Distances between two vectors of float values.

**Boolean Distances**

```
RISCV_DSP_ATTRIBUTE float32_t riscv_dice_distance (const uint32_t *pA,  
const uint32_t *pB, uint32_t numberOfBools)
```

```
RISCV_DSP_ATTRIBUTE float32_t riscv_hamming_distance (const uint32_t *pA,  
const uint32_t *pB, uint32_t numberOfBools)
```

```
RISCV_DSP_ATTRIBUTE float32_t riscv_jaccard_distance (const uint32_t *pA,  
const uint32_t *pB, uint32_t numberOfBools)
```

```
RISCV_DSP_ATTRIBUTE float32_t riscv_kulsinski_distance (const uint32_t *pA,  
const uint32_t *pB, uint32_t numberOfBools)
```

```
RISCV_DSP_ATTRIBUTE float32_t riscv_rogerstanimoto_distance (const uint32_t *pA,  
const uint32_t *pB, uint32_t numberOfBools)
```

```
RISCV_DSP_ATTRIBUTE float32_t riscv_russellrao_distance (const uint32_t *pA,  
const uint32_t *pB, uint32_t numberOfBools)
```

```
RISCV_DSP_ATTRIBUTE float32_t riscv_sokalmichener_distance (const uint32_t *pA,  
const uint32_t *pB, uint32_t numberOfBools)
```

```
RISCV_DSP_ATTRIBUTE float32_t riscv_sokalsneath_distance (const uint32_t *pA,  
const uint32_t *pB, uint32_t numberOfBools)
```

```
RISCV_DSP_ATTRIBUTE float32_t riscv_yule_distance (const uint32_t *pA,  
const uint32_t *pB, uint32_t numberOfBools)
```

*group* **Boolean Distances**

Distances between two vectors of boolean values.

Booleans are packed in 32 bit words. numberOfBooleans argument is the number of booleans and not the number of words.

Bits are packed in big-endian mode (because of behavior of numpy packbits in in version < 1.17)

## Unnamed Group

**RISCV\_DSP\_ATTRIBUTE float32\_t riscv\_dice\_distance (const uint32\_t \*pA, const uint32\_t \*pB, uint32\_t numberOfBools)**

Dice distance between two vectors.

### Parameters

- **pA** – [in] First vector of packed booleans
- **pB** – [in] Second vector of packed booleans
- **numberOfBools** – [in] Number of booleans

### Returns

distance

## Functions

**RISCV\_DSP\_ATTRIBUTE float32\_t riscv\_hamming\_distance (const uint32\_t \*pA, const uint32\_t \*pB, uint32\_t numberOfBools)**

Hamming distance between two vectors.

### Parameters

- **pA** – [in] First vector of packed booleans
- **pB** – [in] Second vector of packed booleans
- **numberOfBools** – [in] Number of booleans

### Returns

distance

**RISCV\_DSP\_ATTRIBUTE float32\_t riscv\_jaccard\_distance (const uint32\_t \*pA, const uint32\_t \*pB, uint32\_t numberOfBools)**

Jaccard distance between two vectors.

### Parameters

- **pA** – [in] First vector of packed booleans
- **pB** – [in] Second vector of packed booleans
- **numberOfBools** – [in] Number of booleans

### Returns

distance

**RISCV\_DSP\_ATTRIBUTE float32\_t riscv\_kulsinski\_distance (const uint32\_t \*pA, const uint32\_t \*pB, uint32\_t numberOfBools)**

Kulsinski distance between two vectors.

### Parameters

- **pA** – [in] First vector of packed booleans
- **pB** – [in] Second vector of packed booleans
- **numberOfBools** – [in] Number of booleans

**Returns**

distance

```
RISCV_DSP_ATTRIBUTE float32_t riscv_rogerstanimoto_distance (const uint32_t *pA,  
const uint32_t *pB, uint32_t numberOfBools)
```

Rogers Tanimoto distance between two vectors.

Roger Stanimoto distance between two vectors.

**Parameters**

- **pA** – [in] First vector of packed booleans
- **pB** – [in] Second vector of packed booleans
- **numberOfBools** – [in] Number of booleans

**Returns**

distance

```
RISCV_DSP_ATTRIBUTE float32_t riscv_russellrao_distance (const uint32_t *pA,  
const uint32_t *pB, uint32_t numberOfBools)
```

Russell-Rao distance between two vectors.

**Parameters**

- **pA** – [in] First vector of packed booleans
- **pB** – [in] Second vector of packed booleans
- **numberOfBools** – [in] Number of booleans

**Returns**

distance

```
RISCV_DSP_ATTRIBUTE float32_t riscv_sokalmichener_distance (const uint32_t *pA,  
const uint32_t *pB, uint32_t numberOfBools)
```

Sokal-Michener distance between two vectors.

**Parameters**

- **pA** – [in] First vector of packed booleans
- **pB** – [in] Second vector of packed booleans
- **numberOfBools** – [in] Number of booleans

**Returns**

distance

```
RISCV_DSP_ATTRIBUTE float32_t riscv_sokalsneath_distance (const uint32_t *pA,  
const uint32_t *pB, uint32_t numberOfBools)
```

Sokal-Sneath distance between two vectors.

**Parameters**

- **pA** – [in] First vector of packed booleans
- **pB** – [in] Second vector of packed booleans
- **numberOfBools** – [in] Number of booleans

**Returns**

distance

```
RISCV_DSP_ATTRIBUTE float32_t riscv_yule_distance (const uint32_t *pA,
const uint32_t *pB, uint32_t numberOfBools)
```

Yule distance between two vectors.

**Parameters**

- **pA** – [in] First vector of packed booleans
- **pB** – [in] Second vector of packed booleans
- **numberOfBools** – [in] Number of booleans

**Returns**

distance

*group* **Distance Functions**

Distance functions for use with clustering algorithms. There are distance functions for float vectors and boolean vectors.

**3.3.7 Fast Math Functions****ArcTan2**

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_atan2_f16 (float16_t y, float16_t x,
float16_t *result)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_atan2_f32 (float32_t y, float32_t x,
float32_t *result)
```

*riscv\_status* (page 1130) **riscv\_atan2\_q15**(*q15\_t* (page 1131) y, *q15\_t* (page 1131) x, *q15\_t* (page 1131) \*result)

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_atan2_q31 (q31_t y, q31_t x, q31_t *result)
```

*group* **ArcTan2**

Computing Arc tangent only using the ratio y/x is not enough to determine the angle since there is an indeterminacy. Opposite quadrants are giving the same ratio.

ArcTan2 is not using y/x to compute the angle but y and x and use the sign of y and x to determine the quadrant.

**Functions**

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_atan2_f16 (float16_t y, float16_t x,
float16_t *result)
```

Arc Tangent of y/x using sign of y and x to get right quadrant.

Arc tangent in radian of y/x using sign of x and y to determine right quadrant.

**Compute the Arc tangent of y/x:**

The sign of y and x are used to determine the right quadrant and compute the right angle. Returned value is between -Pi and Pi.

**Parameters**

- **y** – [in] y coordinate
- **x** – [in] x coordinate
- **result** – [out] Result

**Returns**

error status.

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_atan2\_f32** (float32\_t y, float32\_t x, float32\_t \*result)

Arc Tangent of y/x using sign of y and x to get right quadrant.

Arc tangent in radian of y/x using sign of x and y to determine right quadrant.

**Compute the Arc tangent of y/x:**

The sign of y and x are used to determine the right quadrant and compute the right angle. Returned value is between -Pi and Pi.

**Parameters**

- **y** – [in] y coordinate
- **x** – [in] x coordinate
- **result** – [out] Result

**Returns**

error status.

*riscv\_status* (page 1130) **riscv\_atan2\_q15**(*q15\_t* (page 1131) y, *q15\_t* (page 1131) x, *q15\_t* (page 1131) \*result)

Arc Tangent of y/x using sign of y and x to get right quadrant.

Arc tangent in radian of y/x using sign of x and y to determine right quadrant.

**Compute the Arc tangent of y/x:**

The sign of y and x are used to determine the right quadrant and compute the right angle.

**Parameters**

- **y** – [in] y coordinate
- **x** – [in] x coordinate
- **result** – [out] Result in Q2.13

**Returns**

error status.

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_atan2\_q31 (q31\_t y, q31\_t x, q31\_t \*result)**

Arc Tangent of y/x using sign of y and x to get right quadrant.

Arc tangent in radian of y/x using sign of x and y to determine right quadrant.

**Compute the Arc tangent of y/x:**

The sign of y and x are used to determine the right quadrant and compute the right angle. Returned value is between -Pi and Pi.

**Parameters**

- **y** – [in] y coordinate
- **x** – [in] x coordinate
- **result** – [out] Result in Q2.29

**Returns**

error status.

## Cosine

**RISCV\_DSP\_ATTRIBUTE float32\_t riscv\_cos\_f32 (float32\_t x)**

**RISCV\_DSP\_ATTRIBUTE q15\_t riscv\_cos\_q15 (q15\_t x)**

**RISCV\_DSP\_ATTRIBUTE q31\_t riscv\_cos\_q31 (q31\_t x)**

### *group* Cosine

Computes the trigonometric cosine function using a combination of table lookup and linear interpolation. There are separate functions for Q15, Q31, and floating-point data types. The input to the floating-point version is in radians while the fixed-point Q15 and Q31 have a scaled input with the range [0 +0.9999] mapping to [0 2\*pi). The fixed-point range is chosen so that a value of 2\*pi wraps around to 0.

The implementation is based on table lookup using 512 values together with linear interpolation. The steps used are:

1. Calculation of the nearest integer table index
2. Compute the fractional portion (fract) of the table index.
3. The final result equals  $(1.0f - \text{fract}) * a + \text{fract} * b$ ;

where

## Functions

**RISCV\_DSP\_ATTRIBUTE float32\_t riscv\_cos\_f32 (float32\_t x)**

Fast approximation to the trigonometric cosine function for floating-point data.

**Parameters**

**x** – [in] input value in radians

**Returns**

cos(x)

**RISCV\_DSP\_ATTRIBUTE q15\_t riscv\_cos\_q15 (q15\_t x)**

Fast approximation to the trigonometric cosine function for Q15 data.

The Q15 input value is in the range [0 +0.9999] and is mapped to a radian value in the range [0 2\*PI).

**Parameters**

**x** – [in] Scaled input value in radians

**Returns**

cos(x)

**RISCV\_DSP\_ATTRIBUTE q31\_t riscv\_cos\_q31 (q31\_t x)**

Fast approximation to the trigonometric cosine function for Q31 data.

The Q31 input value is in the range [0 +0.9999] and is mapped to a radian value in the range [0 2\*PI).

**Parameters**

**x** – [in] Scaled input value in radians

**Returns**

cos(x)

## Fixed point division

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_divide\_q15 (q15\_t numerator, q15\_t denominator, q15\_t \*quotient, int16\_t \*shift)**

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_divide\_q31 (q31\_t numerator, q31\_t denominator, q31\_t \*quotient, int16\_t \*shift)**

*group* **Fixed point division**



## Functions

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_divide\_q15** (q15\_t numerator, q15\_t denominator, q15\_t \*quotient, int16\_t \*shift)

Fixed point division.

When dividing by 0, an error RISC\_V\_MATH\_NANINF is returned. And the quotient is forced to the saturated negative or positive value.

### Parameters

- **numerator** – [in] Numerator
- **denominator** – [in] Denominator
- **quotient** – [out] Quotient value normalized between -1.0 and 1.0
- **shift** – [out] Shift left value to get the unnormalized quotient

### Returns

error status

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_divide\_q31** (q31\_t numerator, q31\_t denominator, q31\_t \*quotient, int16\_t \*shift)

Fixed point division.

When dividing by 0, an error RISC\_V\_MATH\_NANINF is returned. And the quotient is forced to the saturated negative or positive value.

### Parameters

- **numerator** – [in] Numerator
- **denominator** – [in] Denominator
- **quotient** – [out] Quotient value normalized between -1.0 and 1.0
- **shift** – [out] Shift left value to get the unnormalized quotient

### Returns

error status

## Sine

**RISCV\_DSP\_ATTRIBUTE float32\_t riscv\_sin\_f32** (float32\_t x)

**RISCV\_DSP\_ATTRIBUTE q15\_t riscv\_sin\_q15** (q15\_t x)

**RISCV\_DSP\_ATTRIBUTE q31\_t riscv\_sin\_q31** (q31\_t x)

*group* **Sine**

Computes the trigonometric sine function using a combination of table lookup and linear interpolation. There are separate functions for Q15, Q31, and floating-point data types. The input to the floating-point version is in radians while the fixed-point Q15 and Q31 have a scaled input with the range [0 +0.9999] mapping to [0 2\*pi). The fixed-point range is chosen so that a value of 2\*pi wraps around to 0.

The implementation is based on table lookup using 512 values together with linear interpolation. The steps used are:

1. Calculation of the nearest integer table index
2. Compute the fractional portion (fract) of the table index.
3. The final result equals  $(1.0f - \text{fract}) * a + \text{fract} * b$ ;

where

**Functions****RISCV\_DSP\_ATTRIBUTE float32\_t riscv\_sin\_f32 (float32\_t x)**

Fast approximation to the trigonometric sine function for floating-point data.

**Parameters**

**x** – [in] input value in radians.

**Returns**

sin(x)

**RISCV\_DSP\_ATTRIBUTE q15\_t riscv\_sin\_q15 (q15\_t x)**

Fast approximation to the trigonometric sine function for Q15 data.

The Q15 input value is in the range [0 +0.9999] and is mapped to a radian value in the range [0 2\*PI).

**Parameters**

**x** – [in] Scaled input value in radians

**Returns**

sin(x)

**RISCV\_DSP\_ATTRIBUTE q31\_t riscv\_sin\_q31 (q31\_t x)**

Fast approximation to the trigonometric sine function for Q31 data.

The Q31 input value is in the range [0 +0.9999] and is mapped to a radian value in the range [0 2\*PI).

**Parameters**

**x** – [in] Scaled input value in radians

**Returns**

sin(x)

## Vector Exponential

```
RISCV_DSP_ATTRIBUTE void riscv_vexp_f16 (const float16_t *pSrc, float16_t *pDst,
uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_vexp_f32 (const float32_t *pSrc, float32_t *pDst,
uint32_t blockSize)
```

### *group* Vector Exponential

Compute the exp values of a vector of samples.

## Functions

```
RISCV_DSP_ATTRIBUTE void riscv_vexp_f16 (const float16_t *pSrc, float16_t *pDst,
uint32_t blockSize)
```

Floating-point vector of exp values.

### Parameters

- **pSrc** – [in] points to the input vector
- **pDst** – [out] points to the output vector
- **blockSize** – [in] number of samples in each vector

```
RISCV_DSP_ATTRIBUTE void riscv_vexp_f32 (const float32_t *pSrc, float32_t *pDst,
uint32_t blockSize)
```

Floating-point vector of exp values.

### Parameters

- **pSrc** – [in] points to the input vector
- **pDst** – [out] points to the output vector
- **blockSize** – [in] number of samples in each vector

## Vector Log

```
RISCV_DSP_ATTRIBUTE void riscv_vlog_f16 (const float16_t *pSrc, float16_t *pDst,
uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_vlog_f32 (const float32_t *pSrc, float32_t *pDst,
uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_vlog_q15 (const q15_t *pSrc, q15_t *pDst,
uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_vlog_q31 (const q31_t *pSrc, q31_t *pDst,
uint32_t blockSize)
```

*group* **Vector Log**

Compute the log values of a vector of samples.

**Functions**

**RISCV\_DSP\_ATTRIBUTE void riscv\_vlog\_f16 (const float16\_t \*pSrc, float16\_t \*pDst, uint32\_t blockSize)**

Floating-point vector of log values.

**Parameters**

- **pSrc** – [in] points to the input vector
- **pDst** – [out] points to the output vector
- **blockSize** – [in] number of samples in each vector

**RISCV\_DSP\_ATTRIBUTE void riscv\_vlog\_f32 (const float32\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)**

Floating-point vector of log values.

**Parameters**

- **pSrc** – [in] points to the input vector
- **pDst** – [out] points to the output vector
- **blockSize** – [in] number of samples in each vector

**RISCV\_DSP\_ATTRIBUTE void riscv\_vlog\_q15 (const q15\_t \*pSrc, q15\_t \*pDst, uint32\_t blockSize)**

q15 vector of log values.

**Parameters**

- **pSrc** – [in] points to the input vector in q15
- **pDst** – [out] points to the output vector in q4.11
- **blockSize** – [in] number of samples in each vector

**RISCV\_DSP\_ATTRIBUTE void riscv\_vlog\_q31 (const q31\_t \*pSrc, q31\_t \*pDst, uint32\_t blockSize)**

q31 vector of log values.

**Parameters**

- **pSrc** – [in] points to the input vector in q31
- **pDst** – [out] points to the output vector q5.26
- **blockSize** – [in] number of samples in each vector

## Square Root

**\_\_STATIC\_FORCEINLINE riscv\_status riscv\_sqrt\_f32 (const float32\_t in, float32\_t \*pOut)**

*riscv\_status* (page 1130) **riscv\_sqrt\_q31**(*q31\_t* (page 1131) in, *q31\_t* (page 1131) \*pOut)

*riscv\_status* (page 1130) **riscv\_sqrt\_q15**(*q15\_t* (page 1131) in, *q15\_t* (page 1131) \*pOut)

**\_\_STATIC\_FORCEINLINE riscv\_status riscv\_sqrt\_f16 (float16\_t in, float16\_t \*pOut)**

### group Square Root

Computes the square root of a number. There are separate functions for Q15, Q31, and floating-point data types. The square root function is computed using the Newton-Raphson algorithm. This is an iterative algorithm of the form: where  $x_1$  is the current estimate,  $x_0$  is the previous estimate, and  $f'(x_0)$  is the derivative of  $f()$  evaluated at  $x_0$ . For the square root function, the algorithm reduces to:

## Functions

**\_\_STATIC\_FORCEINLINE riscv\_status riscv\_sqrt\_f32 (const float32\_t in, float32\_t \*pOut)**

Floating-point square root function.

### Parameters

- **in** – [in] input value
- **pOut** – [out] square root of input value

### Returns

execution status

- RISC\_V\_MATH\_SUCCESS : input value is positive
- RISC\_V\_MATH\_ARGUMENT\_ERROR : input value is negative; \*pOut is set to 0

*riscv\_status* (page 1130) **riscv\_sqrt\_q31**(*q31\_t* (page 1131) in, *q31\_t* (page 1131) \*pOut)

Q31 square root function.

### Parameters

- **in** – [in] input value. The range of the input value is  $[0 +1)$  or 0x00000000 to 0x7FFFFFFF
- **pOut** – [out] points to square root of input value

### Returns

execution status

- RISC\_V\_MATH\_SUCCESS : input value is positive
- RISC\_V\_MATH\_ARGUMENT\_ERROR : input value is negative; \*pOut is set to 0

*riscv\_status* (page 1130) **riscv\_sqrt\_q15**(*q15\_t* (page 1131) in, *q15\_t* (page 1131) \*pOut)

Q15 square root function.

### Parameters

- **in** – [in] input value. The range of the input value is  $[0 +1)$  or 0x0000 to 0x7FFF
- **pOut** – [out] points to square root of input value

**Returns**

execution status

- `RISCV_MATH_SUCCESS` : input value is positive
- `RISCV_MATH_ARGUMENT_ERROR` : input value is negative; \*pOut is set to 0

`__STATIC_FORCEINLINE riscv_status riscv_sqrt_f16 (float16_t in, float16_t *pOut)`

Floating-point square root function.

**Parameters**

- **in** – [in] input value
- **pOut** – [out] square root of input value

**Returns**

execution status

- `RISCV_MATH_SUCCESS` : input value is positive
- `RISCV_MATH_ARGUMENT_ERROR` : input value is negative; \*pOut is set to 0

*group* **Fast Math Functions**

This set of functions provides a fast approximation to sine, cosine, and square root. As compared to most of the other functions in the NMSIS math library, the fast math functions operate on individual values and not arrays. There are separate functions for Q15, Q31, and floating-point data.

### 3.3.8 Filtering Functions

**High Precision Q31 Biquad Cascade Filter**

`RISCV_DSP_ATTRIBUTE void riscv_biquad_cas_df1_32x64_init_q31 (riscv_biquad_cas_df1_32x64_ins_q31 *S, uint8_t numStages, const q31_t *pCoeffs, q63_t *pState, uint8_t postShift)`

`RISCV_DSP_ATTRIBUTE void riscv_biquad_cas_df1_32x64_q31 (const riscv_biquad_cas_df1_32x64_ins_q31 *S, const q31_t *pSrc, q31_t *pDst, uint32_t blockSize)`

*group* **High Precision Q31 Biquad Cascade Filter**


This function implements a high precision Biquad cascade filter which operates on Q31 data values. The filter coefficients are in 1.31 format and the state variables are in 1.63 format. The double precision state variables reduce quantization noise in the filter and provide a cleaner output. These filters are particularly useful when implementing filters in which the singularities are close to the unit circle. This is common for low pass or high pass filters with very low cutoff frequencies.

The function operates on blocks of input and output data and each call to the function processes `blockSize` samples through the filter. `pSrc` and `pDst` points to input and output arrays containing `blockSize` Q31 values.

**Algorithm**

Each Biquad stage implements a second order filter using the difference equation: A Direct Form I algorithm is used with 5 coefficients and 4 state variables per stage.


Coefficients  $b_0$ ,  $b_1$  and  $b_2$  multiply the input signal  $x[n]$  and are referred to as the feedforward coefficients. Coefficients  $a_1$  and  $a_2$  multiply the output signal  $y[n]$  and are referred to as the feedback coefficients. Pay careful attention to the sign of the feedback coefficients. Some design tools use the difference equation. In this case the feedback coefficients  $a_1$  and  $a_2$  must be negated when used with the NMSIS DSP



Library.

Higher order filters are realized as a cascade of second order sections. `numStages` refers to the number of second order stages used. For example, an 8th order filter would be realized with `numStages=4` second order stages.

A 9th order filter would be realized with `numStages=5` second order stages with the coefficients for one of the stages configured as a first order filter ( $b_2=0$  and  $a_2=0$ ).



The `pState` points to state variables array. Each Biquad stage has 4 state variables  $x[n-1]$ ,  $x[n-2]$ ,  $y[n-1]$ , and  $y[n-2]$  and each state variable in 1.63 format to improve precision. The state variables are arranged in the array as:

The 4 state variables for stage 1 are first, then the 4 state variables for stage 2, and so on. The state array has a total length of  $4 \times \text{numStages}$  values of data in 1.63 format. The state variables are updated after each block of data is processed, the coefficients are untouched.

### Instance Structure

The coefficients and state variables for a filter are stored together in an instance data structure. A separate instance structure must be defined for each filter. Coefficient arrays may be shared among several instances while state variable arrays cannot be shared.

### Init Function

There is also an associated initialization function which performs the following operations:

- Sets the values of the internal structure fields.
- Zeros out the values in the state buffer. To do this manually without calling the init function, assign the follow subfields of the instance structure: numStages, pCoeffs, postShift, pState. Also set all of the values in pState to zero.

Use of the initialization function is optional. However, if the initialization function is used, then the instance structure cannot be placed into a const data section. To place an instance structure into a const data section, the instance structure must be manually initialized. Set the values in the state buffer to zeros before static initialization. For example, to statically initialize the filter instance structure use where numStages is the number of Biquad stages in the filter; pState is the address of the state buffer; pCoeffs is the address of the coefficient buffer; postShift shift to be applied which is described in detail below.


### Fixed-Point Behavior

Care must be taken while using Biquad Cascade 32x64 filter function. Following issues must be considered:

- Scaling of coefficients
- Filter gain
- Overflow and saturation

Filter coefficients are represented as fractional values and restricted to lie in the range  $[-1 \text{ } +1]$ . The processing function has an additional scaling parameter `postShift` which allows the filter coefficients to exceed the range  $[-1 \text{ } +1]$ . At the output of the filter's accumulator is a shift register which shifts the result by `postShift` bits.

This essentially scales the filter coefficients by  $2^{\text{postShift}}$ . For example, to realize the coefficients set the Coefficient array to: and set `postShift=1`



The second thing to keep in mind is the gain through the filter. The frequency response of a Biquad filter is a function of its coefficients. It is possible for the gain through the filter to exceed 1.0 meaning that the filter increases the amplitude of certain frequencies. This means that an input signal with amplitude  $< 1.0$  may result in an output  $> 1.0$  and these are saturated or overflowed based on the implementation of the filter. To avoid this behavior the filter needs to be scaled down such that its peak gain  $< 1.0$  or the input signal must be scaled down so that the combination of input and filter are never overflowed.

The third item to consider is the overflow and saturation behavior of the fixed-point Q31 version. This is described in the function specific documentation below.



## Functions

**RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cas\_df1\_32x64\_init\_q31 (riscv\_biquad\_cas\_df1\_32x64\_ins\_q31 \*S, uint8\_t numStages, const q31\_t \*pCoeffs, q63\_t \*pState, uint8\_t postShift)**

Initialization function for the Q31 Biquad cascade 32x64 filter.

### Coefficient and State Ordering

The coefficients are stored in the array `pCoeffs` in the following order: where `b1x` and `a1x` are the coefficients for the first stage, `b2x` and `a2x` are the coefficients for the second stage, and so on. The `pCoeffs` array contains a total of `5*numStages` values.

The `pState` points to state variables array and size of each state variable is 1.63 format. Each Biquad stage has 4 state variables `x[n-1]`, `x[n-2]`, `y[n-1]`, and `y[n-2]`. The state variables are arranged in the state array as: The 4 state variables for stage 1 are first, then the 4 state variables for stage 2, and so on. The state array has a total length of `4*numStages` values. The state variables are updated after each block of data is processed; the coefficients are untouched.

### Parameters

- **S** – [inout] points to an instance of the high precision Q31 Biquad cascade filter structure
- **numStages** – [in] number of 2nd order stages in the filter
- **pCoeffs** – [in] points to the filter coefficients
- **pState** – [in] points to the state buffer
- **postShift** – [in] Shift to be applied after the accumulator. Varies according to the coefficients format

**RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cas\_df1\_32x64\_q31 (const riscv\_biquad\_cas\_df1\_32x64\_ins\_q31 \*S, const q31\_t \*pSrc, q31\_t \*pDst, uint32\_t blockSize)**

Processing function for the Q31 Biquad cascade 32x64 filter.

### Details

The function is implemented using an internal 64-bit accumulator. The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit. Thus, if the accumulator result overflows it wraps around rather than clip. In order to avoid overflows completely the input signal must be scaled down by 2 bits and lie in the range  $[-0.25 + 0.25)$ . After all 5 multiply-accumulates are performed, the 2.62 accumulator is shifted by `postShift` bits and the result truncated to 1.31 format by discarding the low 32 bits.

Two related functions are provided in the NMSIS DSP library.

- `riscv_biquad_cascade_df1_q31()` implements a Biquad cascade with 32-bit coefficients and state variables with a Q63 accumulator.
- `riscv_biquad_cascade_df1_fast_q31()` implements a Biquad cascade with 32-bit coefficients and state variables with a Q31 accumulator.

### Parameters

- **S** – [in] points to an instance of the high precision Q31 Biquad cascade filter

- **pSrc** – [in] points to the block of input data
- **pDst** – [out] points to the block of output data
- **blockSize** – [in] number of samples to process

### **Biquad Cascade IIR Filters Using Direct Form I Structure**

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df1\_f16 (const riscv\_biquad\_casd\_df1\_inst\_f16 \*S, const float16\_t \*pSrc, float16\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df1\_f32 (const riscv\_biquad\_casd\_df1\_inst\_f32 \*S, const float32\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df1\_fast\_q15 (const riscv\_biquad\_casd\_df1\_inst\_q15 \*S, const q15\_t \*pSrc, q15\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df1\_fast\_q31 (const riscv\_biquad\_casd\_df1\_inst\_q31 \*S, const q31\_t \*pSrc, q31\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df1\_init\_f16 (riscv\_biquad\_casd\_df1\_inst\_f16 \*S, uint8\_t numStages, const float16\_t \*pCoeffs, float16\_t \*pState)

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df1\_init\_f32 (riscv\_biquad\_casd\_df1\_inst\_f32 \*S, uint8\_t numStages, const float32\_t \*pCoeffs, float32\_t \*pState)

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df1\_init\_q15 (riscv\_biquad\_casd\_df1\_inst\_q15 \*S, uint8\_t numStages, const q15\_t \*pCoeffs, q15\_t \*pState, int8\_t postShift)

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df1\_init\_q31 (riscv\_biquad\_casd\_df1\_inst\_q31 \*S, uint8\_t numStages, const q31\_t \*pCoeffs, q31\_t \*pState, int8\_t postShift)

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df1\_q15 (const riscv\_biquad\_casd\_df1\_inst\_q15 \*S, const q15\_t \*pSrc, q15\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df1\_q31 (const riscv\_biquad\_casd\_df1\_inst\_q31 \*S, const q31\_t \*pSrc, q31\_t \*pDst, uint32\_t blockSize)

#### *group* **Biquad Cascade IIR Filters Using Direct Form I Structure**


This set of functions implements arbitrary order recursive (IIR) filters. The filters are implemented as a cascade of second order Biquad sections. The functions support Q15, Q31 and floating-point data types. Fast version of Q15 and Q31 also available.

The functions operate on blocks of input and output data and each call to the function processes **blockSize** samples through the filter. **pSrc** points to the array of input data and **pDst** points to the array of output data. Both arrays contain **blockSize** values.

### Algorithm

Each Biquad stage implements a second order filter using the difference equation: A Direct Form I algorithm is used with 5 coefficients and 4 state variables per stage.


Coefficients  $b_0$ ,  $b_1$  and  $b_2$  multiply the input signal  $x[n]$  and are referred to as the feedforward coefficients. Coefficients  $a_1$  and  $a_2$  multiply the output signal  $y[n]$  and are referred to as the feedback coefficients. Pay careful attention to the sign of the feedback coefficients. Some design tools use the difference equation In this case the feedback coefficients  $a_1$  and  $a_2$  must be negated when used with the NMSIS DSP



Library.

Higher order filters are realized as a cascade of second order sections. `numStages` refers to the number of second order stages used. For example, an 8th order filter would be realized with `numStages=4` second order stages.

A 9th order filter would be realized with `numStages=5` second order stages with the coefficients for one of the stages configured as a first order filter ( $b_2=0$  and



The `pState` points to state variables array. Each Biquad stage has 4 state variables  $x[n-1]$ ,  $x[n-2]$ ,  $y[n-1]$ , and  $y[n-2]$ . The state variables are arranged in the `pState` array as:

The 4 state variables for stage 1 are first, then the 4 state variables for stage 2, and so on. The state array has a total length of  $4 * \text{numStages}$  values. The state variables are updated after each block of data is processed, the coefficients are untouched.

### Instance Structure

The coefficients and state variables for a filter are stored together in an instance data structure. A separate instance structure must be defined for each filter. Coefficient arrays may be shared among several instances while state variable arrays cannot be shared. There are separate instance structure declarations for each of

the 3 supported data types.

### Init Function

There is also an associated initialization function for each data type. The initialization function performs following operations:

- Sets the values of the internal structure fields.
- Zeros out the values in the state buffer. To do this manually without calling the init function, assign the follow subfields of the instance structure: numStages, pCoeffs, pState. Also set all of the values in pState to zero.

Use of the initialization function is optional. However, if the initialization function is used, then the instance structure cannot be placed into a const data section. To place an instance structure into a const data section, the instance structure must be manually initialized. Set the values in the state buffer to zeros before static initialization. The code below statically initializes each of the 3 different data type filter instance structures where numStages is the number of Biquad stages in the filter; pState is the address of the state buffer; pCoeffs is the address of the coefficient buffer; postShift shift to be applied.

### Fixed-Point Behavior


Care must be taken when using the Q15 and Q31 versions of the Biquad Cascade filter functions. Following issues must be considered:

- Scaling of coefficients
- Filter gain
- Overflow and saturation

### Scaling of coefficients

Filter coefficients are represented as fractional values and coefficients are restricted to lie in the range  $[-1 +1)$ . The fixed-point functions have an additional scaling parameter `postShift` which allow the filter coefficients to exceed the range  $[-1 +1)$ . At the output of the filter's accumulator is a shift register which shifts the result by `postShift` bits.

This essentially scales the filter coefficients by  $2^{\text{postShift}}$ . For example, to realize the coefficients set the `pCoeffs` array to: and set



`postShift=1`

### Filter gain

The frequency response of a Biquad filter is a function of its coefficients. It is possible for the gain through the filter to exceed 1.0 meaning that the filter increases the amplitude of certain frequencies. This means that an input signal with amplitude  $< 1.0$  may result in an output  $> 1.0$  and these are saturated or overflowed based on the implementation of the filter. To avoid this behavior the filter needs to be scaled down such

that its peak gain  $< 1.0$  or the input signal must be scaled down so that the combination of input and filter are never overflowed.

### Overflow and saturation

For Q15 and Q31 versions, it is described separately as part of the function specific documentation below.

## Functions

**RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df1\_f16 (const riscv\_biquad\_casd\_df1\_inst\_f16 \*S, const float16\_t \*pSrc, float16\_t \*pDst, uint32\_t blockSize)**

Processing function for the floating-point Biquad cascade filter.

#### Parameters

- **S** – [in] points to an instance of the floating-point Biquad cascade structure
- **pSrc** – [in] points to the block of input data
- **pDst** – [out] points to the block of output data
- **blockSize** – [in] number of samples to process

**RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df1\_f32 (const riscv\_biquad\_casd\_df1\_inst\_f32 \*S, const float32\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)**

Processing function for the floating-point Biquad cascade filter.

#### Parameters

- **S** – [in] points to an instance of the floating-point Biquad cascade structure
- **pSrc** – [in] points to the block of input data
- **pDst** – [out] points to the block of output data
- **blockSize** – [in] number of samples to process

**RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df1\_fast\_q15 (const riscv\_biquad\_casd\_df1\_inst\_q15 \*S, const q15\_t \*pSrc, q15\_t \*pDst, uint32\_t blockSize)**

Processing function for the Q15 Biquad cascade filter (fast variant).

Fast but less precise processing function for the Q15 Biquad cascade filter for RISC-V Core with DSP enabled.

#### Remark

Refer to `riscv_biquad_cascade_df1_q15()` for a slower implementation of this function which uses 64-bit accumulation to avoid wrap around distortion. Both the slow and the fast versions use the same instance structure. Use the function `riscv_biquad_cascade_df1_init_q15()` to initialize the filter structure.

### Scaling and Overflow Behavior

This fast version uses a 32-bit accumulator with 2.30 format. The accumulator maintains full precision of the intermediate multiplication results but provides only a single guard bit. Thus, if the accumulator result overflows it wraps around and distorts the result. In order to avoid overflows completely the input

signal must be scaled down by two bits and lie in the range  $[-0.25 +0.25]$ . The 2.30 accumulator is then shifted by `postShift` bits and the result truncated to 1.15 format by discarding the low 16 bits.

#### Parameters

- **S** – **[in]** points to an instance of the Q15 Biquad cascade structure
- **pSrc** – **[in]** points to the block of input data
- **pDst** – **[out]** points to the block of output data
- **blockSize** – **[in]** number of samples to process per call

**RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df1\_fast\_q31 (const riscv\_biquad\_casd\_df1\_inst\_q31 \*S, const q31\_t \*pSrc, q31\_t \*pDst, uint32\_t blockSize)**

Processing function for the Q31 Biquad cascade filter (fast variant).

Fast but less precise processing function for the Q31 Biquad cascade filter for RISC-V Core with DSP enabled.

#### Remark

Refer to `riscv_biquad_cascade_df1_q31()` for a slower implementation of this function which uses 64-bit accumulation to provide higher precision. Both the slow and the fast versions use the same instance structure. Use the function `riscv_biquad_cascade_df1_init_q31()` to initialize the filter structure.

#### Scaling and Overflow Behavior

This function is optimized for speed at the expense of fixed-point precision and overflow protection. The result of each  $1.31 \times 1.31$  multiplication is truncated to 2.30 format. These intermediate results are added to a 2.30 accumulator. Finally, the accumulator is saturated and converted to a 1.31 result. The fast version has the same overflow behavior as the standard version and provides less precision since it discards the low 32 bits of each multiplication result. In order to avoid overflows completely the input signal must be scaled down by two bits and lie in the range  $[-0.25 +0.25]$ . Use the initialization function `riscv_biquad_cascade_df1_init_q31()` to initialize filter structure.

#### Parameters

- **S** – **[in]** points to an instance of the Q31 Biquad cascade structure
- **pSrc** – **[in]** points to the block of input data
- **pDst** – **[out]** points to the block of output data
- **blockSize** – **[in]** number of samples to process per call

**RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df1\_init\_f16 (riscv\_biquad\_casd\_df1\_inst\_f16 \*S, uint8\_t numStages, const float16\_t \*pCoeffs, float16\_t \*pState)**

Initialization function for the floating-point Biquad cascade filter.

The initialization function which must be used is `riscv_biquad_cascade_df1_mve_init_f16`.

#### Coefficient and State Ordering

The coefficients are stored in the array `pCoeffs` in the following order:

where `b1x` and `a1x` are the coefficients for the first stage, `b2x` and `a2x` are the coefficients for the second stage, and so on. The `pCoeffs` array contains a total of  $5 \times \text{numStages}$  values.

The `pState` is a pointer to state array. Each Biquad stage has 4 state variables `x[n-1]`, `x[n-2]`, `y[n-1]`, and `y[n-2]`. The state variables are arranged in the `pState` array as: The 4 state variables for stage 1 are first, then the 4 state variables for stage 2, and so on. The state array has a total length of  $4 \times \text{numStages}$  values. The state variables are updated after each block of data is processed; the coefficients are untouched.

**For MVE code, an additional buffer of modified coefficients is required.**

Its size is `numStages` and each element of this buffer has type `riscv_biquad_mod_coef_f16`. So, its total size is  $96 \times \text{numStages}$  `float16_t` elements.

#### Parameters

- **S** – [inout] points to an instance of the floating-point Biquad cascade structure.
- **numStages** – [in] number of 2nd order stages in the filter.
- **pCoeffs** – [in] points to the filter coefficients.
- **pState** – [in] points to the state buffer.

**RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df1\_init\_f32 (riscv\_biquad\_casd\_df1\_inst\_f32 \*S, uint8\_t numStages, const float32\_t \*pCoeffs, float32\_t \*pState)**

Initialization function for the floating-point Biquad cascade filter.

The initialization function which must be used is `riscv_biquad_cascade_df1_mve_init_f32`.

#### Coefficient and State Ordering

The coefficients are stored in the array `pCoeffs` in the following order:

where `b1x` and `a1x` are the coefficients for the first stage, `b2x` and `a2x` are the coefficients for the second stage, and so on. The `pCoeffs` array contains a total of  $5 \times \text{numStages}$  values.

The `pState` is a pointer to state array. Each Biquad stage has 4 state variables `x[n-1]`, `x[n-2]`, `y[n-1]`, and `y[n-2]`. The state variables are arranged in the `pState` array as: The 4 state variables for stage 1 are first, then the 4 state variables for stage 2, and so on. The state array has a total length of  $4 \times \text{numStages}$  values. The state variables are updated after each block of data is processed; the coefficients are untouched.

**For MVE code, an additional buffer of modified coefficients is required.**

Its size is `numStages` and each element of this buffer has type `riscv_biquad_mod_coef_f32`. So, its total size is  $32 \times \text{numStages}$  `float32_t` elements.

#### Parameters

- **S** – [inout] points to an instance of the floating-point Biquad cascade structure.
- **numStages** – [in] number of 2nd order stages in the filter.
- **pCoeffs** – [in] points to the filter coefficients.
- **pState** – [in] points to the state buffer.

```
RISCV_DSP_ATTRIBUTE void riscv_biquad_cascade_df1_init_q15 (riscv_biquad_casd_df1_inst_q15 *S,
uint8_t numStages, const q15_t *pCoeffs, q15_t *pState, int8_t postShift)
```

Initialization function for the Q15 Biquad cascade filter.

#### Coefficient and State Ordering

The coefficients are stored in the array `pCoeffs` in the following order:

where `b1x` and `a1x` are the coefficients for the first stage, `b2x` and `a2x` are the coefficients for the second stage, and so on. The `pCoeffs` array contains a total of  $6 \times \text{numStages}$  values. The zero coefficient between `b1` and `b2` facilitates use of 16-bit SIMD instructions on the RISC-V Core with DSP.

The state variables are stored in the array `pState`. Each Biquad stage has 4 state variables `x[n-1]`, `x[n-2]`, `y[n-1]`, and `y[n-2]`. The state variables are arranged in the `pState` array as: The 4 state variables for stage 1 are first, then the 4 state variables for stage 2, and so on. The state array has a total length of  $4 \times \text{numStages}$  values. The state variables are updated after each block of data is processed; the coefficients are untouched.

#### Parameters

- **S** – [inout] points to an instance of the Q15 Biquad cascade structure.
- **numStages** – [in] number of 2nd order stages in the filter.
- **pCoeffs** – [in] points to the filter coefficients.
- **pState** – [in] points to the state buffer.
- **postShift** – [in] Shift to be applied to the accumulator result. Varies according to the coefficients format

```
RISCV_DSP_ATTRIBUTE void riscv_biquad_cascade_df1_init_q31 (riscv_biquad_casd_df1_inst_q31 *S,
uint8_t numStages, const q31_t *pCoeffs, q31_t *pState, int8_t postShift)
```

Initialization function for the Q31 Biquad cascade filter.

#### Coefficient and State Ordering

The coefficients are stored in the array `pCoeffs` in the following order:

where `b1x` and `a1x` are the coefficients for the first stage, `b2x` and `a2x` are the coefficients for the second stage, and so on. The `pCoeffs` array contains a total of  $5 \times \text{numStages}$  values.

The `pState` points to state variables array. Each Biquad stage has 4 state variables `x[n-1]`, `x[n-2]`, `y[n-1]`, and `y[n-2]`. The state variables are arranged in the `pState` array as: The 4 state variables for stage 1 are first, then the 4 state variables for stage 2, and so on. The state array has a total length of  $4 \times \text{numStages}$  values. The state variables are updated after each block of data is processed; the coefficients are untouched.

#### Parameters

- **S** – [inout] points to an instance of the Q31 Biquad cascade structure.
- **numStages** – [in] number of 2nd order stages in the filter.
- **pCoeffs** – [in] points to the filter coefficients.



- **pState** – [in] points to the state buffer.
- **postShift** – [in] Shift to be applied after the accumulator. Varies according to the coefficients format

**RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df1\_q15** (const riscv\_biquad\_casd\_df1\_inst\_q15 \*S, const q15\_t \*pSrc, q15\_t \*pDst, uint32\_t blockSize)

Processing function for the Q15 Biquad cascade filter.

#### Remark

Refer to `riscv_biquad_cascade_df1_fast_q15()` for a faster but less precise implementation of this filter.

#### Scaling and Overflow Behavior

The function is implemented using a 64-bit internal accumulator. Both coefficients and state variables are represented in 1.15 format and multiplications yield a 2.30 result. The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format. There is no risk of internal overflow with this approach and the full precision of intermediate multiplications is preserved. The accumulator is then shifted by `postShift` bits to truncate the result to 1.15 format by discarding the low 16 bits. Finally, the result is saturated to 1.15 format.

#### Parameters

- **S** – [in] points to an instance of the Q15 Biquad cascade structure
- **pSrc** – [in] points to the block of input data
- **pDst** – [out] points to the location where the output result is written
- **blockSize** – [in] number of samples to process

**RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df1\_q31** (const riscv\_biquad\_casd\_df1\_inst\_q31 \*S, const q31\_t \*pSrc, q31\_t \*pDst, uint32\_t blockSize)

Processing function for the Q31 Biquad cascade filter.

#### Remark

Refer to `riscv_biquad_cascade_df1_fast_q31()` for a faster but less precise implementation of this filter.

#### Scaling and Overflow Behavior

The function is implemented using an internal 64-bit accumulator. The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit. Thus, if the accumulator result overflows it wraps around rather than clip. In order to avoid overflows completely the input signal must be scaled down by 2 bits and lie in the range  $[-0.25, +0.25]$ . After all 5 multiply-accumulates are performed, the 2.62 accumulator is shifted by `postShift` bits and the result truncated to 1.31 format by discarding the low 32 bits.

#### Parameters

- **S** – [in] points to an instance of the Q31 Biquad cascade structure

- **pSrc** – [in] points to the block of input data
- **pDst** – [out] points to the block of output data
- **blockSize** – [in] number of samples to process

### **Biquad Cascade IIR Filters Using a Direct Form II Transposed Structure**

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df2T\_f16 (const riscv\_biquad\_cascade\_df2T\_instance\_f16 \*S,  
const float16\_t \*pSrc, float16\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df2T\_f32 (const riscv\_biquad\_cascade\_df2T\_instance\_f32 \*S,  
const float32\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df2T\_f64 (const riscv\_biquad\_cascade\_df2T\_instance\_f64 \*S,  
const float64\_t \*pSrc, float64\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df2T\_init\_f16 (riscv\_biquad\_cascade\_df2T\_instance\_f16 \*S,  
uint8\_t numStages, const float16\_t \*pCoeffs, float16\_t \*pState)

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df2T\_init\_f32 (riscv\_biquad\_cascade\_df2T\_instance\_f32 \*S,  
uint8\_t numStages, const float32\_t \*pCoeffs, float32\_t \*pState)

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df2T\_init\_f64 (riscv\_biquad\_cascade\_df2T\_instance\_f64 \*S,  
uint8\_t numStages, const float64\_t \*pCoeffs, float64\_t \*pState)

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_stereo\_df2T\_f16 (const riscv\_biquad\_cascade\_stereo\_df2T\_instance\_f16 \*S,  
const float16\_t \*pSrc, float16\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_stereo\_df2T\_f32 (const riscv\_biquad\_cascade\_stereo\_df2T\_instance\_f32 \*S,  
const float32\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_stereo\_df2T\_init\_f16 (riscv\_biquad\_cascade\_stereo\_df2T\_instance\_f16 \*S,  
uint8\_t numStages, const float16\_t \*pCoeffs, float16\_t \*pState)

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_stereo\_df2T\_init\_f32 (riscv\_biquad\_cascade\_stereo\_df2T\_instance\_f32 \*S,  
uint8\_t numStages, const float32\_t \*pCoeffs, float32\_t \*pState)

#### *group* **Biquad Cascade IIR Filters Using a Direct Form II Transposed Structure**

This set of functions implements arbitrary order recursive (IIR) filters using a transposed direct form II structure. The filters are implemented as a cascade of second order Biquad sections. These functions provide a slight memory savings as compared to the direct form I Biquad filter functions. Only floating-point data is supported.


This function operate on blocks of input and output data and each call to the function processes **blockSize** samples through the filter. **pSrc** points to the array of input data and **pDst** points to the array of output data. Both arrays contain **blockSize** values.

**Algorithm**

Each Biquad stage implements a second order filter using the difference equation: where  $d1$  and  $d2$  represent the two state values.

A Biquad filter using a transposed Direct Form II structure is shown below.

Coefficients  $b0$ ,  $b1$ , and  $b2$  multiply the input signal  $x[n]$  and are referred to as the feedforward coefficients. Coefficients  $a1$  and  $a2$  multiply the output signal  $y[n]$  and are referred to as the feedback coefficients. Pay careful attention to the sign of the feedback coefficients. Some design tools flip the sign of the feedback coefficients: In this case the feedback coefficients  $a1$  and  $a2$  must be negated when used with the



NMSIS DSP Library.

Higher order filters are realized as a cascade of second order sections. `numStages` refers to the number of second order stages used. For example, an 8th order filter would be realized with `numStages=4` second order stages. A 9th order filter would be realized with `numStages=5` second order stages with the coefficients for one of the stages configured as a first order filter ( $b2=0$  and  $a2=0$ ).

`pState` points to the state variable array. Each Biquad stage has 2 state variables  $d1$  and  $d2$ . The state variables are arranged in the `pState` array as: where  $d1x$  refers to the state variables for the first Biquad and  $d2x$  refers to the state variables for the second Biquad. The state array has a total length of  $2 * \text{numStages}$  values. The state variables are updated after each block of data is processed; the coefficients are untouched.

The NMSIS library contains Biquad filters in both Direct Form I and transposed Direct Form II. The advantage of the Direct Form I structure is that it is numerically more robust for fixed-point data types. That is why the Direct Form I structure supports Q15 and Q31 data types. The transposed Direct Form II structure, on the other hand, requires a wide dynamic range for the state variables  $d1$  and  $d2$ . Because of this, the NMSIS library only has a floating-point version of the Direct Form II Biquad. The advantage of the Direct Form II Biquad is that it requires half the number of state variables, 2 rather than 4, per Biquad stage.

### Instance Structure

The coefficients and state variables for a filter are stored together in an instance data structure. A separate instance structure must be defined for each filter. Coefficient arrays may be shared among several instances while state variable arrays cannot be shared.

### Init Functions

There is also an associated initialization function. The initialization function performs following operations:

- Sets the values of the internal structure fields.
- Zeros out the values in the state buffer. To do this manually without calling the init function, assign the follow subfields of the instance structure: numStages, pCoeffs, pState. Also set all of the values in pState to zero.

Use of the initialization function is optional. However, if the initialization function is used, then the instance structure cannot be placed into a const data section. To place an instance structure into a const data section, the instance structure must be manually initialized. Set the values in the state buffer to zeros before static initialization. For example, to statically initialize the instance structure use where numStages is the number of Biquad stages in the filter; pState is the address of the state buffer. pCoeffs is the address of the coefficient buffer;

## Functions

**RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df2T\_f16 (const riscv\_biquad\_cascade\_df2T\_instance\_f16\_t \*S, const float16\_t \*pSrc, float16\_t \*pDst, uint32\_t blockSize)**

Processing function for the floating-point transposed direct form II Biquad cascade filter.

#### Parameters

- **S** – [in] points to an instance of the filter data structure
- **pSrc** – [in] points to the block of input data
- **pDst** – [out] points to the block of output data
- **blockSize** – [in] number of samples to process

**RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df2T\_f32 (const riscv\_biquad\_cascade\_df2T\_instance\_f32\_t \*S, const float32\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)**

Processing function for the floating-point transposed direct form II Biquad cascade filter.

#### Parameters

- **S** – [in] points to an instance of the filter data structure
- **pSrc** – [in] points to the block of input data
- **pDst** – [out] points to the block of output data
- **blockSize** – [in] number of samples to process

**RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df2T\_f64 (const riscv\_biquad\_cascade\_df2T\_instance\_f64\_t \*S, const float64\_t \*pSrc, float64\_t \*pDst, uint32\_t blockSize)**

Processing function for the floating-point transposed direct form II Biquad cascade filter.

#### Parameters

- **S** – [in] points to an instance of the filter data structure

- **pSrc** – [in] points to the block of input data
- **pDst** – [out] points to the block of output data
- **blockSize** – [in] number of samples to process

**RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df2T\_init\_f16** (riscv\_biquad\_cascade\_df2T\_instance\_f16\_t \*pInstance, uint8\_t numStages, const float16\_t \*pCoeffs, float16\_t \*pState)

Initialization function for the floating-point transposed direct form II Biquad cascade filter.

For Neon version, this array is bigger. If numstages = 4x + y, then the array has size: 32\*x + 5\*y and it must be initialized using the function riscv\_biquad\_cascade\_df2T\_compute\_coefs\_f16 which is taking the standard array coefficient as parameters.

#### Coefficient and State Ordering

The coefficients are stored in the array pCoeffs in the following order in the not Neon version.

where b1x and a1x are the coefficients for the first stage, b2x and a2x are the coefficients for the second stage, and so on. The pCoeffs array contains a total of 5\*numStages values.

But, an array of 8\*numstages is a good approximation.

Then, the initialization can be done with:

**In this example, neonCoefs is a bigger array of size 8 \* numStages.**

coefs is the standard array:

The pState is a pointer to state array. Each Biquad stage has 2 state variables d1, and d2. The 2 state variables for stage 1 are first, then the 2 state variables for stage 2, and so on. The state array has a total length of 2\*numStages values. The state variables are updated after each block of data is processed; the coefficients are untouched.

#### Parameters

- **S** – [inout] points to an instance of the filter data structure.
- **numStages** – [in] number of 2nd order stages in the filter.
- **pCoeffs** – [in] points to the filter coefficients.
- **pState** – [in] points to the state buffer.

**RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df2T\_init\_f32** (riscv\_biquad\_cascade\_df2T\_instance\_f32\_t \*pInstance, uint8\_t numStages, const float32\_t \*pCoeffs, float32\_t \*pState)

Initialization function for the floating-point transposed direct form II Biquad cascade filter.

For Neon version, this array is bigger. If numstages = 4x + y, then the array has size: 32\*x + 5\*y and it must be initialized using the function riscv\_biquad\_cascade\_df2T\_compute\_coefs\_f32 which is taking the standard array coefficient as parameters.

#### Coefficient and State Ordering

The coefficients are stored in the array pCoeffs in the following order in the not Neon version.

where `b1x` and `a1x` are the coefficients for the first stage, `b2x` and `a2x` are the coefficients for the second stage, and so on. The `pCoeffs` array contains a total of  $5 \times \text{numStages}$  values.

But, an array of  $8 \times \text{numstages}$  is a good approximation.

Then, the initialization can be done with:

**In this example, `computedCoefs` is a bigger array of size  $8 \times \text{numStages}$ .**  
`coefs` is the standard array:

The `pState` is a pointer to state array. Each Biquad stage has 2 state variables `d1`, and `d2`. The 2 state variables for stage 1 are first, then the 2 state variables for stage 2, and so on. The state array has a total length of  $2 \times \text{numStages}$  values. The state variables are updated after each block of data is processed; the coefficients are untouched.

#### Parameters

- **S** – [inout] points to an instance of the filter data structure.
- **numStages** – [in] number of 2nd order stages in the filter.
- **pCoeffs** – [in] points to the filter coefficients.
- **pState** – [in] points to the state buffer.

**RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df2T\_init\_f64 (riscv\_biquad\_cascade\_df2T\_instance\_f64\_t S, uint8\_t numStages, const float64\_t \*pCoeffs, float64\_t \*pState)**

Initialization function for the floating-point transposed direct form II Biquad cascade filter.

#### Coefficient and State Ordering

The coefficients are stored in the array `pCoeffs` in the following order:

where `b1x` and `a1x` are the coefficients for the first stage, `b2x` and `a2x` are the coefficients for the second stage, and so on. The `pCoeffs` array contains a total of  $5 \times \text{numStages}$  values.

The `pState` is a pointer to state array. Each Biquad stage has 2 state variables `d1`, and `d2`. The 2 state variables for stage 1 are first, then the 2 state variables for stage 2, and so on. The state array has a total length of  $2 \times \text{numStages}$  values. The state variables are updated after each block of data is processed; the coefficients are untouched.

#### Parameters

- **S** – [inout] points to an instance of the filter data structure
- **numStages** – [in] number of 2nd order stages in the filter
- **pCoeffs** – [in] points to the filter coefficients
- **pState** – [in] points to the state buffer

**RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_stereo\_df2T\_f16** (const riscv\_biquad\_cascade\_stereo\_df2T\_t \*S, const float16\_t \*pSrc, float16\_t \*pDst, uint32\_t blockSize)

Processing function for the floating-point transposed direct form II Biquad cascade filter.

Processing function for the floating-point transposed direct form II Biquad cascade filter. 2 channels.

#### Parameters

- **S** – [in] points to an instance of the filter data structure
- **pSrc** – [in] points to the block of input data
- **pDst** – [out] points to the block of output data
- **blockSize** – [in] number of samples to process

**RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_stereo\_df2T\_f32** (const riscv\_biquad\_cascade\_stereo\_df2T\_t \*S, const float32\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)

Processing function for the floating-point transposed direct form II Biquad cascade filter.

Processing function for the floating-point transposed direct form II Biquad cascade filter. 2 channels.

#### Parameters

- **S** – [in] points to an instance of the filter data structure
- **pSrc** – [in] points to the block of input data
- **pDst** – [out] points to the block of output data
- **blockSize** – [in] number of samples to process

**RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_stereo\_df2T\_init\_f16** (riscv\_biquad\_cascade\_stereo\_df2T\_t \*S, uint8\_t numStages, const float16\_t \*pCoeffs, float16\_t \*pState)

Initialization function for the floating-point transposed direct form II Biquad cascade filter.

### Coefficient and State Ordering

The coefficients are stored in the array pCoeffs in the following order:

where b1x and a1x are the coefficients for the first stage, b2x and a2x are the coefficients for the second stage, and so on. The pCoeffs array contains a total of 5\*numStages values.

The pState is a pointer to state array. Each Biquad stage has 2 state variables d1, and d2 for each channel. The 2 state variables for stage 1 are first, then the 2 state variables for stage 2, and so on. The state array has a total length of 2\*numStages values. The state variables are updated after each block of data is processed; the coefficients are untouched.

#### Parameters

- **S** – [inout] points to an instance of the filter data structure.
- **numStages** – [in] number of 2nd order stages in the filter.
- **pCoeffs** – [in] points to the filter coefficients.
- **pState** – [in] points to the state buffer.

```
RISCV_DSP_ATTRIBUTE void riscv_biquad_cascade_stereo_df2T_init_f32 (riscv_biquad_cascade_stereo_df2T_t *pBiquad,
uint8_t numStages, const float32_t *pCoeffs, float32_t *pState)
```

Initialization function for the floating-point transposed direct form II Biquad cascade filter.

### Coefficient and State Ordering

The coefficients are stored in the array `pCoeffs` in the following order:

where `b1x` and `a1x` are the coefficients for the first stage, `b2x` and `a2x` are the coefficients for the second stage, and so on. The `pCoeffs` array contains a total of  $5 \times \text{numStages}$  values.

The `pState` is a pointer to state array. Each Biquad stage has 2 state variables `d1`, and `d2` for each channel. The 2 state variables for stage 1 are first, then the 2 state variables for stage 2, and so on. The state array has a total length of  $2 \times \text{numStages}$  values. The state variables are updated after each block of data is processed; the coefficients are untouched.

### Parameters

- **S** – [inout] points to an instance of the filter data structure.
- **numStages** – [in] number of 2nd order stages in the filter.
- **pCoeffs** – [in] points to the filter coefficients.
- **pState** – [in] points to the state buffer.

## Convolution

```
RISCV_DSP_ATTRIBUTE void riscv_conv_f32 (const float32_t *pSrcA, uint32_t srcALen,
const float32_t *pSrcB, uint32_t srcBLen, float32_t *pDst)
```

```
RISCV_DSP_ATTRIBUTE void riscv_conv_fast_opt_q15 (const q15_t *pSrcA, uint32_t srcALen,
const q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, q15_t *pScratch1, q15_t *pScratch2)
```

```
RISCV_DSP_ATTRIBUTE void riscv_conv_fast_q15 (const q15_t *pSrcA, uint32_t srcALen,
const q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst)
```

```
RISCV_DSP_ATTRIBUTE void riscv_conv_fast_q31 (const q31_t *pSrcA, uint32_t srcALen,
const q31_t *pSrcB, uint32_t srcBLen, q31_t *pDst)
```

```
RISCV_DSP_ATTRIBUTE void riscv_conv_opt_q15 (const q15_t *pSrcA, uint32_t srcALen,
const q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, q15_t *pScratch1, q15_t *pScratch2)
```

```
RISCV_DSP_ATTRIBUTE void riscv_conv_opt_q7 (const q7_t *pSrcA, uint32_t srcALen,
const q7_t *pSrcB, uint32_t srcBLen, q7_t *pDst, q15_t *pScratch1, q15_t *pScratch2)
```

```
RISCV_DSP_ATTRIBUTE void riscv_conv_q15 (const q15_t *pSrcA, uint32_t srcALen,
const q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst)
```



```
RISCV_DSP_ATTRIBUTE void riscv_conv_q31 (const q31_t *pSrcA, uint32_t srcALen,
const q31_t *pSrcB, uint32_t srcBLen, q31_t *pDst)
```

```
RISCV_DSP_ATTRIBUTE void riscv_conv_q7 (const q7_t *pSrcA, uint32_t srcALen,
const q7_t *pSrcB, uint32_t srcBLen, q7_t *pDst)
```

### group Convolution

Convolution is a mathematical operation that operates on two finite length vectors to generate a finite length output vector. Convolution is similar to correlation and is frequently used in filtering and data analysis. The NMSIS DSP library contains functions for convolving Q7, Q15, Q31, and floating-point data types. The library also provides fast versions of the Q15 and Q31 functions.

#### Algorithm

Let  $a[n]$  and  $b[n]$  be sequences of length `srcALen` and `srcBLen` samples respectively. Then the convolution

$$c[n] = a[n] * b[n]$$

is defined as

$$c[n] = \sum_{k=0}^{srcALen} a[k]b[n-k]$$

Note that  $c[n]$  is of length `srcALen + srcBLen - 1` and is defined over the interval  $n=0, 1, 2, \dots, srcALen + srcBLen - 2$ . `pSrcA` points to the first input vector of length `srcALen` and `pSrcB` points to the second input vector of length `srcBLen`. The output result is written to `pDst` and the calling function must allocate `srcALen+srcBLen-1` words for the result.

Conceptually, when two signals  $a[n]$  and  $b[n]$  are convolved, the signal  $b[n]$  slides over  $a[n]$ . For each offset  $n$ , the overlapping portions of  $a[n]$  and  $b[n]$  are multiplied and summed together.

Note that convolution is a commutative operation:

$$a[n] * b[n] = b[n] * a[n].$$

This means that switching the A and B arguments to the convolution functions has no effect.

#### Fixed-Point Behavior

Convolution requires summing up a large number of intermediate products. As such, the Q7, Q15, and Q31 functions run a risk of overflow and saturation. Refer to the function specific documentation below for further details of the particular algorithm used.

#### Fast Versions

Fast versions are supported for Q31 and Q15. Cycles for Fast versions are less compared to Q31 and Q15 of `conv` and the design requires the input signals should be scaled down to avoid intermediate overflows.

**Opt Versions**

Opt versions are supported for Q15 and Q7. Design uses internal scratch buffer for getting good optimisation. These versions are optimised in cycles and consumes more memory (Scratch memory) compared to Q15 and Q7 versions

**Long versions:**

For convolution of long vectors, those functions are no more adapted and will be very slow. An implementation based upon FFTs should be used.

**Functions**

**RISCV\_DSP\_ATTRIBUTE void riscv\_conv\_f32 (const float32\_t \*pSrcA, uint32\_t srcALen, const float32\_t \*pSrcB, uint32\_t srcBLen, float32\_t \*pDst)**

Convolution of floating-point sequences.

**Parameters**

- **pSrcA** – [in] points to the first input sequence
- **srcALen** – [in] length of the first input sequence
- **pSrcB** – [in] points to the second input sequence
- **srcBLen** – [in] length of the second input sequence
- **pDst** – [out] points to the location where the output result is written. Length srcALen+srcBLen-1.

**RISCV\_DSP\_ATTRIBUTE void riscv\_conv\_fast\_opt\_q15 (const q15\_t \*pSrcA, uint32\_t srcALen, const q15\_t \*pSrcB, uint32\_t srcBLen, q15\_t \*pDst, q15\_t \*pScratch1, q15\_t \*pScratch2)**

Convolution of Q15 sequences (fast version).

Convolution of Q15 sequences (fast version) for RISC-V Core with DSP enabled.

**Remark**

Refer to riscv\_conv\_q15() for a slower implementation of this function which uses 64-bit accumulation to avoid wrap around distortion.

**Scaling and Overflow Behavior**

This fast version uses a 32-bit accumulator with 2.30 format. The accumulator maintains full precision of the intermediate multiplication results but provides only a single guard bit. There is no saturation on intermediate additions. Thus, if the accumulator overflows it wraps around and distorts the result. The input signals should be scaled down to avoid intermediate overflows. Scale down the inputs by  $\log_2(\min(\text{srcALen}, \text{srcBLen}))$  ( $\log_2$  is read as log to the base 2) times to avoid overflows, as maximum of  $\min(\text{srcALen}, \text{srcBLen})$  number of additions are carried internally. The 2.30 accumulator is right shifted by 15 bits and then saturated to 1.15 format to yield the final result.

**Parameters**

- **pSrcA** – [in] points to the first input sequence
- **srcALen** – [in] length of the first input sequence

- **pSrcB** – [in] points to the second input sequence
- **srcBLen** – [in] length of the second input sequence
- **pDst** – [out] points to the location where the output result is written. Length srcALen+srcBLen-1
- **pScratch1** – [in] points to scratch buffer of size  $\max(\text{srcALen}, \text{srcBLen}) + 2 \cdot \min(\text{srcALen}, \text{srcBLen}) - 2$
- **pScratch2** – [in] points to scratch buffer of size  $\min(\text{srcALen}, \text{srcBLen})$

**RISCV\_DSP\_ATTRIBUTE void riscv\_conv\_fast\_q15** (const q15\_t \*pSrcA, uint32\_t srcALen, const q15\_t \*pSrcB, uint32\_t srcBLen, q15\_t \*pDst)

Convolution of Q15 sequences (fast version).

Convolution of Q15 sequences (fast version) for RISC-V Core with DSP enabled.

#### Remark

Refer to riscv\_conv\_q15() for a slower implementation of this function which uses 64-bit accumulation to avoid wrap around distortion.

#### Scaling and Overflow Behavior

This fast version uses a 32-bit accumulator with 2.30 format. The accumulator maintains full precision of the intermediate multiplication results but provides only a single guard bit. There is no saturation on intermediate additions. Thus, if the accumulator overflows it wraps around and distorts the result. The input signals should be scaled down to avoid intermediate overflows. Scale down the inputs by  $\log_2(\min(\text{srcALen}, \text{srcBLen}))$  ( $\log_2$  is read as log to the base 2) times to avoid overflows, as maximum of  $\min(\text{srcALen}, \text{srcBLen})$  number of additions are carried internally. The 2.30 accumulator is right shifted by 15 bits and then saturated to 1.15 format to yield the final result.

#### Parameters

- **pSrcA** – [in] points to the first input sequence
- **srcALen** – [in] length of the first input sequence
- **pSrcB** – [in] points to the second input sequence
- **srcBLen** – [in] length of the second input sequence
- **pDst** – [out] points to the location where the output result is written. Length srcALen+srcBLen-1

**RISCV\_DSP\_ATTRIBUTE void riscv\_conv\_fast\_q31** (const q31\_t \*pSrcA, uint32\_t srcALen, const q31\_t \*pSrcB, uint32\_t srcBLen, q31\_t \*pDst)

Convolution of Q31 sequences (fast version).

Convolution of Q31 sequences (fast version) for RISC-V Core with DSP enabled.

**Remark**

Refer to `riscv_conv_q31()` for a slower implementation of this function which uses 64-bit accumulation to provide higher precision.

**Scaling and Overflow Behavior**

This function is optimized for speed at the expense of fixed-point precision and overflow protection. The result of each 1.31 x 1.31 multiplication is truncated to 2.30 format. These intermediate results are accumulated in a 32-bit register in 2.30 format. Finally, the accumulator is saturated and converted to a 1.31 result.

The fast version has the same overflow behavior as the standard version but provides less precision since it discards the low 32 bits of each multiplication result. In order to avoid overflows completely the input signals must be scaled down. Scale down the inputs by  $\log_2(\min(\text{srcALen}, \text{srcBLen}))$  ( $\log_2$  is read as log to the base 2) times to avoid overflows, as maximum of  $\min(\text{srcALen}, \text{srcBLen})$  number of additions are carried internally.

**Parameters**

- **pSrcA** – [in] points to the first input sequence.
- **srcALen** – [in] length of the first input sequence.
- **pSrcB** – [in] points to the second input sequence.
- **srcBLen** – [in] length of the second input sequence.
- **pDst** – [out] points to the location where the output result is written. Length  $\text{srcALen} + \text{srcBLen} - 1$ .

```
RISCV_DSP_ATTRIBUTE void riscv_conv_opt_q15 (const q15_t *pSrcA, uint32_t srcALen,
const q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, q15_t *pScratch1,
q15_t *pScratch2)
```

Convolution of Q15 sequences.

**Remark**

Refer to `riscv_conv_fast_q15()` for a faster but less precise version of this function.

**Scaling and Overflow Behavior**

The function is implemented using a 64-bit internal accumulator. Both inputs are in 1.15 format and multiplications yield a 2.30 result. The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format. This approach provides 33 guard bits and there is no risk of overflow. The 34.30 result is then truncated to 34.15 format by discarding the low 15 bits and then saturated to 1.15 format.

**Parameters**

- **pSrcA** – [in] points to the first input sequence
- **srcALen** – [in] length of the first input sequence
- **pSrcB** – [in] points to the second input sequence

- **srcBLen** – [in] length of the second input sequence
- **pDst** – [out] points to the location where the output result is written. Length srcALen+srcBLen-1.
- **pScratch1** – [in] points to scratch buffer of size  $\max(\text{srcALen}, \text{srcBLen}) + 2 * \min(\text{srcALen}, \text{srcBLen}) - 2$ .
- **pScratch2** – [in] points to scratch buffer of size  $\min(\text{srcALen}, \text{srcBLen})$ .

**RISCV\_DSP\_ATTRIBUTE void riscv\_conv\_opt\_q7** (const q7\_t \*pSrcA, uint32\_t srcALen, const q7\_t \*pSrcB, uint32\_t srcBLen, q7\_t \*pDst, q15\_t \*pScratch1, q15\_t \*pScratch2)

Convolution of Q7 sequences.

#### Scaling and Overflow Behavior

The function is implemented using a 32-bit internal accumulator. Both the inputs are represented in 1.7 format and multiplications yield a 2.14 result. The 2.14 intermediate results are accumulated in a 32-bit accumulator in 18.14 format. This approach provides 17 guard bits and there is no risk of overflow as long as  $\max(\text{srcALen}, \text{srcBLen}) < 131072$ . The 18.14 result is then truncated to 18.7 format by discarding the low 7 bits and then saturated to 1.7 format.

#### Parameters

- **pSrcA** – [in] points to the first input sequence
- **srcALen** – [in] length of the first input sequence
- **pSrcB** – [in] points to the second input sequence
- **srcBLen** – [in] length of the second input sequence
- **pDst** – [out] points to the location where the output result is written. Length srcALen+srcBLen-1.
- **pScratch1** – [in] points to scratch buffer(of type q15\_t) of size  $\max(\text{srcALen}, \text{srcBLen}) + 2 * \min(\text{srcALen}, \text{srcBLen}) - 2$ .
- **pScratch2** – [in] points to scratch buffer (of type q15\_t) of size  $\min(\text{srcALen}, \text{srcBLen})$ .

**RISCV\_DSP\_ATTRIBUTE void riscv\_conv\_q15** (const q15\_t \*pSrcA, uint32\_t srcALen, const q15\_t \*pSrcB, uint32\_t srcBLen, q15\_t \*pDst)

Convolution of Q15 sequences.

#### Remark

Refer to `riscv_conv_fast_q15()` for a faster but less precise version of this function.

#### Remark

Refer to `riscv_conv_opt_q15()` for a faster implementation of this function using scratch buffers.

#### Scaling and Overflow Behavior

The function is implemented using a 64-bit internal accumulator. Both inputs are in 1.15 format and

multiplications yield a 2.30 result. The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format. This approach provides 33 guard bits and there is no risk of overflow. The 34.30 result is then truncated to 34.15 format by discarding the low 15 bits and then saturated to 1.15 format.

#### Parameters

- **pSrcA** – [in] points to the first input sequence
- **srcALen** – [in] length of the first input sequence
- **pSrcB** – [in] points to the second input sequence
- **srcBLen** – [in] length of the second input sequence
- **pDst** – [out] points to the location where the output result is written. Length srcALen+srcBLen-1.

**RISCV\_DSP\_ATTRIBUTE void riscv\_conv\_q31 (const q31\_t \*pSrcA, uint32\_t srcALen, const q31\_t \*pSrcB, uint32\_t srcBLen, q31\_t \*pDst)**

Convolution of Q31 sequences.

#### Remark

Refer to `riscv_conv_fast_q31()` for a faster but less precise implementation of this function.

#### Scaling and Overflow Behavior

The function is implemented using an internal 64-bit accumulator. The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit. There is no saturation on intermediate additions. Thus, if the accumulator overflows it wraps around and distorts the result. The input signals should be scaled down to avoid intermediate overflows. Scale down the inputs by  $\log_2(\min(\text{srcALen}, \text{srcBLen}))$  ( $\log_2$  is read as log to the base 2) times to avoid overflows, as maximum of  $\min(\text{srcALen}, \text{srcBLen})$  number of additions are carried internally. The 2.62 accumulator is right shifted by 31 bits and saturated to 1.31 format to yield the final result.

#### Parameters

- **pSrcA** – [in] points to the first input sequence
- **srcALen** – [in] length of the first input sequence
- **pSrcB** – [in] points to the second input sequence
- **srcBLen** – [in] length of the second input sequence
- **pDst** – [out] points to the location where the output result is written. Length srcALen+srcBLen-1.

**RISCV\_DSP\_ATTRIBUTE void riscv\_conv\_q7 (const q7\_t \*pSrcA, uint32\_t srcALen, const q7\_t \*pSrcB, uint32\_t srcBLen, q7\_t \*pDst)**

Convolution of Q7 sequences.

**Remark**

Refer to `riscv_conv_opt_q7()` for a faster implementation of this function.

**Scaling and Overflow Behavior**

The function is implemented using a 32-bit internal accumulator. Both the inputs are represented in 1.7 format and multiplications yield a 2.14 result. The 2.14 intermediate results are accumulated in a 32-bit accumulator in 18.14 format. This approach provides 17 guard bits and there is no risk of overflow as long as  $\max(\text{srcALen}, \text{srcBLen}) < 131072$ . The 18.14 result is then truncated to 18.7 format by discarding the low 7 bits and then saturated to 1.7 format.

**Parameters**

- **pSrcA** – [in] points to the first input sequence
- **srcALen** – [in] length of the first input sequence
- **pSrcB** – [in] points to the second input sequence
- **srcBLen** – [in] length of the second input sequence
- **pDst** – [out] points to the location where the output result is written. Length  $\text{srcALen} + \text{srcBLen} - 1$ .

**Partial Convolution**

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_conv_partial_f32 (const float32_t *pSrcA,
uint32_t srcALen, const float32_t *pSrcB, uint32_t srcBLen, float32_t *pDst,
uint32_t firstIndex, uint32_t numPoints)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_conv_partial_fast_opt_q15 (const q15_t *pSrcA,
uint32_t srcALen, const q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, uint32_t firstIndex,
uint32_t numPoints, q15_t *pScratch1, q15_t *pScratch2)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_conv_partial_fast_q15 (const q15_t *pSrcA,
uint32_t srcALen, const q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, uint32_t firstIndex,
uint32_t numPoints)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_conv_partial_fast_q31 (const q31_t *pSrcA,
uint32_t srcALen, const q31_t *pSrcB, uint32_t srcBLen, q31_t *pDst, uint32_t firstIndex,
uint32_t numPoints)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_conv_partial_opt_q15 (const q15_t *pSrcA,
uint32_t srcALen, const q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, uint32_t firstIndex,
uint32_t numPoints, q15_t *pScratch1, q15_t *pScratch2)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_conv_partial_opt_q7 (const q7_t *pSrcA,
uint32_t srcALen, const q7_t *pSrcB, uint32_t srcBLen, q7_t *pDst, uint32_t firstIndex,
uint32_t numPoints, q15_t *pScratch1, q15_t *pScratch2)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_conv_partial_q15 (const q15_t *pSrcA,  
uint32_t srcALen, const q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, uint32_t firstIndex,  
uint32_t numPoints)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_conv_partial_q31 (const q31_t *pSrcA,  
uint32_t srcALen, const q31_t *pSrcB, uint32_t srcBLen, q31_t *pDst, uint32_t firstIndex,  
uint32_t numPoints)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_conv_partial_q7 (const q7_t *pSrcA,  
uint32_t srcALen, const q7_t *pSrcB, uint32_t srcBLen, q7_t *pDst, uint32_t firstIndex,  
uint32_t numPoints)
```

### *group* Partial Convolution

Partial Convolution is equivalent to Convolution except that a subset of the output samples is generated. Each function has two additional arguments. `firstIndex` specifies the starting index of the subset of output samples. `numPoints` is the number of output samples to compute. The function computes the output in the range `[firstIndex, ..., firstIndex+numPoints-1]`. The output array `pDst` contains `numPoints` values.

The allowable range of output indices is `[0 srcALen+srcBLen-2]`. If the requested subset does not fall in this range then the functions return `RISCV_MATH_ARGUMENT_ERROR`. Otherwise the functions return `RISCV_MATH_SUCCESS`.

#### Fast Versions

Fast versions are supported for Q31 and Q15 of partial convolution. Cycles for Fast versions are less compared to Q31 and Q15 of partial conv and the design requires the input signals should be scaled down to avoid intermediate overflows.

#### Opt Versions

Opt versions are supported for Q15 and Q7. Design uses internal scratch buffer for getting good optimisation. These versions are optimised in cycles and consumes more memory (Scratch memory) compared to Q15 and Q7 versions of partial convolution

#### Long versions:

For convolution of long vectors, those functions are no more adapted and will be very slow. An implementation based upon FFTs should be used.

#### Note

Refer to `riscv_conv_f32()` for details on fixed point behavior.

## Functions

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_conv_partial_f32 (const float32_t *pSrcA,  
uint32_t srcALen, const float32_t *pSrcB, uint32_t srcBLen, float32_t *pDst,  
uint32_t firstIndex, uint32_t numPoints)
```

Partial convolution of floating-point sequences.

#### Parameters

- **pSrcA** – [in] points to the first input sequence
- **srcALen** – [in] length of the first input sequence



- **pSrcB** – [in] points to the second input sequence
- **srcBLen** – [in] length of the second input sequence
- **pDst** – [out] points to the location where the output result is written
- **firstIndex** – [in] is the first output sample to start with
- **numPoints** – [in] is the number of output points to be computed

**Returns**

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_ARGUMENT\_ERROR** : requested subset is not in the range [0 srcALen+srcBLen-2]

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_conv\_partial\_fast\_opt\_q15** (const q15\_t \*pSrcA, uint32\_t srcALen, const q15\_t \*pSrcB, uint32\_t srcBLen, q15\_t \*pDst, uint32\_t firstIndex, uint32\_t numPoints, q15\_t \*pScratch1, q15\_t \*pScratch2)

Partial convolution of Q15 sequences (fast version).

Partial convolution of Q15 sequences (fast version) for RISC-V Core with DSP enabled.

**Remark**

Refer to riscv\_conv\_partial\_q15() for a slower implementation of this function which uses a 64-bit accumulator to avoid wrap around distortion.

**Parameters**

- **pSrcA** – [in] points to the first input sequence
- **srcALen** – [in] length of the first input sequence
- **pSrcB** – [in] points to the second input sequence
- **srcBLen** – [in] length of the second input sequence
- **pDst** – [out] points to the location where the output result is written
- **firstIndex** – [in] is the first output sample to start with
- **numPoints** – [in] is the number of output points to be computed
- **pScratch1** – [in] points to scratch buffer of size  $\max(\text{srcALen}, \text{srcBLen}) + 2 \cdot \min(\text{srcALen}, \text{srcBLen}) - 2$
- **pScratch2** – [in] points to scratch buffer of size  $\min(\text{srcALen}, \text{srcBLen})$

**Returns**

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_ARGUMENT\_ERROR** : requested subset is not in the range [0 srcALen+srcBLen-2]

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_conv_partial_fast_q15 (const q15_t *pSrcA,
uint32_t srcALen, const q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst,
uint32_t firstIndex, uint32_t numPoints)
```

Partial convolution of Q15 sequences (fast version).

Partial convolution of Q15 sequences (fast version) for RISC-V Core with DSP enabled.

#### Remark

Refer to `riscv_conv_partial_q15()` for a slower implementation of this function which uses a 64-bit accumulator to avoid wrap around distortion.

#### Parameters

- **pSrcA** – [in] points to the first input sequence
- **srcALen** – [in] length of the first input sequence
- **pSrcB** – [in] points to the second input sequence
- **srcBLen** – [in] length of the second input sequence
- **pDst** – [out] points to the location where the output result is written
- **firstIndex** – [in] is the first output sample to start with
- **numPoints** – [in] is the number of output points to be computed

#### Returns

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_ARGUMENT\_ERROR** : requested subset is not in the range [0, srcALen+srcBLen-2]

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_conv_partial_fast_q31 (const q31_t *pSrcA,
uint32_t srcALen, const q31_t *pSrcB, uint32_t srcBLen, q31_t *pDst,
uint32_t firstIndex, uint32_t numPoints)
```

Partial convolution of Q31 sequences (fast version).

Partial convolution of Q31 sequences (fast version) for RISC-V Core with DSP enabled.

#### Remark

Refer to `riscv_conv_partial_q31()` for a slower implementation of this function which uses a 64-bit accumulator to provide higher precision.

#### Parameters

- **pSrcA** – [in] points to the first input sequence
- **srcALen** – [in] length of the first input sequence
- **pSrcB** – [in] points to the second input sequence

- **srcBLen** – [in] length of the second input sequence
- **pDst** – [out] points to the location where the output result is written
- **firstIndex** – [in] is the first output sample to start with
- **numPoints** – [in] is the number of output points to be computed

**Returns**

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_ARGUMENT\_ERROR** : requested subset is not in the range [0 srcALen+srcBLen-2]

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_conv_partial_opt_q15 (const q15_t *pSrcA,
uint32_t srcALen, const q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst,
uint32_t firstIndex, uint32_t numPoints, q15_t *pScratch1, q15_t *pScratch2)
```

Partial convolution of Q15 sequences.

**Remark**

Refer to riscv\_conv\_partial\_fast\_q15() for a faster but less precise version of this function.

**Parameters**

- **pSrcA** – [in] points to the first input sequence
- **srcALen** – [in] length of the first input sequence
- **pSrcB** – [in] points to the second input sequence
- **srcBLen** – [in] length of the second input sequence
- **pDst** – [out] points to the location where the output result is written
- **firstIndex** – [in] is the first output sample to start with
- **numPoints** – [in] is the number of output points to be computed
- **pScratch1** – [in] points to scratch buffer of size  $\max(\text{srcALen}, \text{srcBLen}) + 2 \cdot \min(\text{srcALen}, \text{srcBLen}) - 2$ .
- **pScratch2** – [in] points to scratch buffer of size  $\min(\text{srcALen}, \text{srcBLen})$ .

**Returns**

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_ARGUMENT\_ERROR** : requested subset is not in the range [0 srcALen+srcBLen-2]

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_conv_partial_opt_q7 (const q7_t *pSrcA,
uint32_t srcALen, const q7_t *pSrcB, uint32_t srcBLen, q7_t *pDst,
uint32_t firstIndex, uint32_t numPoints, q15_t *pScratch1, q15_t *pScratch2)
```

Partial convolution of Q7 sequences.

**Parameters**

- **pSrcA** – [in] points to the first input sequence
- **srcALen** – [in] length of the first input sequence
- **pSrcB** – [in] points to the second input sequence
- **srcBLen** – [in] length of the second input sequence
- **pDst** – [out] points to the location where the output result is written
- **firstIndex** – [in] is the first output sample to start with
- **numPoints** – [in] is the number of output points to be computed
- **pScratch1** – [in] points to scratch buffer(of type q15\_t) of size  $\max(\text{srcALen}, \text{srcBLen}) + 2 * \min(\text{srcALen}, \text{srcBLen}) - 2$ .
- **pScratch2** – [in] points to scratch buffer (of type q15\_t) of size  $\min(\text{srcALen}, \text{srcBLen})$ .

**Returns**

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_ARGUMENT\_ERROR** : requested subset is not in the range [0 srcALen+srcBLen-2]

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_conv_partial_q15 (const q15_t *pSrcA,
uint32_t srcALen, const q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst,
uint32_t firstIndex, uint32_t numPoints)
```

Partial convolution of Q15 sequences.

**Remark**

Refer to `riscv_conv_partial_fast_q15()` for a faster but less precise version of this function.

**Remark**

Refer to `riscv_conv_partial_opt_q15()` for a faster implementation of this function using scratch buffers.

**Parameters**

- **pSrcA** – [in] points to the first input sequence
- **srcALen** – [in] length of the first input sequence
- **pSrcB** – [in] points to the second input sequence
- **srcBLen** – [in] length of the second input sequence
- **pDst** – [out] points to the location where the output result is written
- **firstIndex** – [in] is the first output sample to start with
- **numPoints** – [in] is the number of output points to be computed

**Returns**

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_ARGUMENT\_ERROR** : requested subset is not in the range [0 srcALen+srcBLen-2]

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_conv_partial_q31 (const q31_t *pSrcA,
uint32_t srcALen, const q31_t *pSrcB, uint32_t srcBLen, q31_t *pDst,
uint32_t firstIndex, uint32_t numPoints)
```

Partial convolution of Q31 sequences.

#### Remark

Refer to `riscv_conv_partial_fast_q31()` for a faster but less precise implementation of this function.

#### Parameters

- **pSrcA** – [in] points to the first input sequence
- **srcALen** – [in] length of the first input sequence
- **pSrcB** – [in] points to the second input sequence
- **srcBLen** – [in] length of the second input sequence
- **pDst** – [out] points to the location where the output result is written
- **firstIndex** – [in] is the first output sample to start with
- **numPoints** – [in] is the number of output points to be computed

#### Returns

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_ARGUMENT\_ERROR** : requested subset is not in the range [0 srcALen+srcBLen-2]

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_conv_partial_q7 (const q7_t *pSrcA,
uint32_t srcALen, const q7_t *pSrcB, uint32_t srcBLen, q7_t *pDst,
uint32_t firstIndex, uint32_t numPoints)
```

Partial convolution of Q7 sequences.

#### Remark

Refer to `riscv_conv_partial_opt_q7()` for a faster implementation of this function.

#### Parameters

- **pSrcA** – [in] points to the first input sequence
- **srcALen** – [in] length of the first input sequence
- **pSrcB** – [in] points to the second input sequence

- **srcBLen** – [in] length of the second input sequence
- **pDst** – [out] points to the location where the output result is written
- **firstIndex** – [in] is the first output sample to start with
- **numPoints** – [in] is the number of output points to be computed

**Returns**

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_ARGUMENT\_ERROR** : requested subset is not in the range [0 srcALen+srcBLen-2]

**Correlation**

RISCV\_DSP\_ATTRIBUTE void riscv\_correlate\_f16 (const float16\_t \*pSrcA, uint32\_t srcALen, const float16\_t \*pSrcB, uint32\_t srcBLen, float16\_t \*pDst)

RISCV\_DSP\_ATTRIBUTE void riscv\_correlate\_f32 (const float32\_t \*pSrcA, uint32\_t srcALen, const float32\_t \*pSrcB, uint32\_t srcBLen, float32\_t \*pDst)

RISCV\_DSP\_ATTRIBUTE void riscv\_correlate\_f64 (const float64\_t \*pSrcA, uint32\_t srcALen, const float64\_t \*pSrcB, uint32\_t srcBLen, float64\_t \*pDst)

RISCV\_DSP\_ATTRIBUTE void riscv\_correlate\_fast\_opt\_q15 (const q15\_t \*pSrcA, uint32\_t srcALen, const q15\_t \*pSrcB, uint32\_t srcBLen, q15\_t \*pDst, q15\_t \*pScratch)

RISCV\_DSP\_ATTRIBUTE void riscv\_correlate\_fast\_q15 (const q15\_t \*pSrcA, uint32\_t srcALen, const q15\_t \*pSrcB, uint32\_t srcBLen, q15\_t \*pDst)

RISCV\_DSP\_ATTRIBUTE void riscv\_correlate\_fast\_q31 (const q31\_t \*pSrcA, uint32\_t srcALen, const q31\_t \*pSrcB, uint32\_t srcBLen, q31\_t \*pDst)

RISCV\_DSP\_ATTRIBUTE void riscv\_correlate\_opt\_q15 (const q15\_t \*pSrcA, uint32\_t srcALen, const q15\_t \*pSrcB, uint32\_t srcBLen, q15\_t \*pDst, q15\_t \*pScratch)

RISCV\_DSP\_ATTRIBUTE void riscv\_correlate\_opt\_q7 (const q7\_t \*pSrcA, uint32\_t srcALen, const q7\_t \*pSrcB, uint32\_t srcBLen, q7\_t \*pDst, q15\_t \*pScratch1, q15\_t \*pScratch2)

RISCV\_DSP\_ATTRIBUTE void riscv\_correlate\_q15 (const q15\_t \*pSrcA, uint32\_t srcALen, const q15\_t \*pSrcB, uint32\_t srcBLen, q15\_t \*pDst)

RISCV\_DSP\_ATTRIBUTE void riscv\_correlate\_q31 (const q31\_t \*pSrcA, uint32\_t srcALen, const q31\_t \*pSrcB, uint32\_t srcBLen, q31\_t \*pDst)

RISCV\_DSP\_ATTRIBUTE void riscv\_correlate\_q7 (const q7\_t \*pSrcA, uint32\_t srcALen, const q7\_t \*pSrcB, uint32\_t srcBLen, q7\_t \*pDst)

**group Correlation**

Correlation is a mathematical operation that is similar to convolution. As with convolution, correlation uses two signals to produce a third signal. The underlying algorithms in correlation and convolution are identical except that one of the inputs is flipped in convolution. Correlation is commonly used to measure the similarity between two signals. It has applications in pattern recognition, cryptanalysis, and searching. The NMSIS library provides correlation functions for Q7, Q15, Q31 and floating-point data types. Fast versions of the Q15 and Q31 functions are also provided.

In correlation, one of the signals is flipped in time

**Algorithm**

Let  $a[n]$  and  $b[n]$  be sequences of length `srcALen` and `srcBLen` samples respectively. The convolution of the two signals is denoted by

$$c[n] = a[n] * b[n]$$

$$c[n] = a[n] * b[-n]$$

and this is mathematically defined as

$$c[n] = \sum_{k=0}^{\text{srcALen}} a[k]b[k-n]$$

The `pSrcA` points to the first input vector of length `srcALen` and `pSrcB` points to the second input vector of length `srcBLen`. The result  $c[n]$  is of length  $2 * \max(\text{srcALen}, \text{srcBLen}) - 1$  and is defined over the interval  $n=0, 1, 2, \dots, (2 * \max(\text{srcALen}, \text{srcBLen}) - 2)$ . The output result is written to `pDst` and the calling function must allocate  $2 * \max(\text{srcALen}, \text{srcBLen}) - 1$  words for the result.

**Fixed-Point Behavior**

Correlation requires summing up a large number of intermediate products. As such, the Q7, Q15, and Q31 functions run a risk of overflow and saturation. Refer to the function specific documentation below for further details of the particular algorithm used.

**Fast Versions**

Fast versions are supported for Q31 and Q15. Cycles for Fast versions are less compared to Q31 and Q15 of correlate and the design requires the input signals should be scaled down to avoid intermediate overflows.

**Opt Versions**

Opt versions are supported for Q15 and Q7. Design uses internal scratch buffer for getting good optimisation. These versions are optimised in cycles and consumes more memory (Scratch memory) compared to Q15 and Q7 versions of correlate

**Long versions:**

For convolution of long vectors, those functions are no more adapted and will be very slow. An implementation based upon FFTs should be used.

**Note**

The `pDst` should be initialized to all zeros before being used.

## Functions

**RISCV\_DSP\_ATTRIBUTE void riscv\_correlate\_f16 (const float16\_t \*pSrcA, uint32\_t srcALen, const float16\_t \*pSrcB, uint32\_t srcBLen, float16\_t \*pDst)**

Correlation of floating-point sequences.

### Parameters

- **pSrcA** – [in] points to the first input sequence
- **srcALen** – [in] length of the first input sequence
- **pSrcB** – [in] points to the second input sequence
- **srcBLen** – [in] length of the second input sequence
- **pDst** – [out] points to the location where the output result is written. Length  $2 * \max(\text{srcALen}, \text{srcBLen}) - 1$ .

**RISCV\_DSP\_ATTRIBUTE void riscv\_correlate\_f32 (const float32\_t \*pSrcA, uint32\_t srcALen, const float32\_t \*pSrcB, uint32\_t srcBLen, float32\_t \*pDst)**

Correlation of floating-point sequences.

### Parameters

- **pSrcA** – [in] points to the first input sequence
- **srcALen** – [in] length of the first input sequence
- **pSrcB** – [in] points to the second input sequence
- **srcBLen** – [in] length of the second input sequence
- **pDst** – [out] points to the location where the output result is written. Length  $2 * \max(\text{srcALen}, \text{srcBLen}) - 1$ .

**RISCV\_DSP\_ATTRIBUTE void riscv\_correlate\_f64 (const float64\_t \*pSrcA, uint32\_t srcALen, const float64\_t \*pSrcB, uint32\_t srcBLen, float64\_t \*pDst)**

Correlation of floating-point sequences.

### Parameters

- **pSrcA** – [in] points to the first input sequence
- **srcALen** – [in] length of the first input sequence
- **pSrcB** – [in] points to the second input sequence
- **srcBLen** – [in] length of the second input sequence
- **pDst** – [out] points to the location where the output result is written. Length  $2 * \max(\text{srcALen}, \text{srcBLen}) - 1$ .

**RISCV\_DSP\_ATTRIBUTE void riscv\_correlate\_fast\_opt\_q15 (const q15\_t \*pSrcA, uint32\_t srcALen, const q15\_t \*pSrcB, uint32\_t srcBLen, q15\_t \*pDst, q15\_t \*pScratch)**

Correlation of Q15 sequences (fast version).



**Remark**

Refer to `riscv_correlate_q15()` for a slower implementation of this function which uses a 64-bit accumulator to avoid wrap around distortion.

**Scaling and Overflow Behavior**

This fast version uses a 32-bit accumulator with 2.30 format. The accumulator maintains full precision of the intermediate multiplication results but provides only a single guard bit. There is no saturation on intermediate additions. Thus, if the accumulator overflows it wraps around and distorts the result. The input signals should be scaled down to avoid intermediate overflows. Scale down one of the inputs by  $1/\min(\text{srcALen}, \text{srcBLen})$  to avoid overflow since a maximum of  $\min(\text{srcALen}, \text{srcBLen})$  number of additions is carried internally. The 2.30 accumulator is right shifted by 15 bits and then saturated to 1.15 format to yield the final result.

**Parameters**

- **pSrcA** – [in] points to the first input sequence
- **srcALen** – [in] length of the first input sequence
- **pSrcB** – [in] points to the second input sequence
- **srcBLen** – [in] length of the second input sequence.
- **pDst** – [out] points to the location where the output result is written. Length  $2 * \max(\text{srcALen}, \text{srcBLen}) - 1$ .
- **pScratch** – [in] points to scratch buffer of size  $\max(\text{srcALen}, \text{srcBLen}) + 2 * \min(\text{srcALen}, \text{srcBLen}) - 2$ .

```
RISCV_DSP_ATTRIBUTE void riscv_correlate_fast_q15 (const q15_t *pSrcA,
uint32_t srcALen, const q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst)
```

Correlation of Q15 sequences (fast version).

**Remark**

Refer to `riscv_correlate_q15()` for a slower implementation of this function which uses a 64-bit accumulator to avoid wrap around distortion.

**Scaling and Overflow Behavior**

This fast version uses a 32-bit accumulator with 2.30 format. The accumulator maintains full precision of the intermediate multiplication results but provides only a single guard bit. There is no saturation on intermediate additions. Thus, if the accumulator overflows it wraps around and distorts the result. The input signals should be scaled down to avoid intermediate overflows. Scale down one of the inputs by  $1/\min(\text{srcALen}, \text{srcBLen})$  to avoid overflow since a maximum of  $\min(\text{srcALen}, \text{srcBLen})$  number of additions is carried internally. The 2.30 accumulator is right shifted by 15 bits and then saturated to 1.15 format to yield the final result.

**Parameters**

- **pSrcA** – [in] points to the first input sequence
- **srcALen** – [in] length of the first input sequence

- **pSrcB** – [in] points to the second input sequence
- **srcBLen** – [in] length of the second input sequence
- **pDst** – [out] points to the location where the output result is written. Length  $2 * \max(\text{srcALen}, \text{srcBLen}) - 1$ .

RISCV\_DSP\_ATTRIBUTE void riscv\_correlate\_fast\_q31 (const q31\_t \*pSrcA, uint32\_t srcALen, const q31\_t \*pSrcB, uint32\_t srcBLen, q31\_t \*pDst)

Correlation of Q31 sequences (fast version).

#### Remark

Refer to riscv\_correlate\_q31() for a slower implementation of this function which uses 64-bit accumulation to provide higher precision.

#### Scaling and Overflow Behavior

This function is optimized for speed at the expense of fixed-point precision and overflow protection. The result of each  $1.31 \times 1.31$  multiplication is truncated to 2.30 format. These intermediate results are accumulated in a 32-bit register in 2.30 format. Finally, the accumulator is saturated and converted to a 1.31 result.

The fast version has the same overflow behavior as the standard version but provides less precision since it discards the low 32 bits of each multiplication result. In order to avoid overflows completely the input signals must be scaled down. The input signals should be scaled down to avoid intermediate overflows. Scale down one of the inputs by  $1/\min(\text{srcALen}, \text{srcBLen})$  to avoid overflows since a maximum of  $\min(\text{srcALen}, \text{srcBLen})$  number of additions is carried internally.

#### Parameters

- **pSrcA** – [in] points to the first input sequence
- **srcALen** – [in] length of the first input sequence
- **pSrcB** – [in] points to the second input sequence
- **srcBLen** – [in] length of the second input sequence
- **pDst** – [out] points to the location where the output result is written. Length  $2 * \max(\text{srcALen}, \text{srcBLen}) - 1$ .

RISCV\_DSP\_ATTRIBUTE void riscv\_correlate\_opt\_q15 (const q15\_t \*pSrcA, uint32\_t srcALen, const q15\_t \*pSrcB, uint32\_t srcBLen, q15\_t \*pDst, q15\_t \*pScratch)

Correlation of Q15 sequences.

#### Remark

Refer to riscv\_correlate\_fast\_q15() for a faster but less precise version of this function.

**Scaling and Overflow Behavior**

The function is implemented using a 64-bit internal accumulator. Both inputs are in 1.15 format and multiplications yield a 2.30 result. The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format. This approach provides 33 guard bits and there is no risk of overflow. The 34.30 result is then truncated to 34.15 format by discarding the low 15 bits and then saturated to 1.15 format.

**Parameters**

- **pSrcA** – [in] points to the first input sequence
- **srcALen** – [in] length of the first input sequence
- **pSrcB** – [in] points to the second input sequence
- **srcBLen** – [in] length of the second input sequence
- **pDst** – [out] points to the location where the output result is written. Length  $2 * \max(\text{srcALen}, \text{srcBLen}) - 1$ .
- **pScratch** – [in] points to scratch buffer of size  $\max(\text{srcALen}, \text{srcBLen}) + 2 * \min(\text{srcALen}, \text{srcBLen}) - 2$ .

```
RISCV_DSP_ATTRIBUTE void riscv_correlate_opt_q7 (const q7_t *pSrcA,
uint32_t srcALen, const q7_t *pSrcB, uint32_t srcBLen, q7_t *pDst, q15_t *pScratch1,
q15_t *pScratch2)
```

Correlation of Q7 sequences.

**Scaling and Overflow Behavior**

The function is implemented using a 32-bit internal accumulator. Both the inputs are represented in 1.7 format and multiplications yield a 2.14 result. The 2.14 intermediate results are accumulated in a 32-bit accumulator in 18.14 format. This approach provides 17 guard bits and there is no risk of overflow as long as  $\max(\text{srcALen}, \text{srcBLen}) < 131072$ . The 18.14 result is then truncated to 18.7 format by discarding the low 7 bits and then saturated to 1.7 format.

**Parameters**

- **pSrcA** – [in] points to the first input sequence
- **srcALen** – [in] length of the first input sequence
- **pSrcB** – [in] points to the second input sequence
- **srcBLen** – [in] length of the second input sequence
- **pDst** – [out] points to the location where the output result is written. Length  $2 * \max(\text{srcALen}, \text{srcBLen}) - 1$ .
- **pScratch1** – [in] points to scratch buffer (of type q15\_t) of size  $\max(\text{srcALen}, \text{srcBLen}) + 2 * \min(\text{srcALen}, \text{srcBLen}) - 2$ .
- **pScratch2** – [in] points to scratch buffer (of type q15\_t) of size  $\min(\text{srcALen}, \text{srcBLen})$ .

```
RISCV_DSP_ATTRIBUTE void riscv_correlate_q15 (const q15_t *pSrcA, uint32_t srcALen,
const q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst)
```

Correlation of Q15 sequences.

**Remark**

Refer to `riscv_correlate_fast_q15()` for a faster but less precise version of this function.

**Remark**

Refer to `riscv_correlate_opt_q15()` for a faster implementation of this function using scratch buffers.

**Scaling and Overflow Behavior**

The function is implemented using a 64-bit internal accumulator. Both inputs are in 1.15 format and multiplications yield a 2.30 result. The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format. This approach provides 33 guard bits and there is no risk of overflow. The 34.30 result is then truncated to 34.15 format by discarding the low 15 bits and then saturated to 1.15 format.

**Parameters**

- **pSrcA** – [in] points to the first input sequence
- **srcALen** – [in] length of the first input sequence
- **pSrcB** – [in] points to the second input sequence
- **srcBLen** – [in] length of the second input sequence
- **pDst** – [out] points to the location where the output result is written. Length  $2 * \max(\text{srcALen}, \text{srcBLen}) - 1$ .

**RISCV\_DSP\_ATTRIBUTE** void `riscv_correlate_q31` (const q31\_t \*pSrcA, uint32\_t srcALen, const q31\_t \*pSrcB, uint32\_t srcBLen, q31\_t \*pDst)

Correlation of Q31 sequences.

**Remark**

Refer to `riscv_correlate_fast_q31()` for a faster but less precise implementation of this function.

**Scaling and Overflow Behavior**

The function is implemented using an internal 64-bit accumulator. The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit. There is no saturation on intermediate additions. Thus, if the accumulator overflows it wraps around and distorts the result. The input signals should be scaled down to avoid intermediate overflows. Scale down one of the inputs by  $1/\min(\text{srcALen}, \text{srcBLen})$  to avoid overflows since a maximum of  $\min(\text{srcALen}, \text{srcBLen})$  number of additions is carried internally. The 2.62 accumulator is right shifted by 31 bits and saturated to 1.31 format to yield the final result.

**Parameters**

- **pSrcA** – [in] points to the first input sequence
- **srcALen** – [in] length of the first input sequence
- **pSrcB** – [in] points to the second input sequence
- **srcBLen** – [in] length of the second input sequence

- **pDst** – [out] points to the location where the output result is written. Length  $2 * \max(\text{srcALen}, \text{srcBLen}) - 1$ .

RISCV\_DSP\_ATTRIBUTE void riscv\_correlate\_q7 (const q7\_t \*pSrcA, uint32\_t srcALen, const q7\_t \*pSrcB, uint32\_t srcBLen, q7\_t \*pDst)

Correlation of Q7 sequences.

#### Remark

Refer to riscv\_correlate\_opt\_q7() for a faster implementation of this function.

#### Scaling and Overflow Behavior

The function is implemented using a 32-bit internal accumulator. Both the inputs are represented in 1.7 format and multiplications yield a 2.14 result. The 2.14 intermediate results are accumulated in a 32-bit accumulator in 18.14 format. This approach provides 17 guard bits and there is no risk of overflow as long as  $\max(\text{srcALen}, \text{srcBLen}) < 131072$ . The 18.14 result is then truncated to 18.7 format by discarding the low 7 bits and saturated to 1.7 format.

#### Parameters

- **pSrcA** – [in] points to the first input sequence
- **srcALen** – [in] length of the first input sequence
- **pSrcB** – [in] points to the second input sequence
- **srcBLen** – [in] length of the second input sequence
- **pDst** – [out] points to the location where the output result is written. Length  $2 * \max(\text{srcALen}, \text{srcBLen}) - 1$ .

### Finite Impulse Response (FIR) Decimator

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_decimate\_f32 (const riscv\_fir\_decimate\_instance\_f32 \*S, const float32\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_decimate\_f64 (const riscv\_fir\_decimate\_instance\_f64 \*S, const float64\_t \*pSrc, float64\_t \*pDst, uint32\_t blockSize)

void riscv\_fir\_decimate\_fast\_q15 (const riscv\_fir\_decimate\_instance\_q15 \*S, const q15\_t (page 1131) \*pSrc, q15\_t (page 1131) \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_decimate\_fast\_q31 (const riscv\_fir\_decimate\_instance\_q31 \*S, const q31\_t \*pSrc, q31\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_fir\_decimate\_init\_f32 (riscv\_fir\_decimate\_instance\_f32 \*S, uint16\_t numTaps, uint8\_t M, const float32\_t \*pCoeffs, float32\_t \*pState, uint32\_t blockSize)

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_fir_decimate_init_f64 (riscv_fir_decimate_instance_f64 *S,  
uint16_t numTaps, uint8_t M, const float64_t *pCoeffs, float64_t *pState,  
uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_fir_decimate_init_q15 (riscv_fir_decimate_instance_q15 *S,  
uint16_t numTaps, uint8_t M, const q15_t *pCoeffs, q15_t *pState, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_fir_decimate_init_q31 (riscv_fir_decimate_instance_q31 *S,  
uint16_t numTaps, uint8_t M, const q31_t *pCoeffs, q31_t *pState, uint32_t blockSize)
```


```
RISCV_DSP_ATTRIBUTE void riscv_fir_decimate_q15 (const riscv_fir_decimate_instance_q15 *S,  
const q15_t *pSrc, q15_t *pDst, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_fir_decimate_q31 (const riscv_fir_decimate_instance_q31 *S,  
const q31_t *pSrc, q31_t *pDst, uint32_t blockSize)
```

### *group* **Finite Impulse Response (FIR) Decimator**

These functions combine an FIR filter together with a decimator. They are used in multirate systems for reducing the sample rate of a signal without introducing aliasing distortion. Conceptually, the functions are equivalent to the block diagram below:

When decimating by a factor of  $M$ , the signal should be prefiltered by a lowpass filter with a normalized cutoff frequency of  $1/M$  in order to prevent aliasing distortion. The user of the function is responsible for providing the



filter coefficients.

The FIR decimator functions provided in the NMSIS DSP Library combine the FIR filter and the decimator in an efficient manner. Instead of calculating all of the FIR filter outputs and discarding  $M-1$  out of every  $M$ , only the samples output by the decimator are computed. The functions operate on blocks of input and output data. `pSrc` points to an array of `blockSize` input values and `pDst` points to an array of `blockSize/M` output values. In order to have an integer number of output samples `blockSize` must always be a multiple of the decimation factor  $M$ .

The library provides separate functions for Q15, Q31 and floating-point data types.

#### **Algorithm:**

The FIR portion of the algorithm uses the standard form filter: where,  $b[n]$  are the filter coefficients.

The `pCoeffs` points to a coefficient array of size `numTaps`. Coefficients are stored in time reversed order.

`pState` points to a state array of size `numTaps + blockSize - 1`. Samples in the state buffer are stored in the order:

The state variables are updated after each block of data is processed, the coefficients are untouched.

### Instance Structure

The coefficients and state variables for a filter are stored together in an instance data structure. A separate instance structure must be defined for each filter. Coefficient arrays may be shared among several instances while state variable array should be allocated separately. There are separate instance structure declarations for each of the 3 supported data types.

### Initialization Functions

There is also an associated initialization function for each data type. The initialization function performs the following operations:

- Sets the values of the internal structure fields.
- Zeros out the values in the state buffer.
- Checks to make sure that the size of the input is a multiple of the decimation factor. To do this manually without calling the init function, assign the follow subfields of the instance structure: numTaps, pCoeffs, M (decimation factor), pState. Also set all of the values in pState to zero.

Use of the initialization function is optional. However, if the initialization function is used, then the instance structure cannot be placed into a const data section. To place an instance structure into a const data section, the instance structure must be manually initialized. The code below statically initializes each of the 3 different data type filter instance structures where M is the decimation factor; numTaps is the number of filter coefficients in the filter; pCoeffs is the address of the coefficient buffer; pState is the address of the state buffer. Be sure to set the values in the state buffer to zeros when doing static initialization.

### Fixed-Point Behavior

Care must be taken when using the fixed-point versions of the FIR decimate filter functions. In particular, the overflow and saturation behavior of the accumulator used in each function must be considered. Refer to the function specific documentation below for usage guidelines.

## Functions

**RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_decimate\_f32 (const riscv\_fir\_decimate\_instance\_f32 \*S, const float32\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)**

Processing function for floating-point FIR decimator.

#### Parameters

- **S** – [in] points to an instance of the floating-point FIR decimator structure
- **pSrc** – [in] points to the block of input data
- **pDst** – [out] points to the block of output data
- **blockSize** – [in] number of input samples to process

**RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_decimate\_f64 (const riscv\_fir\_decimate\_instance\_f64 \*S, const float64\_t \*pSrc, float64\_t \*pDst, uint32\_t blockSize)**

Processing function for floating-point FIR decimator.

#### Parameters

- **S** – [in] points to an instance of the floating-point FIR decimator structure
- **pSrc** – [in] points to the block of input data

- **pDst** – [out] points to the block of output data
- **blockSize** – [in] number of input samples to process

void **riscv\_fir\_decimate\_fast\_q15**(const riscv\_fir\_decimate\_instance\_q15 \*S, const *q15\_t* (page 1131) \*pSrc, *q15\_t* (page 1131) \*pDst, uint32\_t blockSize)

Processing function for the Q15 FIR decimator (fast variant).

Processing function for the Q15 FIR decimator (fast variant) for RISC-V Core with DSP enabled.

#### Remark

Refer to `riscv_fir_decimate_q15()` for a slower implementation of this function which uses 64-bit accumulation to avoid wrap around distortion. Both the slow and the fast versions use the same instance structure. Use function `riscv_fir_decimate_init_q15()` to initialize the filter structure.

#### Scaling and Overflow Behavior

This fast version uses a 32-bit accumulator with 2.30 format. The accumulator maintains full precision of the intermediate multiplication results but provides only a single guard bit. Thus, if the accumulator result overflows it wraps around and distorts the result. In order to avoid overflows completely the input signal must be scaled down by  $\log_2(\text{numTaps})$  bits ( $\log_2$  is read as log to the base 2). The 2.30 accumulator is then truncated to 2.15 format and saturated to yield the 1.15 result.

#### Parameters

- **S** – [in] points to an instance of the Q15 FIR decimator structure
- **pSrc** – [in] points to the block of input data
- **pDst** – [out] points to the block of output data
- **blockSize** – [in] number of input samples to process per call

RISCV\_DSP\_ATTRIBUTE void **riscv\_fir\_decimate\_fast\_q31** (const riscv\_fir\_decimate\_instance\_q31 \*S, const *q31\_t* \*pSrc, *q31\_t* \*pDst, uint32\_t blockSize)

Processing function for the Q31 FIR decimator (fast variant).

Processing function for the Q31 FIR decimator (fast variant) for RISC-V Core with DSP enabled.

#### Remark

Refer to `riscv_fir_decimate_q31()` for a slower implementation of this function which uses a 64-bit accumulator to provide higher precision. Both the slow and the fast versions use the same instance structure. Use function `riscv_fir_decimate_init_q31()` to initialize the filter structure.

#### Scaling and Overflow Behavior

This function is optimized for speed at the expense of fixed-point precision and overflow protection. The result of each 1.31 x 1.31 multiplication is truncated to 2.30 format. These intermediate results are added to a 2.30 accumulator. Finally, the accumulator is saturated and converted to a 1.31 result. The fast version has the same overflow behavior as the standard version and provides less precision since it discards the low 32 bits of each multiplication result. In order to avoid overflows completely the input signal must be scaled down by  $\log_2(\text{numTaps})$  bits (where  $\log_2$  is read as log to the base 2).



**Parameters**

- **S** – [in] points to an instance of the Q31 FIR decimator structure
- **pSrc** – [in] points to the block of input data
- **pDst** – [out] points to the block of output data
- **blockSize** – [in] number of samples to process

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_fir\_decimate\_init\_f32** (**riscv\_fir\_decimate\_instance\_f32** \*S, **uint16\_t** numTaps, **uint8\_t** M, **const float32\_t** \*pCoeffs, **float32\_t** \*pState, **uint32\_t** blockSize)

Initialization function for the floating-point FIR decimator.

**Details**

pCoeffs points to the array of filter coefficients stored in time reversed order:

pState points to the array of state variables. pState is of length numTaps+blockSize-1 words where blockSize is the number of input samples passed to riscv\_fir\_decimate\_f32(). M is the decimation factor.

**Parameters**

- **S** – [inout] points to an instance of the floating-point FIR decimator structure
- **numTaps** – [in] number of coefficients in the filter
- **M** – [in] decimation factor
- **pCoeffs** – [in] points to the filter coefficients
- **pState** – [in] points to the state buffer
- **blockSize** – [in] number of input samples to process per call

**Returns**

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_LENGTH\_ERROR** : blockSize is not a multiple of M

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_fir\_decimate\_init\_f64** (**riscv\_fir\_decimate\_instance\_f64** \*S, **uint16\_t** numTaps, **uint8\_t** M, **const float64\_t** \*pCoeffs, **float64\_t** \*pState, **uint32\_t** blockSize)

Initialization function for the floating-point FIR decimator.

**Details**

pCoeffs points to the array of filter coefficients stored in time reversed order:

pState points to the array of state variables. pState is of length numTaps+blockSize-1 words where blockSize is the number of input samples passed to riscv\_fir\_decimate\_f64(). M is the decimation factor.

**Parameters**

- **S** – [inout] points to an instance of the floating-point FIR decimator structure
- **numTaps** – [in] number of coefficients in the filter
- **M** – [in] decimation factor
- **pCoeffs** – [in] points to the filter coefficients
- **pState** – [in] points to the state buffer
- **blockSize** – [in] number of input samples to process per call

**Returns**

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_LENGTH\_ERROR** : blockSize is not a multiple of M

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_fir\_decimate\_init\_q15** (**riscv\_fir\_decimate\_instance\_q15** \*S, **uint16\_t** numTaps, **uint8\_t** M, **const** **q15\_t** \*pCoeffs, **q15\_t** \*pState, **uint32\_t** blockSize)

Initialization function for the Q15 FIR decimator.

**Details**

pCoeffs points to the array of filter coefficients stored in time reversed order:

pState points to the array of state variables. pState is of length numTaps+blockSize-1 words where blockSize is the number of input samples to the call riscv\_fir\_decimate\_q15(). M is the decimation factor.

**Parameters**

- **S** – [inout] points to an instance of the Q15 FIR decimator structure
- **numTaps** – [in] number of coefficients in the filter
- **M** – [in] decimation factor
- **pCoeffs** – [in] points to the filter coefficients
- **pState** – [in] points to the state buffer
- **blockSize** – [in] number of input samples to process

**Returns**

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_LENGTH\_ERROR** : blockSize is not a multiple of M

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_fir\_decimate\_init\_q31** (**riscv\_fir\_decimate\_instance\_q31** \*S, **uint16\_t** numTaps, **uint8\_t** M, **const** **q31\_t** \*pCoeffs, **q31\_t** \*pState, **uint32\_t** blockSize)

Initialization function for the Q31 FIR decimator.

**Details**

pCoeffs points to the array of filter coefficients stored in time reversed order:

pState points to the array of state variables. pState is of length numTaps+blockSize-1 words where blockSize is the number of input samples passed to riscv\_fir\_decimate\_q31(). M is the decimation factor.

#### Parameters

- **S** – [inout] points to an instance of the Q31 FIR decimator structure
- **numTaps** – [in] number of coefficients in the filter
- **M** – [in] decimation factor
- **pCoeffs** – [in] points to the filter coefficients
- **pState** – [in] points to the state buffer
- **blockSize** – [in] number of input samples to process

#### Returns

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_LENGTH\_ERROR** : blockSize is not a multiple of M

**RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_decimate\_q15 (const riscv\_fir\_decimate\_instance\_q15 \*S, const q15\_t \*pSrc, q15\_t \*pDst, uint32\_t blockSize)**

Processing function for the Q15 FIR decimator.

#### Remark

Refer to riscv\_fir\_decimate\_fast\_q15() for a faster but less precise implementation of this function.

#### Scaling and Overflow Behavior

The function is implemented using a 64-bit internal accumulator. Both coefficients and state variables are represented in 1.15 format and multiplications yield a 2.30 result. The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format. There is no risk of internal overflow with this approach and the full precision of intermediate multiplications is preserved. After all additions have been performed, the accumulator is truncated to 34.15 format by discarding low 15 bits. Lastly, the accumulator is saturated to yield a result in 1.15 format.

#### Parameters

- **S** – [in] points to an instance of the Q15 FIR decimator structure
- **pSrc** – [in] points to the block of input data
- **pDst** – [out] points to the block of output data
- **blockSize** – [in] number of input samples to process per call

**RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_decimate\_q31 (const riscv\_fir\_decimate\_instance\_q31 \*S, const q31\_t \*pSrc, q31\_t \*pDst, uint32\_t blockSize)**

Processing function for the Q31 FIR decimator.

**Remark**

Refer to `riscv_fir_decimate_fast_q31()` for a faster but less precise implementation of this function.

**Scaling and Overflow Behavior**

The function is implemented using an internal 64-bit accumulator. The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit. Thus, if the accumulator result overflows it wraps around rather than clip. In order to avoid overflows completely the input signal must be scaled down by  $\log_2(\text{numTaps})$  bits (where  $\log_2$  is read as log to the base 2). After all multiply-accumulates are performed, the 2.62 accumulator is truncated to 1.32 format and then saturated to 1.31 format.

**Parameters**

- **S** – [in] points to an instance of the Q31 FIR decimator structure
- **pSrc** – [in] points to the block of input data
- **pDst** – [out] points to the block of output data
- **blockSize** – [in] number of input samples to process

**Finite Impulse Response (FIR) Filters**

```
RISCV_DSP_ATTRIBUTE void riscv_fir_f16 (const riscv_fir_instance_f16 *S,
const float16_t *pSrc, float16_t *pDst, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_fir_f32 (const riscv_fir_instance_f32 *S,
const float32_t *pSrc, float32_t *pDst, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_fir_f64 (const riscv_fir_instance_f64 *S,
const float64_t *pSrc, float64_t *pDst, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_fir_fast_q15 (const riscv_fir_instance_q15 *S,
const q15_t *pSrc, q15_t *pDst, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_fir_fast_q31 (const riscv_fir_instance_q31 *S,
const q31_t *pSrc, q31_t *pDst, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_fir_init_f16 (riscv_fir_instance_f16 *S, uint16_t numTaps,
const float16_t *pCoeffs, float16_t *pState, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_fir_init_f32 (riscv_fir_instance_f32 *S, uint16_t numTaps,
const float32_t *pCoeffs, float32_t *pState, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_fir_init_f64 (riscv_fir_instance_f64 *S, uint16_t numTaps,
const float64_t *pCoeffs, float64_t *pState, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_fir_init_q15 (riscv_fir_instance_q15 *S,
uint16_t numTaps, const q15_t *pCoeffs, q15_t *pState, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_fir_init_q31 (riscv_fir_instance_q31 *S, uint16_t numTaps,
const q31_t *pCoeffs, q31_t *pState, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_fir_init_q7 (riscv_fir_instance_q7 *S, uint16_t numTaps,
const q7_t *pCoeffs, q7_t *pState, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_fir_q15 (const riscv_fir_instance_q15 *S,
const q15_t *pSrc, q15_t *pDst, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_fir_q31 (const riscv_fir_instance_q31 *S,
const q31_t *pSrc, q31_t *pDst, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_fir_q7 (const riscv_fir_instance_q7 *S, const q7_t *pSrc,
q7_t *pDst, uint32_t blockSize)
```

#### *group* **Finite Impulse Response (FIR) Filters**


This set of functions implements Finite Impulse Response (FIR) filters for Q7, Q15, Q31, and floating-point data types. Fast versions of Q15 and Q31 are also provided. The functions operate on blocks of input and output data and each call to the function processes `blockSize` samples through the filter. `pSrc` and `pDst` points to input and output arrays containing `blockSize` values.

The array length `L` must be a multiple of `x`.  $L = x * a$  :

- `x` is 4 for `f32`
- `x` is 4 for `q31`
- `x` is 4 for `f16` (so managed like the `f32` version and not like the `q15` one)
- `x` is 8 for `q15`
- `x` is 16 for `q7`

#### **Algorithm**

The FIR filter algorithm is based upon a sequence of multiply-accumulate (MAC) operations. Each filter coefficient `b[n]` is multiplied by a state variable which equals a previous input sample `x[n]`.



`pCoeffs` points to a coefficient array of size `numTaps`. Coefficients are stored in time reversed order.

`pState` points to a state array of size `numTaps + blockSize - 1`. Samples in the state buffer are stored in the following order.

Note that the length of the state buffer exceeds the length of the coefficient array by `blockSize-1`. The increased state buffer length allows circular addressing, which is traditionally used in the FIR filters, to be avoided and yields a significant speed improvement. The state variables are updated after each block of data is processed; the coefficients are untouched.

### Instance Structure

The coefficients and state variables for a filter are stored together in an instance data structure. A separate instance structure must be defined for each filter. Coefficient arrays may be shared among several instances while state variable arrays cannot be shared. There are separate instance structure declarations for each of the 4 supported data types.

### Initialization Functions

There is also an associated initialization function for each data type. The initialization function performs the following operations:

- Sets the values of the internal structure fields.
- Zeros out the values in the state buffer. To do this manually without calling the init function, assign the follow subfields of the instance structure: `numTaps`, `pCoeffs`, `pState`. Also set all of the values in `pState` to zero.

Use of the initialization function is optional. However, if the initialization function is used, then the instance structure cannot be placed into a const data section. To place an instance structure into a const data section, the instance structure must be manually initialized. Set the values in the state buffer to zeros before static initialization. The code below statically initializes each of the 4 different data type filter instance structures where `numTaps` is the number of filter coefficients in the filter; `pState` is the address of the state buffer; `pCoeffs` is the address of the coefficient buffer.

**Initialization of Helium version**

For Helium version the array of coefficients must be padded with zero to contain a full number of lanes.

The additional coefficients ( $x * a - \text{numTaps}$ ) must be set to 0. `numTaps` is still set to its right value in the `init` function. It means that the implementation may require to read more coefficients due to the vectorization and to avoid having to manage too many different cases in the code.

**Helium state buffer**

The state buffer must contain some additional temporary data used during the computation but which is not the state of the FIR. The first `A` samples are temporary data. The remaining samples are the state of the FIR filter.

So the state buffer has size `numTaps + A + blockSize - 1` :

- `A` is `blockSize` for `f32`
- `A` is  $8 * \text{ceil}(\text{blockSize}/8)$  for `f16`
- `A` is  $8 * \text{ceil}(\text{blockSize}/4)$  for `q31`
- `A` is 0 for other datatypes (`q15` and `q7`)

**Fixed-Point Behavior**

Care must be taken when using the fixed-point versions of the FIR filter functions. In particular, the overflow and saturation behavior of the accumulator used in each function must be considered. Refer to the function specific documentation below for usage guidelines.

**Functions**

**RISCV\_DSP\_ATTRIBUTE** `void riscv_fir_f16 (const riscv_fir_instance_f16 *S, const float16_t *pSrc, float16_t *pDst, uint32_t blockSize)`

Processing function for floating-point FIR filter.

Processing function for the floating-point FIR filter.

**Parameters**

- `S` – [in] points to an instance of the floating-point FIR filter structure
- `pSrc` – [in] points to the block of input data
- `pDst` – [out] points to the block of output data
- `blockSize` – [in] number of samples to process

**RISCV\_DSP\_ATTRIBUTE** `void riscv_fir_f32 (const riscv_fir_instance_f32 *S, const float32_t *pSrc, float32_t *pDst, uint32_t blockSize)`

Processing function for floating-point FIR filter.

Processing function for the floating-point FIR filter.

**Parameters**

- `S` – [in] points to an instance of the floating-point FIR filter structure
- `pSrc` – [in] points to the block of input data
- `pDst` – [out] points to the block of output data

- **blockSize** – [in] number of samples to process

**RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_f64 (const riscv\_fir\_instance\_f64 \*S, const float64\_t \*pSrc, float64\_t \*pDst, uint32\_t blockSize)**

Processing function for floating-point FIR filter.

Processing function for the floating-point FIR filter.

#### Parameters

- **S** – [in] points to an instance of the floating-point FIR filter structure
- **pSrc** – [in] points to the block of input data
- **pDst** – [out] points to the block of output data
- **blockSize** – [in] number of samples to process

**RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_fast\_q15 (const riscv\_fir\_instance\_q15 \*S, const q15\_t \*pSrc, q15\_t \*pDst, uint32\_t blockSize)**

Processing function for the Q15 FIR filter (fast version).

Processing function for the fast Q15 FIR filter (fast version).

#### Remark

Refer to `riscv_fir_q15()` for a slower implementation of this function which uses 64-bit accumulation to avoid wrap around distortion. Both the slow and the fast versions use the same instance structure. Use function `riscv_fir_init_q15()` to initialize the filter structure.

#### Scaling and Overflow Behavior

This fast version uses a 32-bit accumulator with 2.30 format. The accumulator maintains full precision of the intermediate multiplication results but provides only a single guard bit. Thus, if the accumulator result overflows it wraps around and distorts the result. In order to avoid overflows completely the input signal must be scaled down by  $\log_2(\text{numTaps})$  bits. The 2.30 accumulator is then truncated to 2.15 format and saturated to yield the 1.15 result.

#### Parameters

- **S** – [in] points to an instance of the Q15 FIR filter structure
- **pSrc** – [in] points to the block of input data
- **pDst** – [out] points to the block of output data
- **blockSize** – [in] number of samples to process

**RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_fast\_q31 (const riscv\_fir\_instance\_q31 \*S, const q31\_t \*pSrc, q31\_t \*pDst, uint32\_t blockSize)**

Processing function for the Q31 FIR filter (fast version).

Processing function for the fast Q31 FIR filter (fast version).



**Remark**

Refer to `riscv_fir_q31()` for a slower implementation of this function which uses a 64-bit accumulator to provide higher precision. Both the slow and the fast versions use the same instance structure. Use function `riscv_fir_init_q31()` to initialize the filter structure.

**Scaling and Overflow Behavior**

This function is optimized for speed at the expense of fixed-point precision and overflow protection. The result of each 1.31 x 1.31 multiplication is truncated to 2.30 format. These intermediate results are added to a 2.30 accumulator. Finally, the accumulator is saturated and converted to a 1.31 result. The fast version has the same overflow behavior as the standard version and provides less precision since it discards the low 32 bits of each multiplication result. In order to avoid overflows completely the input signal must be scaled down by  $\log_2(\text{numTaps})$  bits.

**Parameters**

- **S** – [in] points to an instance of the Q31 structure
- **pSrc** – [in] points to the block of input data
- **pDst** – [out] points to the block of output data
- **blockSize** – [in] number of samples to process

```
RISCV_DSP_ATTRIBUTE void riscv_fir_init_f16 (riscv_fir_instance_f16 *S,
uint16_t numTaps, const float16_t *pCoeffs, float16_t *pState, uint32_t blockSize)
```

Initialization function for the floating-point FIR filter.

**Details**

`pCoeffs` points to the array of filter coefficients stored in time reversed order:

`pState` points to the array of state variables. `pState` is of length `numTaps+blockSize-1` samples (except for Helium - see below), where `blockSize` is the number of input samples processed by each call to `riscv_fir_f16()`.

**Initialization of Helium version**

For Helium version the array of coefficients must be a multiple of 4 (4a) even if less than 4a coefficients are defined in the FIR. The additional coefficients (4a - numTaps) must be set to 0. `numTaps` is still set to its right value in the init function. It means that the implementation may require to read more coefficients due to the vectorization and to avoid having to manage too many different cases in the code.

**Helium state buffer**

The state buffer must contain some additional temporary data used during the computation but which is not the state of the FIR. The first  $8 \cdot \text{ceil}(\text{blockSize}/8)$  samples are temporary data. The remaining samples are the state of the FIR filter. So the state buffer has size `numTaps + 8 * ceil(blockSize/8) + blockSize - 1`

**Parameters**

- **S** – [inout] points to an instance of the floating-point FIR filter structure
- **numTaps** – [in] number of filter coefficients in the filter
- **pCoeffs** – [in] points to the filter coefficients buffer

- **pState** – [in] points to the state buffer
- **blockSize** – [in] number of samples processed per call

**RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_init\_f32 (riscv\_fir\_instance\_f32 \*S, uint16\_t numTaps, const float32\_t \*pCoeffs, float32\_t \*pState, uint32\_t blockSize)**

Initialization function for the floating-point FIR filter.

#### Details

pCoeffs points to the array of filter coefficients stored in time reversed order:

pState points to the array of state variables and some working memory for the Helium version. pState is of length numTaps+blockSize-1 samples (except for Helium - see below), where blockSize is the number of input samples processed by each call to riscv\_fir\_f32().

#### Initialization of Helium version

For Helium version the array of coefficients must be a multiple of 4 (4a) even if less than 4a coefficients are defined in the FIR. The additional coefficients (4a - numTaps) must be set to 0. numTaps is still set to its right value in the init function. It means that the implementation may require to read more coefficients due to the vectorization and to avoid having to manage too many different cases in the code.

#### Helium state buffer

The state buffer must contain some additional temporary data used during the computation but which is not the state of the FIR. The first blockSize samples are temporary data. The remaining samples are the state of the FIR filter. So the state buffer has size  $\text{numTaps} + 2 * \text{blockSize} - 1$

#### Parameters

- **S** – [inout] points to an instance of the floating-point FIR filter structure
- **numTaps** – [in] number of filter coefficients in the filter
- **pCoeffs** – [in] points to the filter coefficients buffer
- **pState** – [in] points to the state buffer
- **blockSize** – [in] number of samples processed per call

**RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_init\_f64 (riscv\_fir\_instance\_f64 \*S, uint16\_t numTaps, const float64\_t \*pCoeffs, float64\_t \*pState, uint32\_t blockSize)**

Initialization function for the floating-point FIR filter.

#### Details

pCoeffs points to the array of filter coefficients stored in time reversed order:

pState points to the array of state variables. pState is of length numTaps+blockSize-1 samples, where blockSize is the number of input samples processed by each call to riscv\_fir\_f64().

There is no Helium version of the fir F64.

#### Parameters

- **S** – [inout] points to an instance of the floating-point FIR filter structure

- **numTaps** – [in] number of filter coefficients in the filter
- **pCoeffs** – [in] points to the filter coefficients buffer
- **pState** – [in] points to the state buffer
- **blockSize** – [in] number of samples processed per call

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_fir\_init\_q15 (riscv\_fir\_instance\_q15 \*S, uint16\_t numTaps, const q15\_t \*pCoeffs, q15\_t \*pState, uint32\_t blockSize)**

Initialization function for the Q15 FIR filter.

#### Details

**pCoeffs** points to the array of filter coefficients stored in time reversed order: Note that **numTaps** must be even and greater than or equal to 4. To implement an odd length filter simply increase **numTaps** by 1 and set the last coefficient to zero. For example, to implement a filter with **numTaps**=3 and coefficients set **numTaps**=4 and use the coefficients: Similarly, to implement a two point filter set **numTaps**=4 and use the coefficients: **pState** points to the array of state variables. **pState** is of length **numTaps+blockSize**, when running on RISC-V Core with DSP enabled and is of length **numTaps+blockSize-1**, when running on RISC-V Core without DSP where **blockSize** is the number of input samples processed by each call to **riscv\_fir\_q15()**.

#### Initialization of Helium version

For Helium version the array of coefficients must be a multiple of 8 (8a) even if less than 8a coefficients are defined in the FIR. The additional coefficients (8a - numTaps) must be set to 0. **numTaps** is still set to its right value in the init function. It means that the implementation may require to read more coefficients due to the vectorization and to avoid having to manage too many different cases in the code.

#### Parameters

- **S** – [inout] points to an instance of the Q15 FIR filter structure.
- **numTaps** – [in] number of filter coefficients in the filter. Must be even and greater than or equal to 4.
- **pCoeffs** – [in] points to the filter coefficients buffer.
- **pState** – [in] points to the state buffer.
- **blockSize** – [in] number of samples processed per call.

#### Returns

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_ARGUMENT\_ERROR** : **numTaps** is not greater than or equal to 4 and even

**RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_init\_q31 (riscv\_fir\_instance\_q31 \*S, uint16\_t numTaps, const q31\_t \*pCoeffs, q31\_t \*pState, uint32\_t blockSize)**

Initialization function for the Q31 FIR filter.

#### Details

**pCoeffs** points to the array of filter coefficients stored in time reversed order: **pState** points to

the array of state variables. `pState` is of length `numTaps+blockSize-1` samples (except for Helium - see below), where `blockSize` is the number of input samples processed by each call to `riscv_fir_q31()`.

#### Initialization of Helium version

For Helium version the array of coefficients must be a multiple of 4 (4a) even if less than 4a coefficients are defined in the FIR. The additional coefficients (4a - numTaps) must be set to 0. `numTaps` is still set to its right value in the init function. It means that the implementation may require to read more coefficients due to the vectorization and to avoid having to manage too many different cases in the code.

#### Helium state buffer

The state buffer must contain some additional temporary data used during the computation but which is not the state of the FIR. The first  $2 \times 4 \times \text{ceil}(\text{blockSize}/4)$  samples are temporary data. The remaining samples are the state of the FIR filter. So the state buffer has size `numTaps + 8*ceil(blockSize/4) + blockSize - 1`

#### Parameters

- **S** – [inout] points to an instance of the Q31 FIR filter structure
- **numTaps** – [in] number of filter coefficients in the filter
- **pCoeffs** – [in] points to the filter coefficients buffer
- **pState** – [in] points to the state buffer
- **blockSize** – [in] number of samples processed

**RISCV\_DSP\_ATTRIBUTE** void `riscv_fir_init_q7` (`riscv_fir_instance_q7` \*S, `uint16_t` numTaps, `const` `q7_t` \*pCoeffs, `q7_t` \*pState, `uint32_t` blockSize)

Initialization function for the Q7 FIR filter.

#### Details

`pCoeffs` points to the array of filter coefficients stored in time reversed order:

`pState` points to the array of state variables. `pState` is of length `numTaps+blockSize-1` samples, where `blockSize` is the number of input samples processed by each call to `riscv_fir_q7()`.

#### Initialization of Helium version

For Helium version the array of coefficients must be a multiple of 16 (16a) even if less than 16a coefficients are defined in the FIR. The additional coefficients (16a - numTaps) must be set to 0. `numTaps` is still set to its right value in the init function. It means that the implementation may require to read more coefficients due to the vectorization and to avoid having to manage too many different cases in the code.

#### Parameters

- **S** – [inout] points to an instance of the Q7 FIR filter structure
- **numTaps** – [in] number of filter coefficients in the filter
- **pCoeffs** – [in] points to the filter coefficients buffer
- **pState** – [in] points to the state buffer
- **blockSize** – [in] number of samples processed

```
RISCV_DSP_ATTRIBUTE void riscv_fir_q15 (const riscv_fir_instance_q15 *S,
const q15_t *pSrc, q15_t *pDst, uint32_t blockSize)
```

Processing function for the Q15 FIR filter.

#### Remark

Refer to `riscv_fir_fast_q15()` for a faster but less precise implementation of this function.

#### Scaling and Overflow Behavior

The function is implemented using a 64-bit internal accumulator. Both coefficients and state variables are represented in 1.15 format and multiplications yield a 2.30 result. The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format. There is no risk of internal overflow with this approach and the full precision of intermediate multiplications is preserved. After all additions have been performed, the accumulator is truncated to 34.15 format by discarding low 15 bits. Lastly, the accumulator is saturated to yield a result in 1.15 format.

#### Parameters

- **S** – [in] points to an instance of the Q15 FIR filter structure
- **pSrc** – [in] points to the block of input data
- **pDst** – [out] points to the block of output data
- **blockSize** – [in] number of samples to process

```
RISCV_DSP_ATTRIBUTE void riscv_fir_q31 (const riscv_fir_instance_q31 *S,
const q31_t *pSrc, q31_t *pDst, uint32_t blockSize)
```

Processing function for Q31 FIR filter.

Processing function for the Q31 FIR filter.

#### Remark

Refer to `riscv_fir_fast_q31()` for a faster but less precise implementation of this filter.

#### Scaling and Overflow Behavior

The function is implemented using an internal 64-bit accumulator. The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit. Thus, if the accumulator result overflows it wraps around rather than clip. In order to avoid overflows completely the input signal must be scaled down by  $\log_2(\text{numTaps})$  bits. After all multiplications are performed, the 2.62 accumulator is right shifted by 31 bits and saturated to 1.31 format to yield the final result.

#### Parameters

- **S** – [in] points to an instance of the Q31 FIR filter structure
- **pSrc** – [in] points to the block of input data
- **pDst** – [out] points to the block of output data

- **blockSize** – [in] number of samples to process

```
RISCV_DSP_ATTRIBUTE void riscv_fir_q7 (const riscv_fir_instance_q7 *S,  
const q7_t *pSrc, q7_t *pDst, uint32_t blockSize)
```

Processing function for Q7 FIR filter.

Processing function for the Q7 FIR filter.

### Scaling and Overflow Behavior

The function is implemented using a 32-bit internal accumulator. Both coefficients and state variables are represented in 1.7 format and multiplications yield a 2.14 result. The 2.14 intermediate results are accumulated in a 32-bit accumulator in 18.14 format. There is no risk of internal overflow with this approach and the full precision of intermediate multiplications is preserved. The accumulator is converted to 18.7 format by discarding the low 7 bits. Finally, the result is truncated to 1.7 format.

### Parameters

- **S** – [in] points to an instance of the Q7 FIR filter structure
- **pSrc** – [in] points to the block of input data
- **pDst** – [out] points to the block of output data
- **blockSize** – [in] number of samples to process

## Finite Impulse Response (FIR) Lattice Filters

```
RISCV_DSP_ATTRIBUTE void riscv_fir_lattice_f32 (const riscv_fir_lattice_instance_f32 *S,  
const float32_t *pSrc, float32_t *pDst, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_fir_lattice_init_f32 (riscv_fir_lattice_instance_f32 *S,  
uint16_t numStages, const float32_t *pCoeffs, float32_t *pState)
```

```
RISCV_DSP_ATTRIBUTE void riscv_fir_lattice_init_q15 (riscv_fir_lattice_instance_q15 *S,  
uint16_t numStages, const q15_t *pCoeffs, q15_t *pState)
```

```
RISCV_DSP_ATTRIBUTE void riscv_fir_lattice_init_q31 (riscv_fir_lattice_instance_q31 *S,  
uint16_t numStages, const q31_t *pCoeffs, q31_t *pState)
```

```
RISCV_DSP_ATTRIBUTE void riscv_fir_lattice_q15 (const riscv_fir_lattice_instance_q15 *S,  
const q15_t *pSrc, q15_t *pDst, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_fir_lattice_q31 (const riscv_fir_lattice_instance_q31 *S,  
const q31_t *pSrc, q31_t *pDst, uint32_t blockSize)
```


### *group* Finite Impulse Response (FIR) Lattice Filters

*Deprecated:*

Those functions are no more tested nor maintained and will be removed in a future version.

This set of functions implements Finite Impulse Response (FIR) lattice filters for Q15, Q31 and floating-point data types. Lattice filters are used in a variety of adaptive filter applications. The filter structure is feedforward and the net impulse response is finite length. The functions operate on blocks of input and output data and each call to the function processes `blockSize` samples through the filter. `pSrc` and `pDst` point to input and output arrays containing `blockSize` values.

### Algorithm



The following difference equation is implemented:

`pCoeffs` points to the array of reflection coefficients of size `numStages`. Reflection Coefficients are stored in the following order.

where  $M$  is number of stages

`pState` points to a state array of size `numStages`. The state variables ( $g$  values) hold previous inputs and are stored in the following order. The state variables are updated after each block of data is processed; the coefficients are untouched.

### Instance Structure

The coefficients and state variables for a filter are stored together in an instance data structure. A separate instance structure must be defined for each filter. Coefficient arrays may be shared among several instances while state variable arrays cannot be shared. There are separate instance structure declarations for each of the 3 supported data types.

### Initialization Functions

There is also an associated initialization function for each data type. The initialization function performs the following operations:

- Sets the values of the internal structure fields.
- Zeros out the values in the state buffer. To do this manually without calling the init function, assign the follow subfields of the instance structure: `numStages`, `pCoeffs`, `pState`. Also set all of the values in `pState` to zero.

Use of the initialization function is optional. However, if the initialization function is used, then the instance structure cannot be placed into a const data section. To place an instance structure into a const data section, the instance structure must be manually initialized. Set the values in the state buffer to zeros and then manually initialize the instance structure as follows:

where `numStages` is the number of stages in the filter; `pState` is the address of the state buffer; `pCoeffs` is the address of the coefficient buffer.

### Fixed-Point Behavior

Care must be taken when using the fixed-point versions of the FIR Lattice filter functions. In particular,

the overflow and saturation behavior of the accumulator used in each function must be considered. Refer to the function specific documentation below for usage guidelines.

## Functions

**RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_lattice\_f32 (const riscv\_fir\_lattice\_instance\_f32 \*S, const float32\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)**

Processing function for the floating-point FIR lattice filter.

### Parameters

- **S** – [in] points to an instance of the floating-point FIR lattice structure
- **pSrc** – [in] points to the block of input data
- **pDst** – [out] points to the block of output data
- **blockSize** – [in] number of samples to process

**RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_lattice\_init\_f32 (riscv\_fir\_lattice\_instance\_f32 \*S, uint16\_t numStages, const float32\_t \*pCoeffs, float32\_t \*pState)**

Initialization function for the floating-point FIR lattice filter.

### Parameters

- **S** – [in] points to an instance of the floating-point FIR lattice structure
- **numStages** – [in] number of filter stages
- **pCoeffs** – [in] points to the coefficient buffer. The array is of length numStages
- **pState** – [in] points to the state buffer. The array is of length numStages

**RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_lattice\_init\_q15 (riscv\_fir\_lattice\_instance\_q15 \*S, uint16\_t numStages, const q15\_t \*pCoeffs, q15\_t \*pState)**

Initialization function for the Q15 FIR lattice filter.

### Parameters

- **S** – [in] points to an instance of the Q15 FIR lattice structure
- **numStages** – [in] number of filter stages
- **pCoeffs** – [in] points to the coefficient buffer. The array is of length numStages
- **pState** – [in] points to the state buffer. The array is of length numStages

**RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_lattice\_init\_q31 (riscv\_fir\_lattice\_instance\_q31 \*S, uint16\_t numStages, const q31\_t \*pCoeffs, q31\_t \*pState)**

Initialization function for the Q31 FIR lattice filter.

### Parameters

- **S** – [in] points to an instance of the Q31 FIR lattice structure
- **numStages** – [in] number of filter stages
- **pCoeffs** – [in] points to the coefficient buffer. The array is of length numStages
- **pState** – [in] points to the state buffer. The array is of length numStages



```
RISCV_DSP_ATTRIBUTE void riscv_fir_lattice_q15 (const riscv_fir_lattice_instance_q15 *S,
const q15_t *pSrc, q15_t *pDst, uint32_t blockSize)
```

Processing function for Q15 FIR lattice filter.

Processing function for the Q15 FIR lattice filter.

#### Parameters

- **S** – [in] points to an instance of the Q15 FIR lattice structure
- **pSrc** – [in] points to the block of input data
- **pDst** – [out] points to the block of output data
- **blockSize** – [in] number of samples to process

```
RISCV_DSP_ATTRIBUTE void riscv_fir_lattice_q31 (const riscv_fir_lattice_instance_q31 *S,
const q31_t *pSrc, q31_t *pDst, uint32_t blockSize)
```

Processing function for the Q31 FIR lattice filter.

#### Scaling and Overflow Behavior

In order to avoid overflows the input signal must be scaled down by  $2^{\log_2(\text{numStages})}$  bits.

#### Parameters

- **S** – [in] points to an instance of the Q31 FIR lattice structure
- **pSrc** – [in] points to the block of input data
- **pDst** – [out] points to the block of output data
- **blockSize** – [in] number of samples to process

### Finite Impulse Response (FIR) Sparse Filters

```
RISCV_DSP_ATTRIBUTE void riscv_fir_sparse_f32 (riscv_fir_sparse_instance_f32 *S,
const float32_t *pSrc, float32_t *pDst, float32_t *pScratchIn, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_fir_sparse_init_f32 (riscv_fir_sparse_instance_f32 *S,
uint16_t numTaps, const float32_t *pCoeffs, float32_t *pState, int32_t *pTapDelay,
uint16_t maxDelay, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_fir_sparse_init_q15 (riscv_fir_sparse_instance_q15 *S,
uint16_t numTaps, const q15_t *pCoeffs, q15_t *pState, int32_t *pTapDelay,
uint16_t maxDelay, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_fir_sparse_init_q31 (riscv_fir_sparse_instance_q31 *S,
uint16_t numTaps, const q31_t *pCoeffs, q31_t *pState, int32_t *pTapDelay,
uint16_t maxDelay, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_fir_sparse_init_q7 (riscv_fir_sparse_instance_q7 *S,
uint16_t numTaps, const q7_t *pCoeffs, q7_t *pState, int32_t *pTapDelay,
uint16_t maxDelay, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_fir_sparse_q15 (riscv_fir_sparse_instance_q15 *S,
const q15_t *pSrc, q15_t *pDst, q15_t *pScratchIn, q31_t *pScratchOut,
uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_fir_sparse_q31 (riscv_fir_sparse_instance_q31 *S,
const q31_t *pSrc, q31_t *pDst, q31_t *pScratchIn, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_fir_sparse_q7 (riscv_fir_sparse_instance_q7 *S,
const q7_t *pSrc, q7_t *pDst, q7_t *pScratchIn, q31_t *pScratchOut, uint32_t blockSize)
```

### group Finite Impulse Response (FIR) Sparse Filters

#### Deprecated:


Those functions are no more tested nor maintained and will be removed in a future version.

This group of functions implements sparse FIR filters. Sparse FIR filters are equivalent to standard FIR filters except that most of the coefficients are equal to zero. Sparse filters are used for simulating reflections in communications and audio applications.

There are separate functions for Q7, Q15, Q31, and floating-point data types. The functions operate on blocks of input and output data and each call to the function processes `blockSize` samples through the filter. `pSrc` and `pDst` points to input and output arrays respectively containing `blockSize` values.

#### Algorithm

The sparse filter instant structure contains an array of tap indices `pTapDelay` which specifies the locations of the non-zero coefficients. This is in addition to the coefficient array `b`. The implementation essentially skips the multiplications by zero and leads to an efficient realization.



`pCoeffs` points to a coefficient array of size `numTaps`; `pTapDelay` points to an array of nonzero indices and is also of size `numTaps`; `pState` points to a state array of size `maxDelay + blockSize`, where `maxDelay` is the largest offset value that is ever used in the `pTapDelay` array. Some of the processing functions also require temporary working buffers.

### Instance Structure

The coefficients and state variables for a filter are stored together in an instance data structure. A separate instance structure must be defined for each filter. Coefficient and offset arrays may be shared among several instances while state variable arrays cannot be shared. There are separate instance structure declarations for each of the 4 supported data types.

### Initialization Functions

There is also an associated initialization function for each data type. The initialization function performs the following operations:

- Sets the values of the internal structure fields.
- Zeros out the values in the state buffer. To do this manually without calling the init function, assign the follow subfields of the instance structure: numTaps, pCoeffs, pTapDelay, maxDelay, stateIndex, pState. Also set all of the values in pState to zero.

Use of the initialization function is optional. However, if the initialization function is used, then the instance structure cannot be placed into a const data section. To place an instance structure into a const data section, the instance structure must be manually initialized. Set the values in the state buffer to zeros before static initialization. The code below statically initializes each of the 4 different data type filter instance structures

### Fixed-Point Behavior

Care must be taken when using the fixed-point versions of the sparse FIR filter functions. In particular, the overflow and saturation behavior of the accumulator used in each function must be considered. Refer to the function specific documentation below for usage guidelines.

## Functions

**RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_sparse\_f32 (riscv\_fir\_sparse\_instance\_f32 \*S, const float32\_t \*pSrc, float32\_t \*pDst, float32\_t \*pScratchIn, uint32\_t blockSize)**

Processing function for the floating-point sparse FIR filter.

#### Parameters

- **S** – [in] points to an instance of the floating-point sparse FIR structure
- **pSrc** – [in] points to the block of input data
- **pDst** – [out] points to the block of output data
- **pScratchIn** – [in] points to a temporary buffer of size blockSize
- **blockSize** – [in] number of input samples to process

**RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_sparse\_init\_f32 (riscv\_fir\_sparse\_instance\_f32 \*S, uint16\_t numTaps, const float32\_t \*pCoeffs, float32\_t \*pState, int32\_t \*pTapDelay, uint16\_t maxDelay, uint32\_t blockSize)**

Initialization function for the floating-point sparse FIR filter.

#### Details

pCoeffs holds the filter coefficients and has length numTaps. pState holds the filter's state variables and must be of length maxDelay + blockSize, where maxDelay is the maximum number of delay line values. blockSize is the number of samples processed by the riscv\_fir\_sparse\_f32() function.

**Parameters**

- **S** – [inout] points to an instance of the floating-point sparse FIR structure
- **numTaps** – [in] number of nonzero coefficients in the filter
- **pCoeffs** – [in] points to the array of filter coefficients
- **pState** – [in] points to the state buffer
- **pTapDelay** – [in] points to the array of offset times
- **maxDelay** – [in] maximum offset time supported
- **blockSize** – [in] number of samples that will be processed per block

```
RISCV_DSP_ATTRIBUTE void riscv_fir_sparse_init_q15 (riscv_fir_sparse_instance_q15 *S,  
uint16_t numTaps, const q15_t *pCoeffs, q15_t *pState, int32_t *pTapDelay,  
uint16_t maxDelay, uint32_t blockSize)
```

Initialization function for the Q15 sparse FIR filter.

**Details**

pCoeffs holds the filter coefficients and has length numTaps. pState holds the filter's state variables and must be of length maxDelay + blockSize, where maxDelay is the maximum number of delay line values. blockSize is the number of words processed by riscv\_fir\_sparse\_q15() function.

**Parameters**

- **S** – [inout] points to an instance of the Q15 sparse FIR structure
- **numTaps** – [in] number of nonzero coefficients in the filter
- **pCoeffs** – [in] points to the array of filter coefficients
- **pState** – [in] points to the state buffer
- **pTapDelay** – [in] points to the array of offset times
- **maxDelay** – [in] maximum offset time supported
- **blockSize** – [in] number of samples that will be processed per block

```
RISCV_DSP_ATTRIBUTE void riscv_fir_sparse_init_q31 (riscv_fir_sparse_instance_q31 *S,  
uint16_t numTaps, const q31_t *pCoeffs, q31_t *pState, int32_t *pTapDelay,  
uint16_t maxDelay, uint32_t blockSize)
```

Initialization function for the Q31 sparse FIR filter.

**Details**

pCoeffs holds the filter coefficients and has length numTaps. pState holds the filter's state variables and must be of length maxDelay + blockSize, where maxDelay is the maximum number of delay line values. blockSize is the number of words processed by riscv\_fir\_sparse\_q31() function.

**Parameters**

- **S** – [inout] points to an instance of the Q31 sparse FIR structure
- **numTaps** – [in] number of nonzero coefficients in the filter
- **pCoeffs** – [in] points to the array of filter coefficients

- **pState** – [in] points to the state buffer
- **pTapDelay** – [in] points to the array of offset times
- **maxDelay** – [in] maximum offset time supported
- **blockSize** – [in] number of samples that will be processed per block

```
RISCV_DSP_ATTRIBUTE void riscv_fir_sparse_init_q7 (riscv_fir_sparse_instance_q7 *S,
uint16_t numTaps, const q7_t *pCoeffs, q7_t *pState, int32_t *pTapDelay,
uint16_t maxDelay, uint32_t blockSize)
```

Initialization function for the Q7 sparse FIR filter.

#### Details

pCoeffs holds the filter coefficients and has length numTaps. pState holds the filter's state variables and must be of length maxDelay + blockSize, where maxDelay is the maximum number of delay line values. blockSize is the number of samples processed by the riscv\_fir\_sparse\_q7() function.

#### Parameters

- **S** – [inout] points to an instance of the Q7 sparse FIR structure
- **numTaps** – [in] number of nonzero coefficients in the filter
- **pCoeffs** – [in] points to the array of filter coefficients
- **pState** – [in] points to the state buffer
- **pTapDelay** – [in] points to the array of offset times
- **maxDelay** – [in] maximum offset time supported
- **blockSize** – [in] number of samples that will be processed per block

```
RISCV_DSP_ATTRIBUTE void riscv_fir_sparse_q15 (riscv_fir_sparse_instance_q15 *S,
const q15_t *pSrc, q15_t *pDst, q15_t *pScratchIn, q31_t *pScratchOut,
uint32_t blockSize)
```

Processing function for the Q15 sparse FIR filter.

#### Scaling and Overflow Behavior

The function is implemented using an internal 32-bit accumulator. The 1.15 x 1.15 multiplications yield a 2.30 result and these are added to a 2.30 accumulator. Thus the full precision of the multiplications is maintained but there is only a single guard bit in the accumulator. If the accumulator result overflows it will wrap around rather than saturate. After all multiply-accumulates are performed, the 2.30 accumulator is truncated to 2.15 format and then saturated to 1.15 format. In order to avoid overflows the input signal or coefficients must be scaled down by log2(numTaps) bits.

#### Parameters

- **S** – [in] points to an instance of the Q15 sparse FIR structure
- **pSrc** – [in] points to the block of input data
- **pDst** – [out] points to the block of output data
- **pScratchIn** – [in] points to a temporary buffer of size blockSize
- **pScratchOut** – [in] points to a temporary buffer of size blockSize

- **blockSize** – [in] number of input samples to process per call

**RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_sparse\_q31 (riscv\_fir\_sparse\_instance\_q31 \*S, const q31\_t \*pSrc, q31\_t \*pDst, q31\_t \*pScratchIn, uint32\_t blockSize)**

Processing function for the Q31 sparse FIR filter.

#### Scaling and Overflow Behavior

The function is implemented using an internal 32-bit accumulator. The 1.31 x 1.31 multiplications are truncated to 2.30 format. This leads to loss of precision on the intermediate multiplications and provides only a single guard bit. If the accumulator result overflows, it wraps around rather than saturate. In order to avoid overflows the input signal or coefficients must be scaled down by  $\log_2(\text{numTaps})$  bits.

#### Parameters

- **S** – [in] points to an instance of the Q31 sparse FIR structure
- **pSrc** – [in] points to the block of input data
- **pDst** – [out] points to the block of output data
- **pScratchIn** – [in] points to a temporary buffer of size blockSize
- **blockSize** – [in] number of input samples to process

**RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_sparse\_q7 (riscv\_fir\_sparse\_instance\_q7 \*S, const q7\_t \*pSrc, q7\_t \*pDst, q7\_t \*pScratchIn, q31\_t \*pScratchOut, uint32\_t blockSize)**

Processing function for the Q7 sparse FIR filter.

#### Scaling and Overflow Behavior

The function is implemented using a 32-bit internal accumulator. Both coefficients and state variables are represented in 1.7 format and multiplications yield a 2.14 result. The 2.14 intermediate results are accumulated in a 32-bit accumulator in 18.14 format. There is no risk of internal overflow with this approach and the full precision of intermediate multiplications is preserved. The accumulator is then converted to 18.7 format by discarding the low 7 bits. Finally, the result is truncated to 1.7 format.

#### Parameters

- **S** – [in] points to an instance of the Q7 sparse FIR structure
- **pSrc** – [in] points to the block of input data
- **pDst** – [out] points to the block of output data
- **pScratchIn** – [in] points to a temporary buffer of size blockSize
- **pScratchOut** – [in] points to a temporary buffer of size blockSize
- **blockSize** – [in] number of input samples to process

## Infinite Impulse Response (IIR) Lattice Filters

```
RISCV_DSP_ATTRIBUTE void riscv_iir_lattice_f32 (const riscv_iir_lattice_instance_f32 *S,
const float32_t *pSrc, float32_t *pDst, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_iir_lattice_init_f32 (riscv_iir_lattice_instance_f32 *S,
uint16_t numStages, float32_t *pkCoeffs, float32_t *pvCoeffs, float32_t *pState,
uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_iir_lattice_init_q15 (riscv_iir_lattice_instance_q15 *S,
uint16_t numStages, q15_t *pkCoeffs, q15_t *pvCoeffs, q15_t *pState, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_iir_lattice_init_q31 (riscv_iir_lattice_instance_q31 *S,
uint16_t numStages, q31_t *pkCoeffs, q31_t *pvCoeffs, q31_t *pState, uint32_t blockSize)
```


```
RISCV_DSP_ATTRIBUTE void riscv_iir_lattice_q15 (const riscv_iir_lattice_instance_q15 *S,
const q15_t *pSrc, q15_t *pDst, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_iir_lattice_q31 (const riscv_iir_lattice_instance_q31 *S,
const q31_t *pSrc, q31_t *pDst, uint32_t blockSize)
```

### group Infinite Impulse Response (IIR) Lattice Filters

This set of functions implements lattice filters for Q15, Q31 and floating-point data types. Lattice filters are used in a variety of adaptive filter applications. The filter structure has feedforward and feedback components and the net impulse response is infinite length. The functions operate on blocks of input and output data and each call to the function processes `blockSize` samples through the filter. `pSrc` and `pDst` point to input and output arrays containing `blockSize` values.

#### Algorithm



`pkCoeffs` points to array of reflection coefficients of size `numStages`. Reflection Coefficients are stored in time-reversed order.

`pvCoeffs` points to the array of ladder coefficients of size `(numStages+1)`. Ladder coefficients are stored in time-reversed order.

`pState` points to a state array of size `numStages + blockSize`. The state variables shown in the figure above (the `g` values) are stored in the `pState` array. The state variables are updated after each block of data is processed; the coefficients are untouched.

### Instance Structure

The coefficients and state variables for a filter are stored together in an instance data structure. A separate instance structure must be defined for each filter. Coefficient arrays may be shared among several instances while state variable arrays cannot be shared. There are separate instance structure declarations for each of the 3 supported data types.

### Initialization Functions

There is also an associated initialization function for each data type. The initialization function performs the following operations:

- Sets the values of the internal structure fields.
- Zeros out the values in the state buffer. To do this manually without calling the init function, assign the follow subfields of the instance structure: `numStages`, `pkCoeffs`, `pvCoeffs`, `pState`. Also set all of the values in `pState` to zero.

Use of the initialization function is optional. However, if the initialization function is used, then the instance structure cannot be placed into a const data section. To place an instance structure into a const data section, the instance structure must be manually initialized. Set the values in the state buffer to zeros and then manually initialize the instance structure as follows:

where `numStages` is the number of stages in the filter; `pState` points to the state buffer array; `pkCoeffs` points to array of the reflection coefficients; `pvCoeffs` points to the array of ladder coefficients.

### Fixed-Point Behavior

Care must be taken when using the fixed-point versions of the IIR lattice filter functions. In particular, the overflow and saturation behavior of the accumulator used in each function must be considered. Refer to the function specific documentation below for usage guidelines.

## Functions

**RISCV\_DSP\_ATTRIBUTE** void `riscv_iir_lattice_f32` (const `riscv_iir_lattice_instance_f32` \*S, const `float32_t` \*pSrc, `float32_t` \*pDst, `uint32_t` blockSize)

Processing function for the floating-point IIR lattice filter.

#### Parameters

- **S** – [in] points to an instance of the floating-point IIR lattice structure
- **pSrc** – [in] points to the block of input data
- **pDst** – [out] points to the block of output data
- **blockSize** – [in] number of samples to process

**RISCV\_DSP\_ATTRIBUTE** void `riscv_iir_lattice_init_f32` (`riscv_iir_lattice_instance_f32` \*S, `uint16_t` numStages, `float32_t` \*pkCoeffs, `float32_t` \*pvCoeffs, `float32_t` \*pState, `uint32_t` blockSize)

Initialization function for the floating-point IIR lattice filter.

#### Parameters



- **S** – [in] points to an instance of the floating-point IIR lattice structure
- **numStages** – [in] number of stages in the filter
- **pkCoeffs** – [in] points to reflection coefficient buffer. The array is of length numStages
- **pvCoeffs** – [in] points to ladder coefficient buffer. The array is of length numStages+1
- **pState** – [in] points to state buffer. The array is of length numStages+blockSize
- **blockSize** – [in] number of samples to process

```
RISCV_DSP_ATTRIBUTE void riscv_iir_lattice_init_q15 (riscv_iir_lattice_instance_q15 *S,
uint16_t numStages, q15_t *pkCoeffs, q15_t *pvCoeffs, q15_t *pState,
uint32_t blockSize)
```

Initialization function for the Q15 IIR lattice filter.

#### Parameters

- **S** – [in] points to an instance of the Q15 IIR lattice structure
- **numStages** – [in] number of stages in the filter
- **pkCoeffs** – [in] points to reflection coefficient buffer. The array is of length numStages
- **pvCoeffs** – [in] points to ladder coefficient buffer. The array is of length numStages+1
- **pState** – [in] points to state buffer. The array is of length numStages+blockSize
- **blockSize** – [in] number of samples to process

```
RISCV_DSP_ATTRIBUTE void riscv_iir_lattice_init_q31 (riscv_iir_lattice_instance_q31 *S,
uint16_t numStages, q31_t *pkCoeffs, q31_t *pvCoeffs, q31_t *pState,
uint32_t blockSize)
```

Initialization function for the Q31 IIR lattice filter.

#### Parameters

- **S** – [in] points to an instance of the Q31 IIR lattice structure
- **numStages** – [in] number of stages in the filter
- **pkCoeffs** – [in] points to reflection coefficient buffer. The array is of length numStages
- **pvCoeffs** – [in] points to ladder coefficient buffer. The array is of length numStages+1
- **pState** – [in] points to state buffer. The array is of length numStages+blockSize
- **blockSize** – [in] number of samples to process

```
RISCV_DSP_ATTRIBUTE void riscv_iir_lattice_q15 (const riscv_iir_lattice_instance_q15 *S,
const q15_t *pSrc, q15_t *pDst, uint32_t blockSize)
```

Processing function for the Q15 IIR lattice filter.

#### Scaling and Overflow Behavior

The function is implemented using an internal 64-bit accumulator. Both coefficients and state variables are represented in 1.15 format and multiplications yield a 2.30 result. The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format. There is no risk of internal overflow with this approach and the full precision of intermediate multiplications is preserved. After all additions have been performed, the accumulator is truncated to 34.15 format by discarding low 15 bits. Lastly, the accumulator is saturated to yield a result in 1.15 format.

**Parameters**

- **S** – [in] points to an instance of the Q15 IIR lattice structure
- **pSrc** – [in] points to the block of input data
- **pDst** – [out] points to the block of output data
- **blockSize** – [in] number of samples to process

```
RISCV_DSP_ATTRIBUTE void riscv_iir_lattice_q31 (const riscv_iir_lattice_instance_q31 *S,  
const q31_t *pSrc, q31_t *pDst, uint32_t blockSize)
```

Processing function for the Q31 IIR lattice filter.

**Scaling and Overflow Behavior**

The function is implemented using an internal 64-bit accumulator. The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit. Thus, if the accumulator result overflows it wraps around rather than clip. In order to avoid overflows completely the input signal must be scaled down by  $2 \cdot \log_2(\text{numStages})$  bits. After all multiply-accumulates are performed, the 2.62 accumulator is saturated to 1.32 format and then truncated to 1.31 format.

**Parameters**

- **S** – [in] points to an instance of the Q31 IIR lattice structure
- **pSrc** – [in] points to the block of input data
- **pDst** – [out] points to the block of output data
- **blockSize** – [in] number of samples to process

**Levinson Durbin Algorithm**

```
RISCV_DSP_ATTRIBUTE void riscv_levinson_durbin_f16 (const float16_t *phi, float16_t *a,  
float16_t *err, int nbCoefs)
```

```
RISCV_DSP_ATTRIBUTE void riscv_levinson_durbin_f32 (const float32_t *phi, float32_t *a,  
float32_t *err, int nbCoefs)
```

```
RISCV_DSP_ATTRIBUTE void riscv_levinson_durbin_q31 (const q31_t *phi, q31_t *a,  
q31_t *err, int nbCoefs)
```

*group* Levinson Durbin Algorithm

## Functions

**RISCV\_DSP\_ATTRIBUTE void riscv\_levinson\_durbin\_f16** (const float16\_t \*phi, float16\_t \*a, float16\_t \*err, int nbCoefs)

Levinson Durbin.

### Parameters

- **phi** – [in] autocovariance vector starting with lag 0 (length is nbCoefs + 1)
- **a** – [out] autoregressive coefficients
- **err** – [out] prediction error (variance)
- **nbCoefs** – [in] number of autoregressive coefficients

**RISCV\_DSP\_ATTRIBUTE void riscv\_levinson\_durbin\_f32** (const float32\_t \*phi, float32\_t \*a, float32\_t \*err, int nbCoefs)

Levinson Durbin.

### Parameters

- **phi** – [in] autocovariance vector starting with lag 0 (length is nbCoefs + 1)
- **a** – [out] autoregressive coefficients
- **err** – [out] prediction error (variance)
- **nbCoefs** – [in] number of autoregressive coefficients

**RISCV\_DSP\_ATTRIBUTE void riscv\_levinson\_durbin\_q31** (const q31\_t \*phi, q31\_t \*a, q31\_t \*err, int nbCoefs)

Levinson Durbin.

### Parameters

- **phi** – [in] autocovariance vector starting with lag 0 (length is nbCoefs + 1)
- **a** – [out] autoregressive coefficients
- **err** – [out] prediction error (variance)
- **nbCoefs** – [in] number of autoregressive coefficients

## Least Mean Square (LMS) Filters

**RISCV\_DSP\_ATTRIBUTE void riscv\_lms\_f32** (const riscv\_lms\_instance\_f32 \*S, const float32\_t \*pSrc, float32\_t \*pRef, float32\_t \*pOut, float32\_t \*pErr, uint32\_t blockSize)

**RISCV\_DSP\_ATTRIBUTE void riscv\_lms\_init\_f32** (riscv\_lms\_instance\_f32 \*S, uint16\_t numTaps, float32\_t \*pCoeffs, float32\_t \*pState, float32\_t mu, uint32\_t blockSize)

**RISCV\_DSP\_ATTRIBUTE void riscv\_lms\_init\_q15** (riscv\_lms\_instance\_q15 \*S, uint16\_t numTaps, q15\_t \*pCoeffs, q15\_t \*pState, q15\_t mu, uint32\_t blockSize, uint32\_t postShift)

```
RISCV_DSP_ATTRIBUTE void riscv_lms_init_q31 (riscv_lms_instance_q31 *S, uint16_t numTaps,
q31_t *pCoeffs, q31_t *pState, q31_t mu, uint32_t blockSize, uint32_t postShift)
```


```
RISCV_DSP_ATTRIBUTE void riscv_lms_q15 (const riscv_lms_instance_q15 *S,
const q15_t *pSrc, q15_t *pRef, q15_t *pOut, q15_t *pErr, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_lms_q31 (const riscv_lms_instance_q31 *S,
const q31_t *pSrc, q31_t *pRef, q31_t *pOut, q31_t *pErr, uint32_t blockSize)
```

### group Least Mean Square (LMS) Filters

LMS filters are a class of adaptive filters that are able to “learn” an unknown transfer functions. LMS filters use a gradient descent method in which the filter coefficients are updated based on the instantaneous error signal. Adaptive filters are often used in communication systems, equalizers, and noise removal. The NMSIS DSP Library contains LMS filter functions that operate on Q15, Q31, and floating-point data types. The library also contains normalized LMS filters in which the filter coefficient adaptation is independent of the level of the input signal.

An LMS filter consists of two components as shown below. The first component is a standard transversal or FIR filter. The second component is a coefficient update mechanism. The LMS filter has two input signals. The “input” feeds the FIR filter while the “reference input” corresponds to the desired output of the FIR filter. That is, the FIR filter coefficients are updated so that the output of the FIR filter matches the reference input. The filter coefficient update mechanism is based on the difference between the FIR filter output and the reference input. This “error signal” tends towards zero as the filter adapts. The LMS processing functions accept the input and reference input signals and generate the filter output and error signal.



The functions operate on blocks of data and each call to the function processes `blockSize` samples through the filter. `pSrc` points to input signal, `pRef` points to reference signal, `pOut` points to output signal and `pErr` points to error signal. All arrays contain `blockSize` values.

The functions operate on a block-by-block basis. Internally, the filter coefficients `b[n]` are updated on a sample-by-sample basis. The convergence of the LMS filter is slower compared to the normalized LMS algorithm.

### Algorithm

The output signal  $y[n]$  is computed by a standard FIR filter:

The error signal equals the difference between the reference signal  $d[n]$  and the filter output:

After each sample of the error signal is computed, the filter coefficients  $b[k]$  are updated on a sample-by-sample basis: where  $\mu$  is the step size and controls the rate of coefficient convergence.

In the APIs, `pCoeffs` points to a coefficient array of size `numTaps`. Coefficients are stored in time reversed order.

`pState` points to a state array of size `numTaps + blockSize - 1`. Samples in the state buffer are stored in the order:

Note that the length of the state buffer exceeds the length of the coefficient array by `blockSize-1` samples. The increased state buffer length allows circular addressing, which is traditionally used in FIR filters, to be avoided and yields a significant speed improvement. The state variables are updated after each block of data is processed.

### Instance Structure

The coefficients and state variables for a filter are stored together in an instance data structure. A separate instance structure must be defined for each filter and coefficient and state arrays cannot be shared among instances. There are separate instance structure declarations for each of the 3 supported data types.

### Initialization Functions

There is also an associated initialization function for each data type. The initialization function performs the following operations:

- Sets the values of the internal structure fields.
- Zeros out the values in the state buffer. To do this manually without calling the init function, assign the follow subfields of the instance structure: `numTaps`, `pCoeffs`, `mu`, `postShift` (not for `f32`), `pState`. Also set all of the values in `pState` to zero.

Use of the initialization function is optional. However, if the initialization function is used, then the instance structure cannot be placed into a const data section. To place an instance structure into a const data section, the instance structure must be manually initialized. Set the values in the state buffer to zeros before static initialization. The code below statically initializes each of the 3 different data type filter instance structures where `numTaps` is the number of filter coefficients in the filter; `pState` is the address of the state buffer; `pCoeffs` is the address of the coefficient buffer; `mu` is the step size parameter; and `postShift` is the shift applied to coefficients.

### Fixed-Point Behavior

Care must be taken when using the Q15 and Q31 versions of the LMS filter. The following issues must be considered:

- Scaling of coefficients
- Overflow and saturation

### Scaling of Coefficients

Filter coefficients are represented as fractional values and coefficients are restricted to lie in the range  $[-1, +1]$ . The fixed-point functions have an additional scaling parameter `postShift`. At the output of the filter's accumulator is a shift register which shifts the result by `postShift` bits. This essentially scales the filter coefficients by  $2^{\text{postShift}}$  and allows the filter coefficients to exceed the range  $[-1, +1]$ . The value of `postShift` is set by the user based on the expected gain through the system being modeled.

### Overflow and Saturation

Overflow and saturation behavior of the fixed-point Q15 and Q31 versions are described separately as part of the function specific documentation below.

## Functions

**RISCV\_DSP\_ATTRIBUTE void riscv\_lms\_f32 (const riscv\_lms\_instance\_f32 \*S, const float32\_t \*pSrc, float32\_t \*pRef, float32\_t \*pOut, float32\_t \*pErr, uint32\_t blockSize)**

Processing function for floating-point LMS filter.

#### Parameters

- **S** – [in] points to an instance of the floating-point LMS filter structure
- **pSrc** – [in] points to the block of input data
- **pRef** – [in] points to the block of reference data
- **pOut** – [out] points to the block of output data
- **pErr** – [out] points to the block of error data
- **blockSize** – [in] number of samples to process

**RISCV\_DSP\_ATTRIBUTE void riscv\_lms\_init\_f32 (riscv\_lms\_instance\_f32 \*S, uint16\_t numTaps, float32\_t \*pCoeffs, float32\_t \*pState, float32\_t mu, uint32\_t blockSize)**

Initialization function for floating-point LMS filter.

#### Details

**pCoeffs** points to the array of filter coefficients stored in time reversed order: The initial filter coefficients serve as a starting point for the adaptive filter. **pState** points to an array of length **numTaps+blockSize-1** samples, where **blockSize** is the number of input samples processed by each call to **riscv\_lms\_f32()**.

#### Parameters

- **S** – [in] points to an instance of the floating-point LMS filter structure
- **numTaps** – [in] number of filter coefficients
- **pCoeffs** – [in] points to coefficient buffer
- **pState** – [in] points to state buffer
- **mu** – [in] step size that controls filter coefficient updates
- **blockSize** – [in] number of samples to process

**RISCV\_DSP\_ATTRIBUTE void riscv\_lms\_init\_q15 (riscv\_lms\_instance\_q15 \*S, uint16\_t numTaps, q15\_t \*pCoeffs, q15\_t \*pState, q15\_t mu, uint32\_t blockSize, uint32\_t postShift)**

Initialization function for the Q15 LMS filter.

**Details**

`pCoeffs` points to the array of filter coefficients stored in time reversed order: The initial filter coefficients serve as a starting point for the adaptive filter. `pState` points to the array of state variables and size of array is `numTaps+blockSize-1` samples, where `blockSize` is the number of input samples processed by each call to `riscv_lms_q15()`.

**Parameters**

- **S** – [in] points to an instance of the Q15 LMS filter structure.
- **numTaps** – [in] number of filter coefficients.
- **pCoeffs** – [in] points to coefficient buffer.
- **pState** – [in] points to state buffer.
- **mu** – [in] step size that controls filter coefficient updates.
- **blockSize** – [in] number of samples to process.
- **postShift** – [in] bit shift applied to coefficients.

```
RISCV_DSP_ATTRIBUTE void riscv_lms_init_q31 (riscv_lms_instance_q31 *S,
uint16_t numTaps, q31_t *pCoeffs, q31_t *pState, q31_t mu, uint32_t blockSize,
uint32_t postShift)
```

Initialization function for Q31 LMS filter.

**Details**

`pCoeffs` points to the array of filter coefficients stored in time reversed order: The initial filter coefficients serve as a starting point for the adaptive filter. `pState` points to an array of length `numTaps+blockSize-1` samples, where `blockSize` is the number of input samples processed by each call to `riscv_lms_q31()`.

**Parameters**

- **S** – [in] points to an instance of the Q31 LMS filter structure
- **numTaps** – [in] number of filter coefficients
- **pCoeffs** – [in] points to coefficient buffer
- **pState** – [in] points to state buffer
- **mu** – [in] step size that controls filter coefficient updates
- **blockSize** – [in] number of samples to process
- **postShift** – [in] bit shift applied to coefficients

```
RISCV_DSP_ATTRIBUTE void riscv_lms_q15 (const riscv_lms_instance_q15 *S,
const q15_t *pSrc, q15_t *pRef, q15_t *pOut, q15_t *pErr, uint32_t blockSize)
```

Processing function for Q15 LMS filter.

**Scaling and Overflow Behavior**

The function is implemented using an internal 64-bit accumulator. Both coefficients and state variables are represented in 1.15 format and multiplications yield a 2.30 result. The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format. There is no risk of internal overflow with this approach and the full precision of intermediate multiplications is preserved. After all additions

have been performed, the accumulator is truncated to 34.15 format by discarding low 15 bits. Lastly, the accumulator is saturated to yield a result in 1.15 format.

In this filter, filter coefficients are updated for each sample and the updation of filter coefficients are saturated.

#### Parameters

- **S** – [in] points to an instance of the Q15 LMS filter structure
- **pSrc** – [in] points to the block of input data
- **pRef** – [in] points to the block of reference data
- **pOut** – [out] points to the block of output data
- **pErr** – [out] points to the block of error data
- **blockSize** – [in] number of samples to process

```
RISCV_DSP_ATTRIBUTE void riscv_lms_q31 (const riscv_lms_instance_q31 *S,  
const q31_t *pSrc, q31_t *pRef, q31_t *pOut, q31_t *pErr, uint32_t blockSize)
```

Processing function for Q31 LMS filter.

#### Scaling and Overflow Behavior

The function is implemented using an internal 64-bit accumulator. The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit. Thus, if the accumulator result overflows it wraps around rather than clips. In order to avoid overflows completely the input signal must be scaled down by  $\log_2(\text{numTaps})$  bits. The reference signal should not be scaled down. After all multiply-accumulates are performed, the 2.62 accumulator is shifted and saturated to 1.31 format to yield the final result. The output signal and error signal are in 1.31 format.

In this filter, filter coefficients are updated for each sample and the updation of filter coefficients are saturated.

#### Parameters

- **S** – [in] points to an instance of the Q31 LMS filter structure.
- **pSrc** – [in] points to the block of input data.
- **pRef** – [in] points to the block of reference data.
- **pOut** – [out] points to the block of output data.
- **pErr** – [out] points to the block of error data.
- **blockSize** – [in] number of samples to process.



## Normalized LMS Filters

```
RISCV_DSP_ATTRIBUTE void riscv_lms_norm_f32 (riscv_lms_norm_instance_f32 *S,
const float32_t *pSrc, float32_t *pRef, float32_t *pOut, float32_t *pErr,
uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_lms_norm_init_f32 (riscv_lms_norm_instance_f32 *S,
uint16_t numTaps, float32_t *pCoeffs, float32_t *pState, float32_t mu,
uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_lms_norm_init_q15 (riscv_lms_norm_instance_q15 *S,
uint16_t numTaps, q15_t *pCoeffs, q15_t *pState, q15_t mu, uint32_t blockSize,
uint8_t postShift)
```

```
RISCV_DSP_ATTRIBUTE void riscv_lms_norm_init_q31 (riscv_lms_norm_instance_q31 *S,
uint16_t numTaps, q31_t *pCoeffs, q31_t *pState, q31_t mu, uint32_t blockSize,
uint8_t postShift)
```


```
RISCV_DSP_ATTRIBUTE void riscv_lms_norm_q15 (riscv_lms_norm_instance_q15 *S,
const q15_t *pSrc, q15_t *pRef, q15_t *pOut, q15_t *pErr, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_lms_norm_q31 (riscv_lms_norm_instance_q31 *S,
const q31_t *pSrc, q31_t *pRef, q31_t *pOut, q31_t *pErr, uint32_t blockSize)
```

### *group* Normalized LMS Filters

This set of functions implements a commonly used adaptive filter. It is related to the Least Mean Square (LMS) adaptive filter and includes an additional normalization factor which increases the adaptation rate of the filter. The NMSIS DSP Library contains normalized LMS filter functions that operate on Q15, Q31, and floating-point data types.

A normalized least mean square (NLMS) filter consists of two components as shown below. The first component is a standard transversal or FIR filter. The second component is a coefficient update mechanism. The NLMS filter has two input signals. The “input” feeds the FIR filter while the “reference input” corresponds to the desired output of the FIR filter. That is, the FIR filter coefficients are updated so that the output of the FIR filter matches the reference input. The filter coefficient update mechanism is based on the difference between the FIR filter output and the reference input. This “error signal” tends towards zero as the filter adapts. The NLMS processing functions accept the input and reference input signals and generate the filter output and error signal.



The functions operate on blocks of data and each call to the function processes `blockSize` samples through the filter. `pSrc` points to input signal, `pRef` points to reference signal, `pOut` points to output signal and `pErr` points to error signal. All arrays contain `blockSize` values.

The functions operate on a block-by-block basis. Internally, the filter coefficients  $b[n]$  are updated on a sample-by-sample basis. The convergence of the LMS filter is slower compared to the normalized LMS algorithm.

### Algorithm

The output signal  $y[n]$  is computed by a standard FIR filter:

The error signal equals the difference between the reference signal  $d[n]$  and the filter output:

After each sample of the error signal is computed the instantaneous energy of the filter state variables is calculated: The filter coefficients  $b[k]$  are then updated on a sample-by-sample basis: where  $\mu$  is the step size and controls the rate of coefficient convergence.

In the APIs, `pCoeffs` points to a coefficient array of size `numTaps`. Coefficients are stored in time reversed order.

`pState` points to a state array of size `numTaps + blockSize - 1`. Samples in the state buffer are stored in the order:

Note that the length of the state buffer exceeds the length of the coefficient array by `blockSize-1` samples. The increased state buffer length allows circular addressing, which is traditionally used in FIR filters, to be avoided and yields a significant speed improvement. The state variables are updated after each block of data is processed.

### Instance Structure

The coefficients and state variables for a filter are stored together in an instance data structure. A separate instance structure must be defined for each filter and coefficient and state arrays cannot be shared among instances. There are separate instance structure declarations for each of the 3 supported data types.

### Initialization Functions

There is also an associated initialization function for each data type. The initialization function performs the following operations:

- Sets the values of the internal structure fields.
- Zeros out the values in the state buffer. To do this manually without calling the init function, assign the follow subfields of the instance structure: numTaps, pCoeffs, mu, energy, x0, pState. Also set all of the values in pState to zero. For Q7, Q15, and Q31 the following fields must also be initialized; recipTable, postShift

Instance structure cannot be placed into a const data section and it is recommended to use the initialization function.

### Fixed-Point Behavior

Care must be taken when using the Q15 and Q31 versions of the normalised LMS filter. The following issues must be considered:

- Scaling of coefficients
- Overflow and saturation

### Scaling of Coefficients (fixed point versions)

Filter coefficients are represented as fractional values and coefficients are restricted to lie in the range  $[-1, +1]$ . The fixed-point functions have an additional scaling parameter `postShift`. At the output of the filter's accumulator is a shift register which shifts the result by `postShift` bits. This essentially scales the filter coefficients by  $2^{\text{postShift}}$  and allows the filter coefficients to exceed the range  $[-1, +1]$ . The value of `postShift` is set by the user based on the expected gain through the system being modeled.

### Overflow and Saturation (fixed point versions)

Overflow and saturation behavior of the fixed-point Q15 and Q31 versions are described separately as part of the function specific documentation below.

## Functions

```
RISCV_DSP_ATTRIBUTE void riscv_lms_norm_f32 (riscv_lms_norm_instance_f32 *S,
const float32_t *pSrc, float32_t *pRef, float32_t *pOut, float32_t *pErr,
uint32_t blockSize)
```

Processing function for floating-point normalized LMS filter.

#### Parameters

- **S** – [in] points to an instance of the floating-point normalized LMS filter structure
- **pSrc** – [in] points to the block of input data
- **pRef** – [in] points to the block of reference data
- **pOut** – [out] points to the block of output data
- **pErr** – [out] points to the block of error data
- **blockSize** – [in] number of samples to process

```
RISCV_DSP_ATTRIBUTE void riscv_lms_norm_init_f32 (riscv_lms_norm_instance_f32 *S,
uint16_t numTaps, float32_t *pCoeffs, float32_t *pState, float32_t mu,
uint32_t blockSize)
```

Initialization function for floating-point normalized LMS filter.

**Details**

`pCoeffs` points to the array of filter coefficients stored in time reversed order: The initial filter coefficients serve as a starting point for the adaptive filter. `pState` points to an array of length `numTaps+blockSize-1` samples, where `blockSize` is the number of input samples processed by each call to `riscv_lms_norm_f32()`.

**Parameters**

- **S** – [in] points to an instance of the floating-point LMS filter structure
- **numTaps** – [in] number of filter coefficients
- **pCoeffs** – [in] points to coefficient buffer
- **pState** – [in] points to state buffer
- **mu** – [in] step size that controls filter coefficient updates
- **blockSize** – [in] number of samples to process

```
RISCV_DSP_ATTRIBUTE void riscv_lms_norm_init_q15 (riscv_lms_norm_instance_q15 *S,  
uint16_t numTaps, q15_t *pCoeffs, q15_t *pState, q15_t mu, uint32_t blockSize,  
uint8_t postShift)
```

Initialization function for Q15 normalized LMS filter.

**Details**

`pCoeffs` points to the array of filter coefficients stored in time reversed order: The initial filter coefficients serve as a starting point for the adaptive filter. `pState` points to the array of state variables and size of array is `numTaps+blockSize-1` samples, where `blockSize` is the number of input samples processed by each call to `riscv_lms_norm_q15()`.

**Parameters**

- **S** – [in] points to an instance of the Q15 normalized LMS filter structure.
- **numTaps** – [in] number of filter coefficients.
- **pCoeffs** – [in] points to coefficient buffer.
- **pState** – [in] points to state buffer.
- **mu** – [in] step size that controls filter coefficient updates.
- **blockSize** – [in] number of samples to process.
- **postShift** – [in] bit shift applied to coefficients.

```
RISCV_DSP_ATTRIBUTE void riscv_lms_norm_init_q31 (riscv_lms_norm_instance_q31 *S,  
uint16_t numTaps, q31_t *pCoeffs, q31_t *pState, q31_t mu, uint32_t blockSize,  
uint8_t postShift)
```

Initialization function for Q31 normalized LMS filter.

**Details**

`pCoeffs` points to the array of filter coefficients stored in time reversed order: The initial filter coefficients serve as a starting point for the adaptive filter. `pState` points to an array of length

$\text{numTaps} + \text{blockSize} - 1$  samples, where `blockSize` is the number of input samples processed by each call to `riscv_lms_norm_q31()`.

#### Parameters

- **S** – [in] points to an instance of the Q31 normalized LMS filter structure.
- **numTaps** – [in] number of filter coefficients.
- **pCoeffs** – [in] points to coefficient buffer.
- **pState** – [in] points to state buffer.
- **mu** – [in] step size that controls filter coefficient updates.
- **blockSize** – [in] number of samples to process.
- **postShift** – [in] bit shift applied to coefficients.

```
RISCV_DSP_ATTRIBUTE void riscv_lms_norm_q15 (riscv_lms_norm_instance_q15 *S,
const q15_t *pSrc, q15_t *pRef, q15_t *pOut, q15_t *pErr, uint32_t blockSize)
```

Processing function for Q15 normalized LMS filter.

#### Scaling and Overflow Behavior

The function is implemented using a 64-bit internal accumulator. Both coefficients and state variables are represented in 1.15 format and multiplications yield a 2.30 result. The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format. There is no risk of internal overflow with this approach and the full precision of intermediate multiplications is preserved. After all additions have been performed, the accumulator is truncated to 34.15 format by discarding low 15 bits. Lastly, the accumulator is saturated to yield a result in 1.15 format.

In this filter, filter coefficients are updated for each sample and the updation of filter coefficients are saturated.

#### Parameters

- **S** – [in] points to an instance of the Q15 normalized LMS filter structure
- **pSrc** – [in] points to the block of input data
- **pRef** – [in] points to the block of reference data
- **pOut** – [out] points to the block of output data
- **pErr** – [out] points to the block of error data
- **blockSize** – [in] number of samples to process

```
RISCV_DSP_ATTRIBUTE void riscv_lms_norm_q31 (riscv_lms_norm_instance_q31 *S,
const q31_t *pSrc, q31_t *pRef, q31_t *pOut, q31_t *pErr, uint32_t blockSize)
```

Processing function for Q31 normalized LMS filter.

#### Scaling and Overflow Behavior

The function is implemented using an internal 64-bit accumulator. The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit. Thus, if the accumulator result overflows it wraps around rather than clip. In order to avoid overflows completely the input signal must be scaled down by  $\log_2(\text{numTaps})$  bits. The reference

signal should not be scaled down. After all multiply-accumulates are performed, the 2.62 accumulator is shifted and saturated to 1.31 format to yield the final result. The output signal and error signal are in 1.31 format.

In this filter, filter coefficients are updated for each sample and the updation of filter coefficients are saturated.

#### Parameters

- **S** – [in] points to an instance of the Q31 normalized LMS filter structure
- **pSrc** – [in] points to the block of input data
- **pRef** – [in] points to the block of reference data
- **pOut** – [out] points to the block of output data
- **pErr** – [out] points to the block of error data
- **blockSize** – [in] number of samples to process

### Finite Impulse Response (FIR) Interpolator

```
RISCV_DSP_ATTRIBUTE void riscv_fir_interpolate_f32 (const riscv_fir_interpolate_instance_f32 *S,  
const float32_t *pSrc, float32_t *pDst, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_fir_interpolate_init_f32 (riscv_fir_interpolate_instance_f32 *S,  
uint8_t L, uint16_t numTaps, const float32_t *pCoeffs, float32_t *pState,  
uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_fir_interpolate_init_q15 (riscv_fir_interpolate_instance_q15 *S,  
uint8_t L, uint16_t numTaps, const q15_t *pCoeffs, q15_t *pState, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_fir_interpolate_init_q31 (riscv_fir_interpolate_instance_q31 *S,  
uint8_t L, uint16_t numTaps, const q31_t *pCoeffs, q31_t *pState, uint32_t blockSize)
```


```
RISCV_DSP_ATTRIBUTE void riscv_fir_interpolate_q15 (const riscv_fir_interpolate_instance_q15 *S,  
const q15_t *pSrc, q15_t *pDst, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_fir_interpolate_q31 (const riscv_fir_interpolate_instance_q31 *S,  
const q31_t *pSrc, q31_t *pDst, uint32_t blockSize)
```

#### *group* Finite Impulse Response (FIR) Interpolator

These functions combine an upsampler (zero stuffer) and an FIR filter. They are used in multirate systems for increasing the sample rate of a signal without introducing high frequency images. Conceptually, the functions are equivalent to the block diagram below:

After upsampling by a factor of  $L$ , the signal should be filtered by a lowpass filter with a normalized cutoff frequency of  $1/L$  in order to eliminate high frequency copies of the spectrum. The user of the function is



responsible for providing the filter coefficients.

The FIR interpolator functions provided in the NMSIS DSP Library combine the upsampler and FIR filter in an efficient manner. The upsampler inserts  $L-1$  zeros between each sample. Instead of multiplying by these zero values, the FIR filter is designed to skip them. This leads to an efficient implementation without any wasted effort. The functions operate on blocks of input and output data. `pSrc` points to an array of `blockSize` input values and `pDst` points to an array of `blockSize*L` output values.

The library provides separate functions for Q15, Q31, and floating-point data types.

### Algorithm

The functions use a polyphase filter structure: This approach is more efficient than straightforward upsample-then-filter algorithms. With this method the computation is reduced by a factor of  $1/L$  when compared to using a standard FIR filter.

`pCoeffs` points to a coefficient array of size `numTaps`. `numTaps` must be a multiple of the interpolation factor  $L$  and this is checked by the initialization functions. Internally, the function divides the FIR filter's impulse response into shorter filters of length `phaseLength=numTaps/L`. Coefficients are stored in time reversed order.

`pState` points to a state array of size `blockSize + phaseLength - 1`. Samples in the state buffer are stored in the order:

The state variables are updated after each block of data is processed, the coefficients are untouched.

### Instance Structure

The coefficients and state variables for a filter are stored together in an instance data structure. A separate instance structure must be defined for each filter. Coefficient arrays may be shared among several instances while state variable array should be allocated separately. There are separate instance structure declarations for each of the 3 supported data types.

### Initialization Functions

There is also an associated initialization function for each data type. The initialization function performs the following operations:

- Sets the values of the internal structure fields.
- Zeros out the values in the state buffer.
- Checks to make sure that the length of the filter is a multiple of the interpolation factor. To do this manually without calling the init function, assign the follow subfields of the instance structure: `L` (interpolation factor), `pCoeffs`, `phaseLength (numTaps / L)`, `pState`. Also set all of the values in `pState` to zero.

Use of the initialization function is optional. However, if the initialization function is used, then the instance structure cannot be placed into a const data section. To place an instance structure into a const data section, the instance structure must be manually initialized. The code below statically initializes each of the 3 different data type filter instance structures

where  $L$  is the interpolation factor;  $\text{phaseLength}=\text{numTaps}/L$  is the length of each of the shorter FIR filters used internally, `pCoeffs` is the address of the coefficient buffer; `pState` is the address of the state buffer. Be sure to set the values in the state buffer to zeros when doing static initialization.

### Fixed-Point Behavior

Care must be taken when using the fixed-point versions of the FIR interpolate filter functions. In particular, the overflow and saturation behavior of the accumulator used in each function must be considered. Refer to the function specific documentation below for usage guidelines.

## Functions

**RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_interpolate\_f32 (const riscv\_fir\_interpolate\_instance\_f32 \*S, const float32\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)**

Processing function for floating-point FIR interpolator.

Processing function for the floating-point FIR interpolator.

### Parameters

- **S** – [in] points to an instance of the floating-point FIR interpolator structure
- **pSrc** – [in] points to the block of input data
- **pDst** – [out] points to the block of output data
- **blockSize** – [in] number of input samples to process

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_fir\_interpolate\_init\_f32 (riscv\_fir\_interpolate\_instance\_f32 \*S, uint8\_t L, uint16\_t numTaps, const float32\_t \*pCoeffs, float32\_t \*pState, uint32\_t blockSize)**

Initialization function for the floating-point FIR interpolator.

### Details

`pCoeffs` points to the array of filter coefficients stored in time reversed order:

The length of the filter `numTaps` must be a multiple of the interpolation factor  $L$ .

`pState` points to the array of state variables. `pState` is of length  $(\text{numTaps}/L)+\text{blockSize}-1$  words where `blockSize` is the number of input samples processed by each call to `riscv_fir_interpolate_f32()`.

### Parameters

- **S** – [inout] points to an instance of the floating-point FIR interpolator structure
- **L** – [in] upsample factor
- **numTaps** – [in] number of filter coefficients in the filter
- **pCoeffs** – [in] points to the filter coefficient buffer
- **pState** – [in] points to the state buffer
- **blockSize** – [in] number of input samples to process per call



**Returns**

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_ARGUMENT\_ERROR** : filter length numTaps is not a multiple of the interpolation factor L

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_fir\_interpolate\_init\_q15** (**riscv\_fir\_interpolate\_instance\_q15** **uint8\_t** L, **uint16\_t** numTaps, **const** **q15\_t** \*pCoeffs, **q15\_t** \*pState, **uint32\_t** blockSize)

Initialization function for the Q15 FIR interpolator.

**Details**

pCoeffs points to the array of filter coefficients stored in time reversed order: The length of the filter numTaps must be a multiple of the interpolation factor L.

pState points to the array of state variables. pState is of length (numTaps/L)+blockSize-1 words where blockSize is the number of input samples processed by each call to riscv\_fir\_interpolate\_q15().

**Parameters**

- **S** – [**inout**] points to an instance of the Q15 FIR interpolator structure
- **L** – [**in**] upsample factor
- **numTaps** – [**in**] number of filter coefficients in the filter
- **pCoeffs** – [**in**] points to the filter coefficient buffer
- **pState** – [**in**] points to the state buffer
- **blockSize** – [**in**] number of input samples to process per call

**Returns**

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_ARGUMENT\_ERROR** : filter length numTaps is not a multiple of the interpolation factor L

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_fir\_interpolate\_init\_q31** (**riscv\_fir\_interpolate\_instance\_q31** **uint8\_t** L, **uint16\_t** numTaps, **const** **q31\_t** \*pCoeffs, **q31\_t** \*pState, **uint32\_t** blockSize)

Initialization function for the Q31 FIR interpolator.

**Details**

pCoeffs points to the array of filter coefficients stored in time reversed order: The length of the filter numTaps must be a multiple of the interpolation factor L.

pState points to the array of state variables. pState is of length (numTaps/L)+blockSize-1 words where blockSize is the number of input samples processed by each call to riscv\_fir\_interpolate\_q31().

**Parameters**

- **S** – [inout] points to an instance of the Q31 FIR interpolator structure
- **L** – [in] upsample factor
- **numTaps** – [in] number of filter coefficients in the filter
- **pCoeffs** – [in] points to the filter coefficient buffer
- **pState** – [in] points to the state buffer
- **blockSize** – [in] number of input samples to process per call

**Returns**

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_ARGUMENT\_ERROR** : filter length numTaps is not a multiple of the interpolation factor L

**RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_interpolate\_q15 (const riscv\_fir\_interpolate\_instance\_q15 \*S, const q15\_t \*pSrc, q15\_t \*pDst, uint32\_t blockSize)**

Processing function for the Q15 FIR interpolator.

**Scaling and Overflow Behavior**

The function is implemented using a 64-bit internal accumulator. Both coefficients and state variables are represented in 1.15 format and multiplications yield a 2.30 result. The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format. There is no risk of internal overflow with this approach and the full precision of intermediate multiplications is preserved. After all additions have been performed, the accumulator is truncated to 34.15 format by discarding low 15 bits. Lastly, the accumulator is saturated to yield a result in 1.15 format.

**Parameters**

- **S** – [in] points to an instance of the Q15 FIR interpolator structure
- **pSrc** – [in] points to the block of input data
- **pDst** – [out] points to the block of output data
- **blockSize** – [in] number of input samples to process

**RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_interpolate\_q31 (const riscv\_fir\_interpolate\_instance\_q31 \*S, const q31\_t \*pSrc, q31\_t \*pDst, uint32\_t blockSize)**

Processing function for the Q31 FIR interpolator.

**Scaling and Overflow Behavior**

The function is implemented using an internal 64-bit accumulator. The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit. Thus, if the accumulator result overflows it wraps around rather than clip. In order to avoid overflows completely the input signal must be scaled down by  $1/(\text{numTaps}/L)$ . since numTaps/L additions occur per output sample. After all multiply-accumulates are performed, the 2.62 accumulator is truncated to 1.32 format and then saturated to 1.31 format.

**Parameters**

- **S** – [in] points to an instance of the Q31 FIR interpolator structure
- **pSrc** – [in] points to the block of input data
- **pDst** – [out] points to the block of output data
- **blockSize** – [in] number of input samples to process

group **Filtering Functions**

### 3.3.9 Interpolation Functions

#### Bilinear Interpolation

float16\_t **riscv\_bilinear\_interp\_f16**(const riscv\_bilinear\_interp\_instance\_f16 \*S, float16\_t X, float16\_t Y)

float32\_t (page 1131) **riscv\_bilinear\_interp\_f32**(const riscv\_bilinear\_interp\_instance\_f32 \*S, float32\_t (page 1131) X, float32\_t (page 1131) Y)

q15\_t (page 1131) **riscv\_bilinear\_interp\_q15**(riscv\_bilinear\_interp\_instance\_q15 \*S, q15\_t (page 1131) X, q15\_t (page 1131) Y)

q31\_t (page 1131) **riscv\_bilinear\_interp\_q31**(riscv\_bilinear\_interp\_instance\_q31 \*S, q31\_t (page 1131) X, q31\_t (page 1131) Y)

q7\_t (page 1131) **riscv\_bilinear\_interp\_q7**(riscv\_bilinear\_interp\_instance\_q7 \*S, q7\_t (page 1131) X, q7\_t (page 1131) Y)

#### group **Bilinear Interpolation**

Bilinear interpolation is an extension of linear interpolation applied to a two dimensional grid. The underlying function  $f(x, y)$  is sampled on a regular grid and the interpolation process determines values between the grid points. Bilinear interpolation is equivalent to two step linear interpolation, first in the x-dimension and then in the y-dimension. Bilinear interpolation is often used in image processing to rescale images. The NMSIS DSP library provides bilinear interpolation functions for Q7, Q15, Q31, and floating-point data types.

**Algorithm** end of LinearInterpolate group

The instance structure used by the bilinear interpolation functions describes a two dimensional data table. For floating-point, the instance structure is defined as:

where numRows specifies the number of rows in the table; numCols specifies the number of columns in the table; and pData points to an array of size numRows\*numCols values. The data table pTable is organized in row order and the supplied data values fall on integer indexes. That is, table element (x,y) is located at pTable[x + y\*numCols] where x and y are integers.

Let (x, y) specify the desired interpolation point. Then define:

The interpolated output point is computed as: Note that the coordinates (x, y) contain integer and fractional components. The integer components specify which portion of the table to use while the fractional components control the interpolation processor.

if (x,y) are outside of the table boundary, Bilinear interpolation returns zero output.

## Functions

`float16_t riscv_bilinear_interp_f16(const riscv_bilinear_interp_instance_f16 *S, float16_t X, float16_t Y)`

Floating-point bilinear interpolation.

### Parameters

- **S** – **[inout]** points to an instance of the interpolation structure.
- **X** – **[in]** interpolation coordinate.
- **Y** – **[in]** interpolation coordinate.

### Returns

out interpolated value.

[float32\\_t](#) (page 1131) `riscv_bilinear_interp_f32(const riscv_bilinear_interp_instance_f32 *S, float32\_t (page 1131) X, float32\_t (page 1131) Y)`

Floating-point bilinear interpolation.

### Parameters

- **S** – **[inout]** points to an instance of the interpolation structure.
- **X** – **[in]** interpolation coordinate.
- **Y** – **[in]** interpolation coordinate.

### Returns

out interpolated value.

[q15\\_t](#) (page 1131) `riscv_bilinear_interp_q15(riscv_bilinear_interp_instance_q15 *S, q31\_t (page 1131) X, q31\_t (page 1131) Y)`

Q15 bilinear interpolation.

### Parameters

- **S** – **[inout]** points to an instance of the interpolation structure.
- **X** – **[in]** interpolation coordinate in 12.20 format.
- **Y** – **[in]** interpolation coordinate in 12.20 format.

### Returns

out interpolated value.

[q31\\_t](#) (page 1131) `riscv_bilinear_interp_q31(riscv_bilinear_interp_instance_q31 *S, q31\_t (page 1131) X, q31\_t (page 1131) Y)`

Q31 bilinear interpolation.

### Parameters

- **S** – **[inout]** points to an instance of the interpolation structure.
- **X** – **[in]** interpolation coordinate in 12.20 format.
- **Y** – **[in]** interpolation coordinate in 12.20 format.

### Returns

out interpolated value.

*q7\_t* (page 1131) **riscv\_bilinear\_interp\_q7**(riscv\_bilinear\_interp\_instance\_q7 \*S, *q31\_t* (page 1131) X, *q31\_t* (page 1131) Y)

Q7 bilinear interpolation.

#### Parameters

- **S** – [inout] points to an instance of the interpolation structure.
- **X** – [in] interpolation coordinate in 12.20 format.
- **Y** – [in] interpolation coordinate in 12.20 format.

#### Returns

out interpolated value.

### Linear Interpolation

float16\_t **riscv\_linear\_interp\_f16**(const riscv\_linear\_interp\_instance\_f16 \*S, float16\_t x)

*float32\_t* (page 1131) **riscv\_linear\_interp\_f32**(const riscv\_linear\_interp\_instance\_f32 \*S, *float32\_t* (page 1131) x)


*q15\_t* (page 1131) **riscv\_linear\_interp\_q15**(const *q15\_t* (page 1131) \*pYData, *q31\_t* (page 1131) x, uint32\_t nValues)

*q31\_t* (page 1131) **riscv\_linear\_interp\_q31**(const *q31\_t* (page 1131) \*pYData, *q31\_t* (page 1131) x, uint32\_t nValues)

*q7\_t* (page 1131) **riscv\_linear\_interp\_q7**(const *q7\_t* (page 1131) \*pYData, *q31\_t* (page 1131) x, uint32\_t nValues)

#### group Linear Interpolation

Linear interpolation is a method of curve fitting using linear polynomials. Linear interpolation works by effectively drawing a straight line between two neighboring samples and returning the appropriate point along that line



A Linear Interpolate function calculates an output value( $y$ ), for the input( $x$ ) using linear interpolation of the input values  $x_0$ ,  $x_1$  (nearest input values) and the output values  $y_0$  and  $y_1$  (nearest output values)

**Algorithm:**

This set of functions implements Linear interpolation process for Q7, Q15, Q31, and floating-point data types. The functions operate on a single sample of data and each call to the function returns a single processed value.  $S$  points to an instance of the Linear Interpolate function data structure.  $x$  is the input sample value. The functions returns the output value.

if  $x$  is outside of the table boundary, Linear interpolation returns first value of the table if  $x$  is below input range and returns last value of table if  $x$  is above range.

**Functions**

`float16_t riscv_linear_interp_f16(const riscv_linear_interp_instance_f16 *S, float16_t x)`

Process function for the floating-point Linear Interpolation Function.

**Parameters**

- $S$  – [inout] is an instance of the floating-point Linear Interpolation structure
- $x$  – [in] input sample to process

**Returns**

$y$  processed output sample.

`float32_t (page 1131) riscv_linear_interp_f32(const riscv_linear_interp_instance_f32 *S, float32_t (page 1131) x)`

Process function for the floating-point Linear Interpolation Function.

**Parameters**

- **S** – **[inout]** is an instance of the floating-point Linear Interpolation structure
- **x** – **[in]** input sample to process

**Returns**

y processed output sample.

*q15\_t* (page 1131) **riscv\_linear\_interp\_q15**(const *q15\_t* (page 1131) \*pYData, *q31\_t* (page 1131) x, uint32\_t nValues)

Process function for the Q15 Linear Interpolation Function.

Input sample **x** is in 12.20 format which contains 12 bits for table index and 20 bits for fractional part. This function can support maximum of table size  $2^{12}$ .

**Parameters**

- **pYData** – **[in]** pointer to Q15 Linear Interpolation table
- **x** – **[in]** input sample to process
- **nValues** – **[in]** number of table values

**Returns**

y processed output sample.

*q31\_t* (page 1131) **riscv\_linear\_interp\_q31**(const *q31\_t* (page 1131) \*pYData, *q31\_t* (page 1131) x, uint32\_t nValues)

Process function for the Q31 Linear Interpolation Function.

Input sample **x** is in 12.20 format which contains 12 bits for table index and 20 bits for fractional part. This function can support maximum of table size  $2^{12}$ .

**Parameters**

- **pYData** – **[in]** pointer to Q31 Linear Interpolation table
- **x** – **[in]** input sample to process
- **nValues** – **[in]** number of table values

**Returns**

y processed output sample.

*q7\_t* (page 1131) **riscv\_linear\_interp\_q7**(const *q7\_t* (page 1131) \*pYData, *q31\_t* (page 1131) x, uint32\_t nValues)

Process function for the Q7 Linear Interpolation Function.

Input sample **x** is in 12.20 format which contains 12 bits for table index and 20 bits for fractional part. This function can support maximum of table size  $2^{12}$ .

**Parameters**

- **pYData** – [in] pointer to Q7 Linear Interpolation table
- **x** – [in] input sample to process
- **nValues** – [in] number of table values

**Returns**

y processed output sample.

### Cubic Spline Interpolation

```
RISCV_DSP_ATTRIBUTE void riscv_spline_f32 (riscv_spline_instance_f32 *S,  
const float32_t *xq, float32_t *pDst, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_spline_init_f32 (riscv_spline_instance_f32 *S,  
riscv_spline_type type, const float32_t *x, const float32_t *y, uint32_t n,  
float32_t *coeffs, float32_t *tempBuffer)
```

#### *group* Cubic Spline Interpolation

Spline interpolation is a method of interpolation where the interpolant is a piecewise-defined polynomial called “spline”.

Given a function  $f$  defined on the interval  $[a,b]$ , a set of  $n$  nodes  $x(i)$  where  $a=x(1)<x(2)<\dots<x(n)=b$  and a set of  $n$  values  $y(i) = f(x(i))$ , a cubic spline interpolant  $S(x)$  is defined as:

**Introduction**

where

Having defined  $h(i) = x(i+1) - x(i)$

**Algorithm**

It is possible to write the previous conditions in matrix form ( $Ax=B$ ). In order to solve the system two boundary conditions are needed.

- Natural spline:  $S_1''(x_1)=2*c(1)=0$  ;  $S_n''(x_n)=2*c(n)=0$  In matrix form:
- Parabolic runout spline:  $S_1''(x_1)=2*c(1)=S_2''(x_2)=2*c(2)$  ;  $S_{n-1}''(x_{n-1})=2*c(n-1)=S_n''(x_n)=2*c(n)$  In matrix form:

$A$  is a tridiagonal matrix (a band matrix of bandwidth 3) of size  $N=n+1$ . The factorization algorithms ( $A=LU$ ) can be simplified considerably because a large number of zeros appear in regular patterns. The Crout method has been used: 1) Solve  $LZ=B$

2) Solve  $UX=Z$

$c(i)$  for  $i=1, \dots, n-1$  are needed to compute the  $n-1$  polynomials.  $b(i)$  and  $d(i)$  are computed as:

- $b(i) = [y(i+1)-y(i)]/h(i)-h(i)*[c(i+1)+2*c(i)]/3$
- $d(i) = [c(i+1)-c(i)]/[3*h(i)]$  Moreover,  $a(i)=y(i)$ .



It is possible to compute the interpolated vector for  $x$  values outside the input range ( $x_q < x(1)$ ;  $x_q > x(n)$ ). The coefficients used to compute the  $y$  values for  $x_q < x(1)$  are going to be the ones used for the first interval, while for  $x_q > x(n)$  the coefficients used for the last interval.

#### Behaviour outside the given intervals

The initialization function takes as input two arrays that the user has to allocate: `coeffs` will contain the  $b$ ,  $c$ , and  $d$  coefficients for the  $(n-1)$  intervals ( $n$  is the number of known points), hence its size must be  $3*(n-1)$ ; `tempBuffer` is temporally used for internal computations and its size is  $n+n-1$ .

#### Initialization function

The  $x$  input array must be strictly sorted in ascending order and it must not contain twice the same value ( $x(i) < x(i+1)$ ).

### Functions

**RISCV\_DSP\_ATTRIBUTE void riscv\_spline\_f32 (riscv\_spline\_instance\_f32 \*S, const float32\_t \*xq, float32\_t \*pDst, uint32\_t blockSize)**

Processing function for the floating-point cubic spline interpolation.

#### Parameters

- **S** – [in] points to an instance of the floating-point spline structure.
- **xq** – [in] points to the  $x$  values of the interpolated data points.
- **pDst** – [out] points to the block of output data.
- **blockSize** – [in] number of samples of output data.

**RISCV\_DSP\_ATTRIBUTE void riscv\_spline\_init\_f32 (riscv\_spline\_instance\_f32 \*S, riscv\_spline\_type type, const float32\_t \*x, const float32\_t \*y, uint32\_t n, float32\_t \*coeffs, float32\_t \*tempBuffer)**

Initialization function for the floating-point cubic spline interpolation.

#### Parameters

- **S** – [inout] points to an instance of the floating-point spline structure.
- **type** – [in] type of cubic spline interpolation (boundary conditions)
- **x** – [in] points to the  $x$  values of the known data points.
- **y** – [in] points to the  $y$  values of the known data points.
- **n** – [in] number of known data points.
- **coeffs** – [in] coefficients array for  $b$ ,  $c$ , and  $d$
- **tempBuffer** – [in] buffer array for internal computations

*group* **Interpolation Functions**

These functions perform 1- and 2-dimensional interpolation of data. Linear interpolation is used for 1-dimensional data and bilinear interpolation is used for 2-dimensional data.

**3.3.10 Matrix Functions****Householder transform of a vector**

```
RISCV_DSP_ATTRIBUTE float16_t riscv_householder_f16 (const float16_t *pSrc,  
const float16_t threshold, uint32_t blockSize, float16_t *pOut)
```

```
RISCV_DSP_ATTRIBUTE float32_t riscv_householder_f32 (const float32_t *pSrc,  
const float32_t threshold, uint32_t blockSize, float32_t *pOut)
```

```
RISCV_DSP_ATTRIBUTE float64_t riscv_householder_f64 (const float64_t *pSrc,  
const float64_t threshold, uint32_t blockSize, float64_t *pOut)
```

*group* **Householder transform of a vector**

Computes the Householder transform of a vector  $x$ .

The Householder transform of  $x$  is a vector  $v$  with

$$v_0 = 1$$

and a scalar  $\beta$  such that:

$$P = I - \beta vv^T$$

is an orthogonal matrix and

$$Px = \|x\|_2 e_1$$

So  $P$  is an hyperplane reflection such that the image of  $x$  is proportional to  $e_1$ .

$e_1$  is the vector of coordinates:

$$\begin{pmatrix} 1 \\ 0 \\ \vdots \end{pmatrix}$$

If  $x$  is already proportional to  $e_1$  then the matrix  $P$  should be the identity.

Thus,  $\beta$  should be 0 and in this case the vector  $v$  can also be null.

But how do we detect that  $x$  is already proportional to  $e_1$ .

If  $x$

$$x = \begin{pmatrix} x_0 \\ x_r \end{pmatrix}$$

where  $x_r$  is a vector.

The algorithm is computing the norm squared of this vector:

$$||x_r||^2$$

and this value is compared to a `threshold`. If the value is smaller than the `threshold`, the algorithm is returning 0 for  $\beta$  and the householder vector.

This `threshold` is an argument of the function.

Default values are provided in the header `dsp/matrix_functions.h` like for instance `DEFAULT_HOUSEHOLDER_THRESHOLD_F32`

## Functions

**RISCV\_DSP\_ATTRIBUTE float16\_t riscv\_householder\_f16 (const float16\_t \*pSrc, const float16\_t threshold, uint32\_t blockSize, float16\_t \*pOut)**

Householder transform of a half floating point vector.

### Parameters

- **pSrc** – [in] points to the input vector.
- **threshold** – [in] norm2 threshold.
- **blockSize** – [in] dimension of the vector space.
- **pOut** – [out] points to the output vector.

### Returns

beta return the scaling factor beta

**RISCV\_DSP\_ATTRIBUTE float32\_t riscv\_householder\_f32 (const float32\_t \*pSrc, const float32\_t threshold, uint32\_t blockSize, float32\_t \*pOut)**

Householder transform of a floating point vector.

### Parameters

- **pSrc** – [in] points to the input vector.
- **threshold** – [in] norm2 threshold.
- **blockSize** – [in] dimension of the vector space.
- **pOut** – [out] points to the output vector.

### Returns

beta return the scaling factor beta

```
RISCV_DSP_ATTRIBUTE float64_t riscv_householder_f64 (const float64_t *pSrc,
const float64_t threshold, uint32_t blockSize, float64_t *pOut)
```

Householder transform of a double floating point vector.

#### Parameters

- **pSrc** – [in] points to the input vector.
- **threshold** – [in] norm2 threshold.
- **blockSize** – [in] dimension of the vector space.
- **pOut** – [out] points to the output vector.

#### Returns

beta return the scaling factor beta

### Matrix Addition

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mat_add_f16 (const riscv_matrix_instance_f16 *pSrcA,
const riscv_matrix_instance_f16 *pSrcB, riscv_matrix_instance_f16 *pDst)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mat_add_f32 (const riscv_matrix_instance_f32 *pSrcA,
const riscv_matrix_instance_f32 *pSrcB, riscv_matrix_instance_f32 *pDst)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mat_add_q15 (const riscv_matrix_instance_q15 *pSrcA,
const riscv_matrix_instance_q15 *pSrcB, riscv_matrix_instance_q15 *pDst)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mat_add_q31 (const riscv_matrix_instance_q31 *pSrcA,
const riscv_matrix_instance_q31 *pSrcB, riscv_matrix_instance_q31 *pDst)
```

#### group **Matrix Addition**

Adds two matrices.

$$\begin{pmatrix} a_{1,1} & a_{1,2} & a_{1,3} \\ a_{2,1} & a_{2,2} & a_{2,3} \\ a_{3,1} & a_{3,2} & a_{3,3} \end{pmatrix} + \begin{pmatrix} b_{1,1} & b_{1,2} & b_{1,3} \\ b_{2,1} & b_{2,2} & b_{2,3} \\ b_{3,1} & b_{3,2} & b_{3,3} \end{pmatrix} = \begin{pmatrix} a_{1,1} + b_{1,1} & a_{1,2} + b_{1,2} & a_{1,3} + b_{1,3} \\ a_{2,1} + b_{2,1} & a_{2,2} + b_{2,2} & a_{2,3} + b_{2,3} \\ a_{3,1} + b_{3,1} & a_{3,2} + b_{3,2} & a_{3,3} + b_{3,3} \end{pmatrix}$$

#### Addition of two 3 x 3 matrices

The functions check to make sure that pSrcA, pSrcB, and pDst have the same number of rows and columns.

### Functions

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mat_add_f16 (const riscv_matrix_instance_f16 *pSrcA,
const riscv_matrix_instance_f16 *pSrcB, riscv_matrix_instance_f16 *pDst)
```

Floating-point matrix addition.

#### Parameters

- **pSrcA** – [in] points to first input matrix structure
- **pSrcB** – [in] points to second input matrix structure

- **pDst** – [out] points to output matrix structure

**Returns**

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_SIZE\_MISMATCH** : Matrix size check failed

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_add\_f32 (const riscv\_matrix\_instance\_f32 \*pSrcA, const riscv\_matrix\_instance\_f32 \*pSrcB, riscv\_matrix\_instance\_f32 \*pDst)**

Floating-point matrix addition.

**Parameters**

- **pSrcA** – [in] points to first input matrix structure
- **pSrcB** – [in] points to second input matrix structure
- **pDst** – [out] points to output matrix structure

**Returns**

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_SIZE\_MISMATCH** : Matrix size check failed

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_add\_q15 (const riscv\_matrix\_instance\_q15 \*pSrcA, const riscv\_matrix\_instance\_q15 \*pSrcB, riscv\_matrix\_instance\_q15 \*pDst)**

Q15 matrix addition.

**Scaling and Overflow Behavior**

The function uses saturating arithmetic. Results outside of the allowable Q15 range [0x8000 0x7FFF] are saturated.

**Parameters**

- **pSrcA** – [in] points to first input matrix structure
- **pSrcB** – [in] points to second input matrix structure
- **pDst** – [out] points to output matrix structure

**Returns**

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_SIZE\_MISMATCH** : Matrix size check failed

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_add\_q31 (const riscv\_matrix\_instance\_q31 \*pSrcA, const riscv\_matrix\_instance\_q31 \*pSrcB, riscv\_matrix\_instance\_q31 \*pDst)**

Q31 matrix addition.

**Scaling and Overflow Behavior**

The function uses saturating arithmetic. Results outside of the allowable Q31 range [0x80000000 0x7FFFFFFF] are saturated.

**Parameters**

- **pSrcA** – [in] points to first input matrix structure
- **pSrcB** – [in] points to second input matrix structure
- **pDst** – [out] points to output matrix structure

**Returns**

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_SIZE\_MISMATCH** : Matrix size check failed

**Cholesky and LDLT decompositions**

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mat_cholesky_f16 (const riscv_matrix_instance_f16 *pSrc,  
riscv_matrix_instance_f16 *pDst)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mat_cholesky_f32 (const riscv_matrix_instance_f32 *pSrc,  
riscv_matrix_instance_f32 *pDst)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mat_cholesky_f64 (const riscv_matrix_instance_f64 *pSrc,  
riscv_matrix_instance_f64 *pDst)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mat_ldlt_f32 (const riscv_matrix_instance_f32 *pSrc,  
riscv_matrix_instance_f32 *pl, riscv_matrix_instance_f32 *pd, uint16_t *pp)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mat_ldlt_f64 (const riscv_matrix_instance_f64 *pSrc,  
riscv_matrix_instance_f64 *pl, riscv_matrix_instance_f64 *pd, uint16_t *pp)
```

*group* **Cholesky and LDLT decompositions**

Computes the Cholesky or  $LL^t$  decomposition of a matrix.

If the input matrix does not have a decomposition, then the algorithm terminates and returns error status **RISCV\_MATH\_DECOMPOSITION\_FAILURE**.

**Functions**

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mat_cholesky_f16 (const riscv_matrix_instance_f16 *pSrc,  
riscv_matrix_instance_f16 *pDst)
```

Floating-point Cholesky decomposition of positive-definite matrix.

Floating-point Cholesky decomposition of Symmetric Positive Definite Matrix.

If the matrix is ill conditioned or only semi-definite, then it is better using the  $LDL^t$  decomposition. The decomposition of A is returning a lower triangular matrix U such that  $A = L L^t$

The destination matrix should be set to 0 before calling the functions because the function may not overwrite all output elements.

#### Parameters

- **pSrc** – [in] points to the instance of the input floating-point matrix structure.
- **pDst** – [out] points to the instance of the output floating-point matrix structure.

#### Returns

The function returns `RISCV_MATH_SIZE_MISMATCH`, if the dimensions do not match.

#### Returns

execution status

- `RISCV_MATH_SUCCESS` : Operation successful
- `RISCV_MATH_SIZE_MISMATCH` : Matrix size check failed
- `RISCV_MATH_DECOMPOSITION_FAILURE` : Input matrix cannot be decomposed

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_cholesky\_f32 (const riscv\_matrix\_instance\_f32 \*pSrc, riscv\_matrix\_instance\_f32 \*pDst)**

Floating-point Cholesky decomposition of positive-definite matrix.

Floating-point Cholesky decomposition of Symmetric Positive Definite Matrix.

If the matrix is ill conditioned or only semi-definite, then it is better using the  $LDL^t$  decomposition. The decomposition of A is returning a lower triangular matrix L such that  $A = L L^t$

The destination matrix should be set to 0 before calling the functions because the function may not overwrite all output elements.

#### Parameters

- **pSrc** – [in] points to the instance of the input floating-point matrix structure.
- **pDst** – [out] points to the instance of the output floating-point matrix structure.

#### Returns

The function returns `RISCV_MATH_SIZE_MISMATCH`, if the dimensions do not match.

#### Returns

execution status

- `RISCV_MATH_SUCCESS` : Operation successful
- `RISCV_MATH_SIZE_MISMATCH` : Matrix size check failed
- `RISCV_MATH_DECOMPOSITION_FAILURE` : Input matrix cannot be decomposed

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_cholesky\_f64 (const riscv\_matrix\_instance\_f64 \*pSrc, riscv\_matrix\_instance\_f64 \*pDst)**

Floating-point Cholesky decomposition of positive-definite matrix.

Floating-point Cholesky decomposition of Symmetric Positive Definite Matrix.

If the matrix is ill conditioned or only semi-definite, then it is better using the  $LDL^t$  decomposition. The decomposition of A is returning a lower triangular matrix L such that  $A = L L^t$

The destination matrix should be set to 0 before calling the functions because the function may not overwrite all output elements.

**Parameters**

- **pSrc** – [in] points to the instance of the input floating-point matrix structure.
- **pDst** – [out] points to the instance of the output floating-point matrix structure.

**Returns**

The function returns `RISCV_MATH_SIZE_MISMATCH`, if the dimensions do not match.

**Returns**

execution status

- `RISCV_MATH_SUCCESS` : Operation successful
- `RISCV_MATH_SIZE_MISMATCH` : Matrix size check failed
- `RISCV_MATH_DECOMPOSITION_FAILURE` : Input matrix cannot be decomposed

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_ldlt\_f32 (const riscv\_matrix\_instance\_f32 \*pSrc, riscv\_matrix\_instance\_f32 \*pl, riscv\_matrix\_instance\_f32 \*pd, uint16\_t \*pp)**

Floating-point  $LDL^t$  decomposition of positive semi-definite matrix.

Floating-point LDL decomposition of Symmetric Positive Semi-Definite Matrix.

Computes the  $LDL^t$  decomposition of a matrix A such that  $P A P^t = L D L^t$ .

**Parameters**

- **pSrc** – [in] points to the instance of the input floating-point matrix structure.
- **pl** – [out] points to the instance of the output floating-point triangular matrix structure.
- **pd** – [out] points to the instance of the output floating-point diagonal matrix structure.
- **pp** – [out] points to the instance of the output floating-point permutation vector.

**Returns**

The function returns `RISCV_MATH_SIZE_MISMATCH`, if the dimensions do not match.

**Returns**

execution status

- `RISCV_MATH_SUCCESS` : Operation successful
- `RISCV_MATH_SIZE_MISMATCH` : Matrix size check failed
- `RISCV_MATH_DECOMPOSITION_FAILURE` : Input matrix cannot be decomposed

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_ldlt\_f64 (const riscv\_matrix\_instance\_f64 \*pSrc, riscv\_matrix\_instance\_f64 \*pl, riscv\_matrix\_instance\_f64 \*pd, uint16\_t \*pp)**

Floating-point  $LDL^t$  decomposition of positive semi-definite matrix.

Floating-point LDL decomposition of Symmetric Positive Semi-Definite Matrix.



Computes the  $LDL^t$  decomposition of a matrix  $A$  such that  $P A P^t = L D L^t$ .

#### Parameters

- **pSrc** – [in] points to the instance of the input floating-point matrix structure.
- **p1** – [out] points to the instance of the output floating-point triangular matrix structure.
- **pd** – [out] points to the instance of the output floating-point diagonal matrix structure.
- **pp** – [out] points to the instance of the output floating-point permutation vector.

#### Returns

The function returns `RISCV_MATH_SIZE_MISMATCH`, if the dimensions do not match.

#### Returns

execution status

- `RISCV_MATH_SUCCESS` : Operation successful
- `RISCV_MATH_SIZE_MISMATCH` : Matrix size check failed
- `RISCV_MATH_DECOMPOSITION_FAILURE` : Input matrix cannot be decomposed

### Complex Matrix Multiplication

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mat_cmplx_mult_f16 (const riscv_matrix_instance_f16 *pSrcA,
const riscv_matrix_instance_f16 *pSrcB, riscv_matrix_instance_f16 *pDst)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mat_cmplx_mult_f32 (const riscv_matrix_instance_f32 *pSrcA,
const riscv_matrix_instance_f32 *pSrcB, riscv_matrix_instance_f32 *pDst)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mat_cmplx_mult_q15 (const riscv_matrix_instance_q15 *pSrcA,
const riscv_matrix_instance_q15 *pSrcB, riscv_matrix_instance_q15 *pDst, q15_t *pScratch)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mat_cmplx_mult_q31 (const riscv_matrix_instance_q31 *pSrcA,
const riscv_matrix_instance_q31 *pSrcB, riscv_matrix_instance_q31 *pDst)
```

#### *group* Complex Matrix Multiplication

Complex Matrix multiplication is only defined if the number of columns of the first matrix equals the number of rows of the second matrix. Multiplying an  $M \times N$  matrix with an  $N \times P$  matrix results in an  $M \times P$  matrix.

When matrix size checking is enabled, the functions check:

- that the inner dimensions of `pSrcA` and `pSrcB` are equal;
- that the size of the output matrix equals the outer dimensions of `pSrcA` and `pSrcB`.

## Functions

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_cmplx\_mult\_f16 (const riscv\_matrix\_instance\_f16 \*pSrcA, const riscv\_matrix\_instance\_f16 \*pSrcB, riscv\_matrix\_instance\_f16 \*pDst)**

Floating-point Complex matrix multiplication.

Floating-point, complex, matrix multiplication.

### Parameters

- **pSrcA** – [in] points to first input complex matrix structure
- **pSrcB** – [in] points to second input complex matrix structure
- **pDst** – [out] points to output complex matrix structure

### Returns

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_SIZE\_MISMATCH** : Matrix size check failed

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_cmplx\_mult\_f32 (const riscv\_matrix\_instance\_f32 \*pSrcA, const riscv\_matrix\_instance\_f32 \*pSrcB, riscv\_matrix\_instance\_f32 \*pDst)**

Floating-point Complex matrix multiplication.

Floating-point, complex, matrix multiplication.

### Parameters

- **pSrcA** – [in] points to first input complex matrix structure
- **pSrcB** – [in] points to second input complex matrix structure
- **pDst** – [out] points to output complex matrix structure

### Returns

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_SIZE\_MISMATCH** : Matrix size check failed

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_cmplx\_mult\_q15 (const riscv\_matrix\_instance\_q15 \*pSrcA, const riscv\_matrix\_instance\_q15 \*pSrcB, riscv\_matrix\_instance\_q15 \*pDst, q15\_t \*pScratch)**

Q15 Complex matrix multiplication.

Q15, complex, matrix multiplication.

### Conditions for optimum performance

Input, output and state buffers should be aligned by 32-bit

### Scaling and Overflow Behavior

The function is implemented using an internal 64-bit accumulator. The inputs to the multiplications are in 1.15 format and multiplications yield a 2.30 result. The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format. This approach provides 33 guard bits and there is no risk of overflow. The 34.30 result is then truncated to 34.15 format by discarding the low 15 bits and then saturated to 1.15 format.

**Parameters**

- **pSrcA** – [in] points to first input complex matrix structure
- **pSrcB** – [in] points to second input complex matrix structure
- **pDst** – [out] points to output complex matrix structure
- **pScratch** – [in] points to an array for storing intermediate results

**Returns**

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_SIZE\_MISMATCH** : Matrix size check failed

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_cmplx\_mult\_q31** (const riscv\_matrix\_instance\_q31 \*pSrcA, const riscv\_matrix\_instance\_q31 \*pSrcB, riscv\_matrix\_instance\_q31 \*pDst)

Q31 Complex matrix multiplication.

Q31, complex, matrix multiplication.

**Scaling and Overflow Behavior**

The function is implemented using an internal 64-bit accumulator. The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit. There is no saturation on intermediate additions. Thus, if the accumulator overflows it wraps around and distorts the result. The input signals should be scaled down to avoid intermediate overflows. The input is thus scaled down by  $\log_2(\text{numColsA})$  bits to avoid overflows, as a total of numColsA additions are performed internally. The 2.62 accumulator is right shifted by 31 bits and saturated to 1.31 format to yield the final result.

**Parameters**

- **pSrcA** – [in] points to first input complex matrix structure
- **pSrcB** – [in] points to second input complex matrix structure
- **pDst** – [out] points to output complex matrix structure

**Returns**

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_SIZE\_MISMATCH** : Matrix size check failed

**Complex Matrix Transpose**

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_cmplx\_trans\_f16** (const riscv\_matrix\_instance\_f16 \*pSrc, riscv\_matrix\_instance\_f16 \*pDst)

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_cmplx\_trans\_f32** (const riscv\_matrix\_instance\_f32 \*pSrc, riscv\_matrix\_instance\_f32 \*pDst)

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mat_cmplx_trans_q15 (const riscv_matrix_instance_q15 *pSrc,  
riscv_matrix_instance_q15 *pDst)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mat_cmplx_trans_q31 (const riscv_matrix_instance_q31 *pSrc,  
riscv_matrix_instance_q31 *pDst)
```

### *group* **Complex Matrix Transpose**

Tranposes a complex matrix.

Transposing an  $M \times N$  matrix flips it around the center diagonal and results in an  $N \times M$  matrix.

$$\begin{pmatrix} a_{1,1} & a_{1,2} & a_{1,3} \\ a_{2,1} & a_{2,2} & a_{2,3} \\ a_{3,1} & a_{3,2} & a_{3,3} \end{pmatrix}^T = \begin{pmatrix} a_{1,1} & a_{2,1} & a_{3,1} \\ a_{1,2} & a_{2,2} & a_{3,2} \\ a_{1,3} & a_{2,3} & a_{3,3} \end{pmatrix}$$

### **Transpose of a 3 x 3 matrix**

## **Functions**

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mat_cmplx_trans_f16 (const riscv_matrix_instance_f16 *pSrc,  
riscv_matrix_instance_f16 *pDst)
```

Floating-point matrix transpose.

Floating-point complex matrix transpose.

### **Parameters**

- **pSrc** – [in] points to input matrix
- **pDst** – [out] points to output matrix

### **Returns**

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_SIZE\_MISMATCH** : Matrix size check failed

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mat_cmplx_trans_f32 (const riscv_matrix_instance_f32 *pSrc,  
riscv_matrix_instance_f32 *pDst)
```

Floating-point matrix transpose.

Floating-point complex matrix transpose.

### **Parameters**

- **pSrc** – [in] points to input matrix
- **pDst** – [out] points to output matrix

### **Returns**

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_SIZE\_MISMATCH** : Matrix size check failed

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_cmplx\_trans\_q15** (const riscv\_matrix\_instance\_q15 \*pSrc, riscv\_matrix\_instance\_q15 \*pDst)

Q15 complex matrix transpose.

#### Parameters

- **pSrc** – [in] points to input matrix
- **pDst** – [out] points to output matrix

#### Returns

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_SIZE\_MISMATCH** : Matrix size check failed

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_cmplx\_trans\_q31** (const riscv\_matrix\_instance\_q31 \*pSrc, riscv\_matrix\_instance\_q31 \*pDst)

Q31 complex matrix transpose.

#### Parameters

- **pSrc** – [in] points to input matrix
- **pDst** – [out] points to output matrix

#### Returns

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_SIZE\_MISMATCH** : Matrix size check failed

### Matrix Initialization

**RISCV\_DSP\_ATTRIBUTE void riscv\_mat\_init\_f16** (riscv\_matrix\_instance\_f16 \*S, uint16\_t nRows, uint16\_t nColumns, float16\_t \*pData)

**RISCV\_DSP\_ATTRIBUTE void riscv\_mat\_init\_f32** (riscv\_matrix\_instance\_f32 \*S, uint16\_t nRows, uint16\_t nColumns, float32\_t \*pData)

**RISCV\_DSP\_ATTRIBUTE void riscv\_mat\_init\_f64** (riscv\_matrix\_instance\_f64 \*S, uint16\_t nRows, uint16\_t nColumns, float64\_t \*pData)

**RISCV\_DSP\_ATTRIBUTE void riscv\_mat\_init\_q15** (riscv\_matrix\_instance\_q15 \*S, uint16\_t nRows, uint16\_t nColumns, q15\_t \*pData)

**RISCV\_DSP\_ATTRIBUTE void riscv\_mat\_init\_q31** (riscv\_matrix\_instance\_q31 \*S, uint16\_t nRows, uint16\_t nColumns, q31\_t \*pData)

**void riscv\_mat\_init\_q7** (riscv\_matrix\_instance\_q7 \*S, uint16\_t nRows, uint16\_t nColumns, q7\_t (page 1131) \*pData)

*group* **Matrix Initialization**

Initializes the underlying matrix data structure. The functions set the `numRows`, `numCols`, and `pData` fields of the matrix data structure.

**Functions**

**RISCV\_DSP\_ATTRIBUTE void riscv\_mat\_init\_f16 (riscv\_matrix\_instance\_f16 \*S, uint16\_t numRows, uint16\_t nColumns, float16\_t \*pData)**

Floating-point matrix initialization.

**Parameters**

- **S** – **[inout]** points to an instance of the floating-point matrix structure
- **numRows** – **[in]** number of rows in the matrix
- **nColumns** – **[in]** number of columns in the matrix
- **pData** – **[in]** points to the matrix data array

**RISCV\_DSP\_ATTRIBUTE void riscv\_mat\_init\_f32 (riscv\_matrix\_instance\_f32 \*S, uint16\_t numRows, uint16\_t nColumns, float32\_t \*pData)**

Floating-point matrix initialization.

**Parameters**

- **S** – **[inout]** points to an instance of the floating-point matrix structure
- **numRows** – **[in]** number of rows in the matrix
- **nColumns** – **[in]** number of columns in the matrix
- **pData** – **[in]** points to the matrix data array

**RISCV\_DSP\_ATTRIBUTE void riscv\_mat\_init\_f64 (riscv\_matrix\_instance\_f64 \*S, uint16\_t numRows, uint16\_t nColumns, float64\_t \*pData)**

Floating-point matrix initialization.

**Parameters**

- **S** – **[inout]** points to an instance of the floating-point matrix structure
- **numRows** – **[in]** number of rows in the matrix
- **nColumns** – **[in]** number of columns in the matrix
- **pData** – **[in]** points to the matrix data array

**RISCV\_DSP\_ATTRIBUTE void riscv\_mat\_init\_q15 (riscv\_matrix\_instance\_q15 \*S, uint16\_t numRows, uint16\_t nColumns, q15\_t \*pData)**

Q15 matrix initialization.

**Parameters**

- **S** – **[inout]** points to an instance of the floating-point matrix structure
- **numRows** – **[in]** number of rows in the matrix
- **nColumns** – **[in]** number of columns in the matrix

- **pData** – [in] points to the matrix data array

RISCV\_DSP\_ATTRIBUTE void riscv\_mat\_init\_q31 (riscv\_matrix\_instance\_q31 \*S, uint16\_t nRows, uint16\_t nColumns, q31\_t \*pData)

Q31 matrix initialization.

#### Parameters

- **S** – [inout] points to an instance of the Q31 matrix structure
- **nRows** – [in] number of rows in the matrix
- **nColumns** – [in] number of columns in the matrix
- **pData** – [in] points to the matrix data array

void **riscv\_mat\_init\_q7**(riscv\_matrix\_instance\_q7 \*S, uint16\_t nRows, uint16\_t nColumns, [q7\\_t](#) (page 1131) \*pData)

Q7 matrix initialization.

#### Parameters

- **S** – [inout] points to an instance of the floating-point matrix structure
- **nRows** – [in] number of rows in the matrix
- **nColumns** – [in] number of columns in the matrix
- **pData** – [in] points to the matrix data array

#### Returns

none

## Matrix Inverse

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_inverse\_f16 (const riscv\_matrix\_instance\_f16 \*pSrc, riscv\_matrix\_instance\_f16 \*pDst)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_inverse\_f32 (const riscv\_matrix\_instance\_f32 \*pSrc, riscv\_matrix\_instance\_f32 \*pDst)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_inverse\_f64 (const riscv\_matrix\_instance\_f64 \*pSrc, riscv\_matrix\_instance\_f64 \*pDst)

[riscv\\_status](#) (page 1130) **riscv\_mat\_solve\_lower\_triangular\_f16**(const riscv\_matrix\_instance\_f16 \*lt, const riscv\_matrix\_instance\_f16 \*a, riscv\_matrix\_instance\_f16 \*dst)

[riscv\\_status](#) (page 1130) **riscv\_mat\_solve\_lower\_triangular\_f32**(const riscv\_matrix\_instance\_f32 \*lt, const riscv\_matrix\_instance\_f32 \*a, riscv\_matrix\_instance\_f32 \*dst)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_solve\_lower\_triangular\_f64 (const riscv\_matrix\_instance\_f64 \*lt, const riscv\_matrix\_instance\_f64 \*a, riscv\_matrix\_instance\_f64 \*dst)

*riscv\_status* (page 1130) **riscv\_mat\_solve\_upper\_triangular\_f16**(const riscv\_matrix\_instance\_f16 \*ut, const riscv\_matrix\_instance\_f16 \*a, riscv\_matrix\_instance\_f16 \*dst)

*riscv\_status* (page 1130) **riscv\_mat\_solve\_upper\_triangular\_f32**(const riscv\_matrix\_instance\_f32 \*ut, const riscv\_matrix\_instance\_f32 \*a, riscv\_matrix\_instance\_f32 \*dst)

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_solve\_upper\_triangular\_f64** (const riscv\_matrix\_instance\_f64 \*ut, const riscv\_matrix\_instance\_f64 \*a, riscv\_matrix\_instance\_f64 \*dst)

### group **Matrix Inverse**

Computes the inverse of a matrix.

The inverse is defined only if the input matrix is square and non-singular (the determinant is non-zero). The function checks that the input and output matrices are square and of the same size.

Matrix inversion is numerically sensitive and the NMSIS DSP library only supports matrix inversion of floating-point matrices.

$$\left( \begin{array}{ccc|ccc} a_{1,1} & a_{1,2} & a_{1,3} & 1 & 0 & 0 \\ a_{2,1} & a_{2,2} & a_{2,3} & 0 & 1 & 0 \\ a_{3,1} & a_{3,2} & a_{3,3} & 0 & 0 & 1 \end{array} \right) \rightarrow \left( \begin{array}{ccc|ccc} 1 & 0 & 0 & x_{1,1} & x_{2,1} & x_{3,1} \\ 0 & 1 & 0 & x_{1,2} & x_{2,2} & x_{3,2} \\ 0 & 0 & 1 & x_{1,3} & x_{2,3} & x_{3,3} \end{array} \right)$$

### Algorithm

The Gauss-Jordan method is used to find the inverse. The algorithm performs a sequence of elementary row-operations until it reduces the input matrix to an identity matrix. Applying the same sequence of elementary row-operations to an identity matrix yields the inverse matrix. If the input matrix is singular, then the algorithm terminates and returns error status **RISCV\_MATH\_SINGULAR**.

### Matrix Inverse of a 3 x 3 matrix using Gauss-Jordan Method

### Functions

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_inverse\_f16** (const riscv\_matrix\_instance\_f16 \*pSrc, riscv\_matrix\_instance\_f16 \*pDst)

Floating-point matrix inverse.

#### Parameters

- **pSrc** – [in] points to input matrix structure. The source matrix is modified by the function.
- **pDst** – [out] points to output matrix structure

#### Returns

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_SIZE\_MISMATCH** : Matrix size check failed
- **RISCV\_MATH\_SINGULAR** : Input matrix is found to be singular (non-invertible)



**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_inverse\_f32** (const riscv\_matrix\_instance\_f32 \*pSrc, riscv\_matrix\_instance\_f32 \*pDst)

Floating-point matrix inverse.

#### Parameters

- **pSrc** – [in] points to input matrix structure. The source matrix is modified by the function.
- **pDst** – [out] points to output matrix structure

#### Returns

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_SIZE\_MISMATCH** : Matrix size check failed
- **RISCV\_MATH\_SINGULAR** : Input matrix is found to be singular (non-invertible)

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_inverse\_f64** (const riscv\_matrix\_instance\_f64 \*pSrc, riscv\_matrix\_instance\_f64 \*pDst)

Floating-point (64 bit) matrix inverse.

Floating-point matrix inverse.

#### Parameters

- **pSrc** – [in] points to input matrix structure. The source matrix is modified by the function.
- **pDst** – [out] points to output matrix structure

#### Returns

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_SIZE\_MISMATCH** : Matrix size check failed
- **RISCV\_MATH\_SINGULAR** : Input matrix is found to be singular (non-invertible)

*riscv\_status* (page 1130) **riscv\_mat\_solve\_lower\_triangular\_f16**(const riscv\_matrix\_instance\_f16 \*lt, const riscv\_matrix\_instance\_f16 \*a, riscv\_matrix\_instance\_f16 \*dst)

Solve  $LT \cdot X = A$  where  $LT$  is a lower triangular matrix.

#### Parameters

- **lt** – [in] The lower triangular matrix
- **a** – [in] The matrix  $a$
- **dst** – [out] The solution  $X$  of  $LT \cdot X = A$

#### Returns

The function returns **RISCV\_MATH\_SINGULAR**, if the system can't be solved.

*riscv\_status* (page 1130) **riscv\_mat\_solve\_lower\_triangular\_f32**(const riscv\_matrix\_instance\_f32 \*lt, const riscv\_matrix\_instance\_f32 \*a, riscv\_matrix\_instance\_f32 \*dst)

Solve  $LT \cdot X = A$  where  $LT$  is a lower triangular matrix.

#### Parameters

- **lt** – [in] The lower triangular matrix

- **a** – [in] The matrix a
- **dst** – [out] The solution X of  $LT \cdot X = A$

**Returns**

The function returns `RISCV_MATH_SINGULAR`, if the system can't be solved. Notice: The instruction `vfredusum` may introduce errors. So, if we use the V-extension implementation, we have to accept the errors that may happen in this function.

`RISCV_DSP_ATTRIBUTE riscv_status riscv_mat_solve_lower_triangular_f64 (const riscv_matrix_instance_`  
`const riscv_matrix_instance_f64 *a, riscv_matrix_instance_f64 *dst)`

Solve  $LT \cdot X = A$  where  $LT$  is a lower triangular matrix.

**Parameters**

- **lt** – [in] The lower triangular matrix
- **a** – [in] The matrix a
- **dst** – [out] The solution X of  $LT \cdot X = A$

**Returns**

The function returns `RISCV_MATH_SINGULAR`, if the system can't be solved. Notice: The instruction `vfredusum` may introduce errors. So, if we use the V-extension implementation, we have to accept the errors that may happen in this function.

*riscv\_status* (page 1130) `riscv_mat_solve_upper_triangular_f16 (const riscv_matrix_instance_f16 *ut,`  
`const riscv_matrix_instance_f16 *a,`  
`riscv_matrix_instance_f16 *dst)`

Solve  $UT \cdot X = A$  where  $UT$  is an upper triangular matrix.

**Parameters**

- **ut** – [in] The upper triangular matrix
- **a** – [in] The matrix a
- **dst** – [out] The solution X of  $UT \cdot X = A$

**Returns**

The function returns `RISCV_MATH_SINGULAR`, if the system can't be solved.

*riscv\_status* (page 1130) `riscv_mat_solve_upper_triangular_f32 (const riscv_matrix_instance_f32 *ut,`  
`const riscv_matrix_instance_f32 *a,`  
`riscv_matrix_instance_f32 *dst)`

Solve  $UT \cdot X = A$  where  $UT$  is an upper triangular matrix.

**Parameters**

- **ut** – [in] The upper triangular matrix
- **a** – [in] The matrix a
- **dst** – [out] The solution X of  $UT \cdot X = A$

**Returns**

The function returns `RISCV_MATH_SINGULAR`, if the system can't be solved. Notice: The instruction `vfredusum` may introduce errors. So, if we use the V-extension implementation, we have to accept the errors that may happen in this function.

`RISCV_DSP_ATTRIBUTE riscv_status riscv_mat_solve_upper_triangular_f64 (const riscv_matrix_instance_`  
`const riscv_matrix_instance_f64 *a, riscv_matrix_instance_f64 *dst)`

Solve  $UT \cdot X = A$  where  $UT$  is an upper triangular matrix.

#### Parameters

- **ut** – [in] The upper triangular matrix
- **a** – [in] The matrix  $a$
- **dst** – [out] The solution  $X$  of  $UT \cdot X = A$

#### Returns

The function returns `RISCV_MATH_SINGULAR`, if the system can't be solved. Notice: The instruction `vfredusum` may introduce errors. So, if we use the V-extension implementation, we have to accept the errors that may happen in this function.

### Matrix Multiplication

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mat_mult_f16 (const riscv_matrix_instance_f16 *pSrcA,
const riscv_matrix_instance_f16 *pSrcB, riscv_matrix_instance_f16 *pDst)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mat_mult_f32 (const riscv_matrix_instance_f32 *pSrcA,
const riscv_matrix_instance_f32 *pSrcB, riscv_matrix_instance_f32 *pDst)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mat_mult_f64 (const riscv_matrix_instance_f64 *pSrcA,
const riscv_matrix_instance_f64 *pSrcB, riscv_matrix_instance_f64 *pDst)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mat_mult_fast_q15 (const riscv_matrix_instance_q15 *pSrcA,
const riscv_matrix_instance_q15 *pSrcB, riscv_matrix_instance_q15 *pDst, q15_t *pState)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mat_mult_fast_q31 (const riscv_matrix_instance_q31 *pSrcA,
const riscv_matrix_instance_q31 *pSrcB, riscv_matrix_instance_q31 *pDst)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mat_mult_opt_q31 (const riscv_matrix_instance_q31 *pSrcA,
const riscv_matrix_instance_q31 *pSrcB, riscv_matrix_instance_q31 *pDst, q31_t *pState)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mat_mult_q15 (const riscv_matrix_instance_q15 *pSrcA,
const riscv_matrix_instance_q15 *pSrcB, riscv_matrix_instance_q15 *pDst, q15_t *pState)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mat_mult_q31 (const riscv_matrix_instance_q31 *pSrcA,
const riscv_matrix_instance_q31 *pSrcB, riscv_matrix_instance_q31 *pDst)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mat_mult_q7 (const riscv_matrix_instance_q7 *pSrcA,
const riscv_matrix_instance_q7 *pSrcB, riscv_matrix_instance_q7 *pDst, q7_t *pState)
```

#### group Matrix Multiplication

Multiplies two matrices.

$$\begin{pmatrix} a_{1,1} & a_{1,2} & a_{1,3} \\ a_{2,1} & a_{2,2} & a_{2,3} \\ a_{3,1} & a_{3,2} & a_{3,3} \end{pmatrix} \begin{pmatrix} b_{1,1} & b_{1,2} & b_{1,3} \\ b_{2,1} & b_{2,2} & b_{2,3} \\ b_{3,1} & b_{3,2} & b_{3,3} \end{pmatrix} = \begin{pmatrix} a_{1,1}b_{1,1} + a_{1,2}b_{2,1} + a_{1,3}b_{3,1} & a_{1,1}b_{1,2} + a_{1,2}b_{2,2} + a_{1,3}b_{3,2} & a_{1,1}b_{1,3} + a_{1,2}b_{2,3} + a_{1,3}b_{3,3} \\ a_{2,1}b_{1,1} + a_{2,2}b_{2,1} + a_{2,3}b_{3,1} & a_{2,1}b_{1,2} + a_{2,2}b_{2,2} + a_{2,3}b_{3,2} & a_{2,1}b_{1,3} + a_{2,2}b_{2,3} + a_{2,3}b_{3,3} \\ a_{3,1}b_{1,1} + a_{3,2}b_{2,1} + a_{3,3}b_{3,1} & a_{3,1}b_{1,2} + a_{3,2}b_{2,2} + a_{3,3}b_{3,2} & a_{3,1}b_{1,3} + a_{3,2}b_{2,3} + a_{3,3}b_{3,3} \end{pmatrix}$$

### Multiplication of two 3x3 matrices:

Matrix multiplication is only defined if the number of columns of the first matrix equals the number of rows of the second matrix. Multiplying an  $M \times N$  matrix with an  $N \times P$  matrix results in an  $M \times P$  matrix. When matrix size checking is enabled, the functions check: (1) that the inner dimensions of pSrcA and pSrcB are equal; and (2) that the size of the output matrix equals the outer dimensions of pSrcA and pSrcB.

Multiplies two matrices.

$$\begin{bmatrix} a_{11} & a_{12} & a_{13} \\ a_{21} & a_{22} & a_{23} \\ a_{31} & a_{32} & a_{33} \end{bmatrix} \times \begin{bmatrix} b_{11} & b_{12} & b_{13} \\ b_{21} & b_{22} & b_{23} \\ b_{31} & b_{32} & b_{33} \end{bmatrix} = \begin{bmatrix} a_{11} \times b_{11} + a_{12} \times b_{21} + a_{13} \times b_{31} & a_{11} \times b_{12} + a_{12} \times b_{22} + a_{13} \times b_{32} & a_{11} \times b_{13} + a_{12} \times b_{23} + a_{13} \times b_{33} \\ a_{21} \times b_{11} + a_{22} \times b_{21} + a_{23} \times b_{31} & a_{21} \times b_{12} + a_{22} \times b_{22} + a_{23} \times b_{32} & a_{21} \times b_{13} + a_{22} \times b_{23} + a_{23} \times b_{33} \\ a_{31} \times b_{11} + a_{32} \times b_{21} + a_{33} \times b_{31} & a_{31} \times b_{12} + a_{32} \times b_{22} + a_{33} \times b_{32} & a_{31} \times b_{13} + a_{32} \times b_{23} + a_{33} \times b_{33} \end{bmatrix}$$

Matrix multiplication is only defined if the number of columns of the first matrix equals the number of rows of the second matrix. Multiplying an  $M \times N$  matrix with an  $N \times P$  matrix results in an  $M \times P$  matrix. When matrix size checking is enabled, the functions check: (1) that the inner dimensions of pSrcA and pSrcB are equal; and (2) that the size of the output matrix equals the outer dimensions of pSrcA and pSrcB.

### Functions

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_mult\_f16** (const riscv\_matrix\_instance\_f16 \*pSrcA, const riscv\_matrix\_instance\_f16 \*pSrcB, riscv\_matrix\_instance\_f16 \*pDst)

Floating-point matrix multiplication.

#### Parameters

- **\*pSrcA** – [in] points to the first input matrix structure
- **\*pSrcB** – [in] points to the second input matrix structure
- **\*pDst** – [out] points to output matrix structure

#### Returns

The function returns either RISCVMATH\_SIZE\_MISMATCH or RISCVMATH\_SUCCESS based on the outcome of size checking.

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_mult\_f32** (const riscv\_matrix\_instance\_f32 \*pSrcA, const riscv\_matrix\_instance\_f32 \*pSrcB, riscv\_matrix\_instance\_f32 \*pDst)

Floating-point matrix multiplication.

#### Parameters

- **\*pSrcA** – [in] points to the first input matrix structure
- **\*pSrcB** – [in] points to the second input matrix structure
- **\*pDst** – [out] points to output matrix structure

#### Returns

The function returns either RISCVMATH\_SIZE\_MISMATCH or RISCVMATH\_SUCCESS based on the outcome of size checking.

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_mult\_f64** (const riscv\_matrix\_instance\_f64 \*pSrcA, const riscv\_matrix\_instance\_f64 \*pSrcB, riscv\_matrix\_instance\_f64 \*pDst)

Floating-point matrix multiplication.

**Parameters**

- **\*pSrcA** – [in] points to the first input matrix structure
- **\*pSrcB** – [in] points to the second input matrix structure
- **\*pDst** – [out] points to output matrix structure

**Returns**

The function returns either `RISCV_MATH_SIZE_MISMATCH` or `RISCV_MATH_SUCCESS` based on the outcome of size checking.

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_mult\_fast\_q15** (const riscv\_matrix\_instance\_q15 \*pSrcA, const riscv\_matrix\_instance\_q15 \*pSrcB, riscv\_matrix\_instance\_q15 \*pDst, q15\_t \*pState)

Q15 matrix multiplication (fast variant).

Q15 matrix multiplication (fast variant) for RISC-V Core with DSP enabled.

**Remark**

Refer to `riscv_mat_mult_q15()` for a slower implementation of this function which uses 64-bit accumulation to provide higher precision.

**Scaling and Overflow Behavior**

The difference between the function `riscv_mat_mult_q15()` and this fast variant is that the fast variant use a 32-bit rather than a 64-bit accumulator. The result of each 1.15 x 1.15 multiplication is truncated to 2.30 format. These intermediate results are accumulated in a 32-bit register in 2.30 format. Finally, the accumulator is saturated and converted to a 1.15 result.

The fast version has the same overflow behavior as the standard version but provides less precision since it discards the low 16 bits of each multiplication result. In order to avoid overflows completely the input signals must be scaled down. Scale down one of the input matrices by  $\log_2(\text{numColsA})$  bits to avoid overflows, as a total of `numColsA` additions are computed internally for each output element.

**Parameters**

- **pSrcA** – [in] points to the first input matrix structure
- **pSrcB** – [in] points to the second input matrix structure
- **pDst** – [out] points to output matrix structure
- **pState** – [in] points to the array for storing intermediate results

**Returns**

execution status

- `RISCV_MATH_SUCCESS` : Operation successful
- `RISCV_MATH_SIZE_MISMATCH` : Matrix size check failed

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_mult\_fast\_q31** (const riscv\_matrix\_instance\_q31 \*pSrcA, const riscv\_matrix\_instance\_q31 \*pSrcB, riscv\_matrix\_instance\_q31 \*pDst)

Q31 matrix multiplication (fast variant).

Q31 matrix multiplication (fast variant) for RISC-V Core with DSP enabled.

**Remark**

Refer to `riscv_mat_mult_q31()` for a slower implementation of this function which uses 64-bit accumulation to provide higher precision.

**Scaling and Overflow Behavior**

The difference between the function `riscv_mat_mult_q31()` and this fast variant is that the fast variant use a 32-bit rather than a 64-bit accumulator. The result of each 1.31 x 1.31 multiplication is truncated to 2.30 format. These intermediate results are accumulated in a 32-bit register in 2.30 format. Finally, the accumulator is saturated and converted to a 1.31 result.

The fast version has the same overflow behavior as the standard version but provides less precision since it discards the low 32 bits of each multiplication result. In order to avoid overflows completely the input signals must be scaled down. Scale down one of the input matrices by  $\log_2(\text{numColsA})$  bits to avoid overflows, as a total of `numColsA` additions are computed internally for each output element.

**Parameters**

- **pSrcA** – [in] points to the first input matrix structure
- **pSrcB** – [in] points to the second input matrix structure
- **pDst** – [out] points to output matrix structure

**Returns**

execution status

- `RISCV_MATH_SUCCESS` : Operation successful
- `RISCV_MATH_SIZE_MISMATCH` : Matrix size check failed

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mat_mult_opt_q31 (const riscv_matrix_instance_q31 *pSrcA,
const riscv_matrix_instance_q31 *pSrcB, riscv_matrix_instance_q31 *pDst,
q31_t *pState)
```

Q31 matrix multiplication.

**Remark**

Refer to `riscv_mat_mult_fast_q31()` for a faster but less precise implementation of this function.

**Remark**

This function is a faster implementation of `riscv_mat_mult_q31` for MVE but it is requiring additional storage for intermediate results.

**Scaling and Overflow Behavior**

The function is implemented using an internal 64-bit accumulator. The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit. There is no saturation on intermediate additions. Thus, if the accumulator overflows it wraps

around and distorts the result. The input signals should be scaled down to avoid intermediate overflows. The input is thus scaled down by  $\log_2(\text{numColsA})$  bits to avoid overflows, as a total of  $\text{numColsA}$  additions are performed internally. The 2.62 accumulator is right shifted by 31 bits and saturated to 1.31 format to yield the final result.

#### Parameters

- **pSrcA** – [in] points to the first input matrix structure
- **pSrcB** – [in] points to the second input matrix structure
- **pDst** – [out] points to output matrix structure
- **pState** – [in] points to the array for storing intermediate results

#### Returns

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_SIZE\_MISMATCH** : Matrix size check failed

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mat_mult_q15 (const riscv_matrix_instance_q15 *pSrcA,
const riscv_matrix_instance_q15 *pSrcB, riscv_matrix_instance_q15 *pDst,
q15_t *pState)
```

Q15 matrix multiplication.

#### Scaling and Overflow Behavior

The function is implemented using an internal 64-bit accumulator. The inputs to the multiplications are in 1.15 format and multiplications yield a 2.30 result. The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format. This approach provides 33 guard bits and there is no risk of overflow. The 34.30 result is then truncated to 34.15 format by discarding the low 15 bits and then saturated to 1.15 format.

Refer to `riscv_mat_mult_fast_q15()` for a faster but less precise version of this function.

#### pState

pState will contain the transpose of pSrcB

#### Parameters

- **pSrcA** – [in] points to the first input matrix structure
- **pSrcB** – [in] points to the second input matrix structure
- **pDst** – [out] points to output matrix structure
- **pState** – [in] points to the array for storing intermediate results

#### Returns

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_SIZE\_MISMATCH** : Matrix size check failed

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mat_mult_q31 (const riscv_matrix_instance_q31 *pSrcA,
const riscv_matrix_instance_q31 *pSrcB, riscv_matrix_instance_q31 *pDst)
```

Q31 matrix multiplication.

**Remark**

Refer to `riscv_mat_mult_fast_q31()` for a faster but less precise implementation of this function.

**Scaling and Overflow Behavior**

The function is implemented using an internal 64-bit accumulator. The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit. There is no saturation on intermediate additions. Thus, if the accumulator overflows it wraps around and distorts the result. The input signals should be scaled down to avoid intermediate overflows. The input is thus scaled down by  $\log_2(\text{numColsA})$  bits to avoid overflows, as a total of `numColsA` additions are performed internally. The 2.62 accumulator is right shifted by 31 bits and saturated to 1.31 format to yield the final result.

**Parameters**

- **pSrcA** – [in] points to the first input matrix structure
- **pSrcB** – [in] points to the second input matrix structure
- **pDst** – [out] points to output matrix structure

**Returns**

execution status

- `RISCV_MATH_SUCCESS` : Operation successful
- `RISCV_MATH_SIZE_MISMATCH` : Matrix size check failed

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mat_mult_q7 (const riscv_matrix_instance_q7 *pSrcA,  
const riscv_matrix_instance_q7 *pSrcB, riscv_matrix_instance_q7 *pDst, q7_t *pState)
```

Q7 matrix multiplication.

**Scaling and Overflow Behavior:**

The function is implemented using a 32-bit internal accumulator saturated to 1.7 format.

**Parameters**

- **\*pSrcA** – [in] points to the first input matrix structure
- **\*pSrcB** – [in] points to the second input matrix structure
- **\*pDst** – [out] points to output matrix structure
- **\*pState** – [in] points to the array for storing intermediate results (Unused in some versions)

**Returns**

The function returns either `RISCV_MATH_SIZE_MISMATCH` or `RISCV_MATH_SUCCESS` based on the outcome of size checking.



### QR decomposition of a Matrix

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mat_qr_f16 (const riscv_matrix_instance_f16 *pSrc,
const float16_t threshold, riscv_matrix_instance_f16 *pOutR,
riscv_matrix_instance_f16 *pOutQ, float16_t *pOutTau, float16_t *pTmpA, float16_t *pTmpB)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mat_qr_f32 (const riscv_matrix_instance_f32 *pSrc,
const float32_t threshold, riscv_matrix_instance_f32 *pOutR,
riscv_matrix_instance_f32 *pOutQ, float32_t *pOutTau, float32_t *pTmpA, float32_t *pTmpB)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mat_qr_f64 (const riscv_matrix_instance_f64 *pSrc,
const float64_t threshold, riscv_matrix_instance_f64 *pOutR,
riscv_matrix_instance_f64 *pOutQ, float64_t *pOutTau, float64_t *pTmpA, float64_t *pTmpB)
```

#### *group* QR decomposition of a Matrix

Computes the QR decomposition of a matrix  $M$  using Householder algorithm.

$$M = QR$$

where  $Q$  is an orthogonal matrix and  $R$  is upper triangular. No pivoting strategy is used.

The returned value for  $R$  is using a format a bit similar to LAPACK : it is not just containing the matrix  $R$  but also the Householder reflectors.

The function is also returning a vector  $\tau$  that is containing the scaling factor for the reflectors.

Returned value  $R$  has the structure:

$$\begin{pmatrix} r_{11} & r_{12} & \dots & r_{1n} \\ v_{12} & r_{22} & \dots & r_{2n} \\ v_{13} & v_{22} & \dots & r_{3n} \\ \vdots & \vdots & \ddots & \vdots \\ v_{1m} & v_{2(m-1)} & \dots & r_{mn} \end{pmatrix}$$

where

$$v_1 = \begin{pmatrix} 1 \\ v_{12} \\ \vdots \\ v_{1m} \end{pmatrix}$$

is the first householder reflector.

The Householder Matrix is given by  $H_1$

$$H_1 = I - \tau_1 v_1 v_1^T$$

The Matrix Q is the product of the Householder matrices:

$$Q = H_1 H_2 \dots H_n$$

The computation of the matrix Q by this function is optional.

And the matrix R, would be the returned value R without the householder reflectors:

$$\begin{pmatrix} r_{11} & r_{12} & \dots & r_{1n} \\ 0 & r_{22} & \dots & r_{2n} \\ 0 & 0 & \dots & r_{3n} \\ \vdots & \vdots & \ddots & \vdots \\ 0 & 0 & \dots & r_{mn} \end{pmatrix}$$

## Functions

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_qr\_f16** (const riscv\_matrix\_instance\_f16 \*pSrc, const float16\_t threshold, riscv\_matrix\_instance\_f16 \*pOutR, riscv\_matrix\_instance\_f16 \*pOutQ, float16\_t \*pOutTau, float16\_t \*pTmpA, float16\_t \*pTmpB)

QR decomposition of a m x n half floating point matrix with m >= n.

QR decomposition of a m x n floating point matrix with m >= n.

### **pOutQ is optional:**

pOutQ can be a NULL pointer. In this case, the argument will be ignored and the output Q matrix won't be computed.

### **f16 implementation**

The f16 implementation is not very accurate.

### **Norm2 threshold**

For the meaning of this argument please refer to the [Householder transform of a vector](#) (page 916) documentation

### **Parameters**

- **pSrc** – [in] points to input matrix structure. The source matrix is modified by the function.
- **threshold** – [in] norm2 threshold.
- **pOutR** – [out] points to output R matrix structure of dimension m x n
- **pOutQ** – [out] points to output Q matrix structure of dimension m x m (can be NULL)
- **pOutTau** – [out] points to Householder scaling factors of dimension n
- **pTmpA** – [inout] points to a temporary vector of dimension m.
- **pTmpB** – [inout] points to a temporary vector of dimension m.

### **Returns**

execution status

- RISC\_V\_MATH\_SUCCESS : Operation successful
- RISC\_V\_MATH\_SIZE\_MISMATCH : Matrix size check failed

```
RISC_V_DSP_ATTRIBUTE riscv_status riscv_mat_qr_f32 (const riscv_matrix_instance_f32 *pSrc,
const float32_t threshold, riscv_matrix_instance_f32 *pOutR,
riscv_matrix_instance_f32 *pOutQ, float32_t *pOutTau, float32_t *pTmpA,
float32_t *pTmpB)
```

QR decomposition of a  $m \times n$  floating point matrix with  $m \geq n$ .

**pOutQ is optional:**

pOutQ can be a NULL pointer. In this case, the argument will be ignored and the output Q matrix won't be computed.

**Norm2 threshold**

For the meaning of this argument please refer to the *Householder transform of a vector* (page 916) documentation

**Parameters**

- **pSrc** – [in] points to input matrix structure. The source matrix is modified by the function.
- **threshold** – [in] norm2 threshold.
- **pOutR** – [out] points to output R matrix structure of dimension  $m \times n$
- **pOutQ** – [out] points to output Q matrix structure of dimension  $m \times m$  (can be NULL)
- **pOutTau** – [out] points to Householder scaling factors of dimension  $n$
- **pTmpA** – [inout] points to a temporary vector of dimension  $m$ .
- **pTmpB** – [inout] points to a temporary vector of dimension  $m$ .

**Returns**

execution status

- RISC\_V\_MATH\_SUCCESS : Operation successful
- RISC\_V\_MATH\_SIZE\_MISMATCH : Matrix size check failed

```
RISC_V_DSP_ATTRIBUTE riscv_status riscv_mat_qr_f64 (const riscv_matrix_instance_f64 *pSrc,
const float64_t threshold, riscv_matrix_instance_f64 *pOutR,
riscv_matrix_instance_f64 *pOutQ, float64_t *pOutTau, float64_t *pTmpA,
float64_t *pTmpB)
```

QR decomposition of a  $m \times n$  double floating point matrix with  $m \geq n$ .

QR decomposition of a  $m \times n$  floating point matrix with  $m \geq n$ .

**pOutQ is optional:**

pOutQ can be a NULL pointer. In this case, the argument will be ignored and the output Q matrix won't be computed.

**Norm2 threshold**

For the meaning of this argument please refer to the *Householder transform of a vector* (page 916) documentation

**Parameters**

- **pSrc** – [in] points to input matrix structure. The source matrix is modified by the function.
- **threshold** – [in] norm2 threshold.
- **pOutR** – [out] points to output R matrix structure of dimension m x n
- **pOutQ** – [out] points to output Q matrix structure of dimension m x m (can be NULL)
- **pOutTau** – [out] points to Householder scaling factors of dimension n
- **pTmpA** – [inout] points to a temporary vector of dimension m.
- **pTmpB** – [inout] points to a temporary vector of dimension m.

#### Returns

execution status

- RISC\_V\_MATH\_SUCCESS : Operation successful
- RISC\_V\_MATH\_SIZE\_MISMATCH : Matrix size check failed

### Matrix Scale

```
RISC_V_DSP_ATTRIBUTE riscv_status riscv_mat_scale_f16 (const riscv_matrix_instance_f16 *pSrc,
float16_t scale, riscv_matrix_instance_f16 *pDst)
```

```
RISC_V_DSP_ATTRIBUTE riscv_status riscv_mat_scale_f32 (const riscv_matrix_instance_f32 *pSrc,
float32_t scale, riscv_matrix_instance_f32 *pDst)
```

```
RISC_V_DSP_ATTRIBUTE riscv_status riscv_mat_scale_q15 (const riscv_matrix_instance_q15 *pSrc,
q15_t scaleFract, int32_t shift, riscv_matrix_instance_q15 *pDst)
```

```
RISC_V_DSP_ATTRIBUTE riscv_status riscv_mat_scale_q31 (const riscv_matrix_instance_q31 *pSrc,
q31_t scaleFract, int32_t shift, riscv_matrix_instance_q31 *pDst)
```

#### group Matrix Scale

Multiplies a matrix by a scalar. This is accomplished by multiplying each element in the matrix by the scalar. For example:

$$\begin{pmatrix} a_{1,1} & a_{1,2} & a_{1,3} \\ a_{2,1} & a_{2,2} & a_{2,3} \\ a_{3,1} & a_{3,2} & a_{3,3} \end{pmatrix} K = \begin{pmatrix} K a_{1,1} & K a_{1,2} & K a_{1,3} \\ K a_{2,1} & K a_{2,2} & K a_{2,3} \\ K a_{3,1} & K a_{3,2} & K a_{3,3} \end{pmatrix}$$

#### Matrix Scaling of a 3 x 3 matrix

The function checks to make sure that the input and output matrices are of the same size.

In the fixed-point Q15 and Q31 functions, **scale** is represented by a fractional multiplication **scaleFract** and an arithmetic shift **shift**. The shift allows the gain of the scaling operation to exceed 1.0. The overall scale factor applied to the fixed-point data is

## Functions

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_scale\_f16** (const riscv\_matrix\_instance\_f16 \*pSrc, float16\_t scale, riscv\_matrix\_instance\_f16 \*pDst)

Floating-point matrix scaling.

### Parameters

- **pSrc** – [in] points to input matrix
- **scale** – [in] scale factor to be applied
- **pDst** – [out] points to output matrix structure

### Returns

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_SIZE\_MISMATCH** : Matrix size check failed

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_scale\_f32** (const riscv\_matrix\_instance\_f32 \*pSrc, float32\_t scale, riscv\_matrix\_instance\_f32 \*pDst)

Floating-point matrix scaling.

### Parameters

- **pSrc** – [in] points to input matrix
- **scale** – [in] scale factor to be applied
- **pDst** – [out] points to output matrix structure

### Returns

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_SIZE\_MISMATCH** : Matrix size check failed

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_scale\_q15** (const riscv\_matrix\_instance\_q15 \*pSrc, q15\_t scaleFract, int32\_t shift, riscv\_matrix\_instance\_q15 \*pDst)

Q15 matrix scaling.

## Scaling and Overflow Behavior

The input data \*pSrc and scaleFract are in 1.15 format. These are multiplied to yield a 2.30 intermediate result and this is shifted with saturation to 1.15 format.

### Parameters

- **pSrc** – [in] points to input matrix
- **scaleFract** – [in] fractional portion of the scale factor
- **shift** – [in] number of bits to shift the result by
- **pDst** – [out] points to output matrix structure

### Returns

execution status

- `RISCV_MATH_SUCCESS` : Operation successful
- `RISCV_MATH_SIZE_MISMATCH` : Matrix size check failed

`RISCV_DSP_ATTRIBUTE riscv_status riscv_mat_scale_q31 (const riscv_matrix_instance_q31 *pSrc, q31_t scaleFract, int32_t shift, riscv_matrix_instance_q31 *pDst)`

Q31 matrix scaling.

### Scaling and Overflow Behavior

The input data `*pSrc` and `scaleFract` are in 1.31 format. These are multiplied to yield a 2.62 intermediate result which is shifted with saturation to 1.31 format.

### Parameters

- `pSrc` – [in] points to input matrix
- `scaleFract` – [in] fractional portion of the scale factor
- `shift` – [in] number of bits to shift the result by
- `pDst` – [out] points to output matrix structure

### Returns

execution status

- `RISCV_MATH_SUCCESS` : Operation successful
- `RISCV_MATH_SIZE_MISMATCH` : Matrix size check failed

## Matrix Subtraction

`RISCV_DSP_ATTRIBUTE riscv_status riscv_mat_sub_f16 (const riscv_matrix_instance_f16 *pSrcA, const riscv_matrix_instance_f16 *pSrcB, riscv_matrix_instance_f16 *pDst)`

`RISCV_DSP_ATTRIBUTE riscv_status riscv_mat_sub_f32 (const riscv_matrix_instance_f32 *pSrcA, const riscv_matrix_instance_f32 *pSrcB, riscv_matrix_instance_f32 *pDst)`

`RISCV_DSP_ATTRIBUTE riscv_status riscv_mat_sub_f64 (const riscv_matrix_instance_f64 *pSrcA, const riscv_matrix_instance_f64 *pSrcB, riscv_matrix_instance_f64 *pDst)`

`RISCV_DSP_ATTRIBUTE riscv_status riscv_mat_sub_q15 (const riscv_matrix_instance_q15 *pSrcA, const riscv_matrix_instance_q15 *pSrcB, riscv_matrix_instance_q15 *pDst)`

`RISCV_DSP_ATTRIBUTE riscv_status riscv_mat_sub_q31 (const riscv_matrix_instance_q31 *pSrcA, const riscv_matrix_instance_q31 *pSrcB, riscv_matrix_instance_q31 *pDst)`

### group Matrix Subtraction

Subtract two matrices.

$$\begin{pmatrix} a_{1,1} & a_{1,2} & a_{1,3} \\ a_{2,1} & a_{2,2} & a_{2,3} \\ a_{3,1} & a_{3,2} & a_{3,3} \end{pmatrix} - \begin{pmatrix} b_{1,1} & b_{1,2} & b_{1,3} \\ b_{2,1} & b_{2,2} & b_{2,3} \\ b_{3,1} & b_{3,2} & b_{3,3} \end{pmatrix} = \begin{pmatrix} a_{1,1} - b_{1,1} & a_{1,2} - b_{1,2} & a_{1,3} - b_{1,3} \\ a_{2,1} - b_{2,1} & a_{2,2} - b_{2,2} & a_{2,3} - b_{2,3} \\ a_{3,1} - b_{3,1} & a_{3,2} - b_{3,2} & a_{3,3} - b_{3,3} \end{pmatrix}$$

The functions check to make sure that `pSrcA`, `pSrcB`, and `pDst` have the same number of rows and columns.

## Subtraction of two 3 x 3 matrices

### Functions

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_sub\_f16** (const riscv\_matrix\_instance\_f16 \*pSrcA, const riscv\_matrix\_instance\_f16 \*pSrcB, riscv\_matrix\_instance\_f16 \*pDst)

Floating-point matrix subtraction.

#### Parameters

- **pSrcA** – [in] points to the first input matrix structure
- **pSrcB** – [in] points to the second input matrix structure
- **pDst** – [out] points to output matrix structure

#### Returns

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_SIZE\_MISMATCH** : Matrix size check failed

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_sub\_f32** (const riscv\_matrix\_instance\_f32 \*pSrcA, const riscv\_matrix\_instance\_f32 \*pSrcB, riscv\_matrix\_instance\_f32 \*pDst)

Floating-point matrix subtraction.

#### Parameters

- **pSrcA** – [in] points to the first input matrix structure
- **pSrcB** – [in] points to the second input matrix structure
- **pDst** – [out] points to output matrix structure

#### Returns

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_SIZE\_MISMATCH** : Matrix size check failed

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_sub\_f64** (const riscv\_matrix\_instance\_f64 \*pSrcA, const riscv\_matrix\_instance\_f64 \*pSrcB, riscv\_matrix\_instance\_f64 \*pDst)

Floating-point matrix subtraction.

#### Parameters

- **pSrcA** – [in] points to the first input matrix structure
- **pSrcB** – [in] points to the second input matrix structure
- **pDst** – [out] points to output matrix structure

#### Returns

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_SIZE\_MISMATCH** : Matrix size check failed

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mat_sub_q15 (const riscv_matrix_instance_q15 *pSrcA,  
const riscv_matrix_instance_q15 *pSrcB, riscv_matrix_instance_q15 *pDst)
```

Q15 matrix subtraction.

#### Scaling and Overflow Behavior

The function uses saturating arithmetic. Results outside of the allowable Q15 range [0x8000 0x7FFF] are saturated.

#### Parameters

- **pSrcA** – [in] points to the first input matrix structure
- **pSrcB** – [in] points to the second input matrix structure
- **pDst** – [out] points to output matrix structure

#### Returns

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_SIZE\_MISMATCH** : Matrix size check failed

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mat_sub_q31 (const riscv_matrix_instance_q31 *pSrcA,  
const riscv_matrix_instance_q31 *pSrcB, riscv_matrix_instance_q31 *pDst)
```

Q31 matrix subtraction.

#### Scaling and Overflow Behavior

The function uses saturating arithmetic. Results outside of the allowable Q31 range [0x80000000 0x7FFFFFFF] are saturated.

#### Parameters

- **pSrcA** – [in] points to the first input matrix structure
- **pSrcB** – [in] points to the second input matrix structure
- **pDst** – [out] points to output matrix structure

#### Returns

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_SIZE\_MISMATCH** : Matrix size check failed

### Matrix Transpose

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mat_trans_f16 (const riscv_matrix_instance_f16 *pSrc,  
riscv_matrix_instance_f16 *pDst)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mat_trans_f32 (const riscv_matrix_instance_f32 *pSrc,  
riscv_matrix_instance_f32 *pDst)
```



```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mat_trans_f64 (const riscv_matrix_instance_f64 *pSrc,
riscv_matrix_instance_f64 *pDst)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mat_trans_q15 (const riscv_matrix_instance_q15 *pSrc,
riscv_matrix_instance_q15 *pDst)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mat_trans_q31 (const riscv_matrix_instance_q31 *pSrc,
riscv_matrix_instance_q31 *pDst)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mat_trans_q7 (const riscv_matrix_instance_q7 *pSrc,
riscv_matrix_instance_q7 *pDst)
```

### group **Matrix Transpose**

Tranposes a matrix.

Transposing an M x N matrix flips it around the center diagonal and results in an N x M matrix.

$$\begin{pmatrix} a_{1,1} & a_{1,2} & a_{1,3} \\ a_{2,1} & a_{2,2} & a_{2,3} \\ a_{3,1} & a_{3,2} & a_{3,3} \end{pmatrix}^T = \begin{pmatrix} a_{1,1} & a_{2,1} & a_{3,1} \\ a_{1,2} & a_{2,2} & a_{3,2} \\ a_{1,3} & a_{2,3} & a_{3,3} \end{pmatrix}$$

#### **Transpose of a 3 x 3 matrix**

Tranposes a matrix.

Transposing an M x N matrix flips it around the center diagonal and results in an N x M matrix.

$$\begin{bmatrix} \overline{a_{11}} & \overline{a_{12}} & \overline{a_{13}} \\ \overline{a_{21}} & \overline{a_{22}} & \overline{a_{23}} \\ \overline{a_{31}} & \overline{a_{32}} & \overline{a_{33}} \end{bmatrix}^T = \begin{bmatrix} \overline{a_{11}} & \overline{a_{21}} & \overline{a_{31}} \\ \overline{a_{12}} & \overline{a_{22}} & \overline{a_{32}} \\ \overline{a_{13}} & \overline{a_{23}} & \overline{a_{33}} \end{bmatrix}$$

## Functions

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mat_trans_f16 (const riscv_matrix_instance_f16 *pSrc,
riscv_matrix_instance_f16 *pDst)
```

Floating-point matrix transpose.

#### **Parameters**

- **pSrc** – [in] points to input matrix
- **pDst** – [out] points to output matrix

#### **Returns**

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful

- **RISCV\_MATH\_SIZE\_MISMATCH** : Matrix size check failed

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_trans\_f32** (const riscv\_matrix\_instance\_f32 \*pSrc, riscv\_matrix\_instance\_f32 \*pDst)

Floating-point matrix transpose.

**Parameters**

- **pSrc** – [in] points to input matrix
- **pDst** – [out] points to output matrix

**Returns**

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_SIZE\_MISMATCH** : Matrix size check failed

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_trans\_f64** (const riscv\_matrix\_instance\_f64 \*pSrc, riscv\_matrix\_instance\_f64 \*pDst)

Floating-point matrix transpose.

**Parameters**

- **pSrc** – [in] points to input matrix
- **pDst** – [out] points to output matrix

**Returns**

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_SIZE\_MISMATCH** : Matrix size check failed

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_trans\_q15** (const riscv\_matrix\_instance\_q15 \*pSrc, riscv\_matrix\_instance\_q15 \*pDst)

Q15 matrix transpose.

**Parameters**

- **pSrc** – [in] points to input matrix
- **pDst** – [out] points to output matrix

**Returns**

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_SIZE\_MISMATCH** : Matrix size check failed

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_trans\_q31** (const riscv\_matrix\_instance\_q31 \*pSrc, riscv\_matrix\_instance\_q31 \*pDst)

Q31 matrix transpose.

**Parameters**

- **pSrc** – [in] points to input matrix
- **pDst** – [out] points to output matrix

**Returns**

execution status

- RISC\_V\_MATH\_SUCCESS : Operation successful
- RISC\_V\_MATH\_SIZE\_MISMATCH : Matrix size check failed

RISC\_V\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_trans\_q7 (const riscv\_matrix\_instance\_q7 \*pSrc, riscv\_matrix\_instance\_q7 \*pDst)

Q7 matrix transpose.

**Parameters**

- **pSrc** – [in] points to input matrix
- **pDst** – [out] points to output matrix

**Returns**

execution status

- RISC\_V\_MATH\_SUCCESS : Operation successful
- RISC\_V\_MATH\_SIZE\_MISMATCH : Matrix size check failed

**Matrix Vector Multiplication**

RISC\_V\_DSP\_ATTRIBUTE void riscv\_mat\_vec\_mult\_f16 (const riscv\_matrix\_instance\_f16 \*pSrcMat, const float16\_t \*pVec, float16\_t \*pDst)

RISC\_V\_DSP\_ATTRIBUTE void riscv\_mat\_vec\_mult\_f32 (const riscv\_matrix\_instance\_f32 \*pSrcMat, const float32\_t \*pVec, float32\_t \*pDst)

RISC\_V\_DSP\_ATTRIBUTE void riscv\_mat\_vec\_mult\_q15 (const riscv\_matrix\_instance\_q15 \*pSrcMat, const q15\_t \*pVec, q15\_t \*pDst)

RISC\_V\_DSP\_ATTRIBUTE void riscv\_mat\_vec\_mult\_q31 (const riscv\_matrix\_instance\_q31 \*pSrcMat, const q31\_t \*pVec, q31\_t \*pDst)

RISC\_V\_DSP\_ATTRIBUTE void riscv\_mat\_vec\_mult\_q7 (const riscv\_matrix\_instance\_q7 \*pSrcMat, const q7\_t \*pVec, q7\_t \*pDst)

*group* **Matrix Vector Multiplication**

Multiplies a matrix and a vector.

## Functions

**RISCV\_DSP\_ATTRIBUTE void riscv\_mat\_vec\_mult\_f16 (const riscv\_matrix\_instance\_f16 \*pSrcMat, const float16\_t \*pVec, float16\_t \*pDst)**

Floating-point matrix and vector multiplication.

### Parameters

- **\*pSrcMat** – [in] points to the input matrix structure
- **\*pVec** – [in] points to input vector
- **\*pDst** – [out] points to output vector

**RISCV\_DSP\_ATTRIBUTE void riscv\_mat\_vec\_mult\_f32 (const riscv\_matrix\_instance\_f32 \*pSrcMat, const float32\_t \*pVec, float32\_t \*pDst)**

Floating-point matrix and vector multiplication.

### Parameters

- **\*pSrcMat** – [in] points to the input matrix structure
- **\*pVec** – [in] points to input vector
- **\*pDst** – [out] points to output vector

**RISCV\_DSP\_ATTRIBUTE void riscv\_mat\_vec\_mult\_q15 (const riscv\_matrix\_instance\_q15 \*pSrcMat, const q15\_t \*pVec, q15\_t \*pDst)**

Q15 matrix and vector multiplication.

### Parameters

- **\*pSrcMat** – [in] points to the input matrix structure
- **\*pVec** – [in] points to input vector
- **\*pDst** – [out] points to output vector

**RISCV\_DSP\_ATTRIBUTE void riscv\_mat\_vec\_mult\_q31 (const riscv\_matrix\_instance\_q31 \*pSrcMat, const q31\_t \*pVec, q31\_t \*pDst)**

Q31 matrix and vector multiplication.

### Parameters

- **\*pSrcMat** – [in] points to the input matrix structure
- **\*pVec** – [in] points to the input vector
- **\*pDst** – [out] points to the output vector

**RISCV\_DSP\_ATTRIBUTE void riscv\_mat\_vec\_mult\_q7 (const riscv\_matrix\_instance\_q7 \*pSrcMat, const q7\_t \*pVec, q7\_t \*pDst)**

Q7 matrix and vector multiplication.

### Parameters

- **\*pSrcMat** – [in] points to the input matrix structure
- **\*pVec** – [in] points to the input vector
- **\*pDst** – [out] points to the output vector

**group Matrix Functions**

This set of functions provides basic matrix math operations. The functions operate on matrix data structures. For example, the type definition for the floating-point matrix structure is shown below: There are similar definitions for Q15 and Q31 data types.

The structure specifies the size of the matrix and then points to an array of data. The array is of size `numRows X numCols` and the values are arranged in row order. That is, the matrix element (i, j) is stored at:

**Init Functions**

There is an associated initialization function for each type of matrix data structure. The initialization function sets the values of the internal structure fields. Refer to `riscv_mat_init_f32()`, `riscv_mat_init_q31()` and `riscv_mat_init_q15()` for floating-point, Q31 and Q15 types, respectively.

Use of the initialization function is optional. However, if initialization function is used then the instance structure cannot be placed into a const data section. To place the instance structure in a const data section, manually initialize the data structure. For example: where `nRows` specifies the number of rows, `nColumns` specifies the number of columns, and `pData` points to the data array.

**Size Checking**

By default all of the matrix functions perform size checking on the input and output matrices. For example, the matrix addition function verifies that the two input matrices and the output matrix all have the same number of rows and columns. If the size check fails the functions return: Otherwise the functions return. There is some overhead associated with this matrix size checking. The matrix size checking is enabled via the `#define` within the library project settings. By default this macro is defined and size checking is enabled. By changing the project settings and undefining this macro size checking is eliminated and the functions run a bit faster. With size checking disabled the functions always return `RISCV_MATH_SUCCESS`.

### 3.3.11 Quaternion Math Functions

**Quaternion conversions****Quaternion to Rotation**

```
RISCV_DSP_ATTRIBUTE void riscv_quaternion2rotation_f32 (const float32_t *pInputQuaternions,
float32_t *pOutputRotations, uint32_t nbQuaternions)
```

**group Quaternion to Rotation**

Conversions from quaternion to rotation.

**Functions**

```
RISCV_DSP_ATTRIBUTE void riscv_quaternion2rotation_f32 (const float32_t *pInputQuaternions,
float32_t *pOutputRotations, uint32_t nbQuaternions)
```

Conversion of quaternion to equivalent rotation matrix.

The quaternion  $a + ib + jc + kd$  is converted into rotation matrix: Rotation matrix is saved in row order :  
R00 R01 R02 R10 R11 R12 R20 R21 R22

Format of rotation matrix

#### Parameters

- **pInputQuaternions** – [in] points to an array of normalized quaternions
- **pOutputRotations** – [out] points to an array of 3x3 rotations (in row order)
- **nbQuaternions** – [in] number of quaternions in the array

### Rotation to Quaternion

```
RISCV_DSP_ATTRIBUTE void riscv_rotation2quaternion_f32 (const float32_t *pInputRotations,  
float32_t *pOutputQuaternions, uint32_t nbQuaternions)
```

#### *group* Rotation to Quaternion

Conversions from rotation to quaternion.

#### Functions

```
RISCV_DSP_ATTRIBUTE void riscv_rotation2quaternion_f32 (const float32_t *pInputRotations,  
float32_t *pOutputQuaternions, uint32_t nbQuaternions)
```

Conversion of a rotation matrix to an equivalent quaternion.

Conversion of a rotation matrix to equivalent quaternion.

q and -q are representing the same rotation. This ambiguity must be taken into account when using the output of this function.

#### Parameters

- **pInputRotations** – [in] points to an array 3x3 rotation matrix (in row order)
- **pOutputQuaternions** – [out] points to an array quaternions
- **nbQuaternions** – [in] number of quaternions in the array

#### *group* Quaternion conversions

Conversions between quaternion and rotation representations.

### Quaternion Conjugate

```
RISCV_DSP_ATTRIBUTE void riscv_quaternion_conjugate_f32 (const float32_t *pInputQuaternions,  
float32_t *pConjugateQuaternions, uint32_t nbQuaternions)
```

#### *group* Quaternion Conjugate

Compute the conjugate of a quaternion.

## Functions

**RISCV\_DSP\_ATTRIBUTE void riscv\_quaternion\_conjugate\_f32 (const float32\_t \*pInputQuaternions, float32\_t \*pConjugateQuaternions, uint32\_t nbQuaternions)**

Floating-point quaternion conjugates.

### Parameters

- **pInputQuaternions** – [in] points to the input vector of quaternions
- **pConjugateQuaternions** – [out] points to the output vector of conjugate quaternions
- **nbQuaternions** – [in] number of quaternions in each vector

## Quaternion Inverse

**RISCV\_DSP\_ATTRIBUTE void riscv\_quaternion\_inverse\_f32 (const float32\_t \*pInputQuaternions, float32\_t \*pInverseQuaternions, uint32\_t nbQuaternions)**

### *group* Quaternion Inverse

Compute the inverse of a quaternion.

## Functions

**RISCV\_DSP\_ATTRIBUTE void riscv\_quaternion\_inverse\_f32 (const float32\_t \*pInputQuaternions, float32\_t \*pInverseQuaternions, uint32\_t nbQuaternions)**

Floating-point quaternion inverse.

### Parameters

- **pInputQuaternions** – [in] points to the input vector of quaternions
- **pInverseQuaternions** – [out] points to the output vector of inverse quaternions
- **nbQuaternions** – [in] number of quaternions in each vector

## Quaternion Norm

**RISCV\_DSP\_ATTRIBUTE void riscv\_quaternion\_norm\_f32 (const float32\_t \*pInputQuaternions, float32\_t \*pNorms, uint32\_t nbQuaternions)**

### *group* Quaternion Norm

Compute the norm of a quaternion.

## Functions

**RISCV\_DSP\_ATTRIBUTE void riscv\_quaternion\_norm\_f32 (const float32\_t \*pInputQuaternions, float32\_t \*pNorms, uint32\_t nbQuaternions)**

Floating-point quaternion Norm.

### Parameters

- **pInputQuaternions** – [in] points to the input vector of quaternions
- **pNorms** – [out] points to the output vector of norms
- **nbQuaternions** – [in] number of quaternions in the input vector

## Quaternion normalization

**RISCV\_DSP\_ATTRIBUTE void riscv\_quaternion\_normalize\_f32 (const float32\_t \*pInputQuaternions, float32\_t \*pNormalizedQuaternions, uint32\_t nbQuaternions)**

*group* **Quaternion normalization**

Compute a normalized quaternion.

## Functions

**RISCV\_DSP\_ATTRIBUTE void riscv\_quaternion\_normalize\_f32 (const float32\_t \*pInputQuaternions, float32\_t \*pNormalizedQuaternions, uint32\_t nbQuaternions)**

Floating-point normalization of quaternions.

### Parameters

- **pInputQuaternions** – [in] points to the input vector of quaternions
- **pNormalizedQuaternions** – [out] points to the output vector of normalized quaternions
- **nbQuaternions** – [in] number of quaternions in each vector

## Quaternion Product

### Elementwise Quaternion Product

**RISCV\_DSP\_ATTRIBUTE void riscv\_quaternion\_product\_f32 (const float32\_t \*qa, const float32\_t \*qb, float32\_t \*qr, uint32\_t nbQuaternions)**

*group* **Elementwise Quaternion Product**

Compute the elementwise product of quaternions.



## Functions

**RISCV\_DSP\_ATTRIBUTE** void riscv\_quaternion\_product\_f32 (const float32\_t \*qa, const float32\_t \*qb, float32\_t \*qr, uint32\_t nbQuaternions)

Floating-point elementwise product two quaternions.

### Parameters

- **qa** – [in] first array of quaternions
- **qb** – [in] second array of quaternions
- **qr** – [out] elementwise product of quaternions
- **nbQuaternions** – [in] number of quaternions in the array

## Quaternion Product

**RISCV\_DSP\_ATTRIBUTE** void riscv\_quaternion\_product\_single\_f32 (const float32\_t \*qa, const float32\_t \*qb, float32\_t \*qr)

### *group* Quaternion Product

Compute the product of two quaternions.

## Functions

**RISCV\_DSP\_ATTRIBUTE** void riscv\_quaternion\_product\_single\_f32 (const float32\_t \*qa, const float32\_t \*qb, float32\_t \*qr)

Floating-point product of two quaternions.

### Parameters

- **qa** – [in] first quaternion
- **qb** – [in] second quaternion
- **qr** – [out] product of two quaternions

### *group* Quaternion Product

Compute the product of quaternions.

### *group* Quaternion Math Functions

Functions to operates on quaternions and convert between a rotation and quaternion representation.

### 3.3.12 Statistics Functions

#### Absolute Maximum

void **riscv\_absmax\_f16**(const float16\_t \*pSrc, uint32\_t blockSize, float16\_t \*pResult, uint32\_t \*pIndex)

void **riscv\_absmax\_f32**(const *float32\_t* (page 1131) \*pSrc, uint32\_t blockSize, *float32\_t* (page 1131) \*pResult, uint32\_t \*pIndex)

RISCV\_DSP\_ATTRIBUTE void **riscv\_absmax\_f64** (const float64\_t \*pSrc, uint32\_t blockSize, float64\_t \*pResult, uint32\_t \*pIndex)

void **riscv\_absmax\_no\_idx\_f16**(const float16\_t \*pSrc, uint32\_t blockSize, float16\_t \*pResult)

void **riscv\_absmax\_no\_idx\_f32**(const *float32\_t* (page 1131) \*pSrc, uint32\_t blockSize, *float32\_t* (page 1131) \*pResult)

RISCV\_DSP\_ATTRIBUTE void **riscv\_absmax\_no\_idx\_f64** (const float64\_t \*pSrc, uint32\_t blockSize, float64\_t \*pResult)

void **riscv\_absmax\_no\_idx\_q15**(const *q15\_t* (page 1131) \*pSrc, uint32\_t blockSize, *q15\_t* (page 1131) \*pResult)

void **riscv\_absmax\_no\_idx\_q31**(const *q31\_t* (page 1131) \*pSrc, uint32\_t blockSize, *q31\_t* (page 1131) \*pResult)

void **riscv\_absmax\_no\_idx\_q7**(const *q7\_t* (page 1131) \*pSrc, uint32\_t blockSize, *q7\_t* (page 1131) \*pResult)

void **riscv\_absmax\_q15**(const *q15\_t* (page 1131) \*pSrc, uint32\_t blockSize, *q15\_t* (page 1131) \*pResult, uint32\_t \*pIndex)

void **riscv\_absmax\_q31**(const *q31\_t* (page 1131) \*pSrc, uint32\_t blockSize, *q31\_t* (page 1131) \*pResult, uint32\_t \*pIndex)

void **riscv\_absmax\_q7**(const *q7\_t* (page 1131) \*pSrc, uint32\_t blockSize, *q7\_t* (page 1131) \*pResult, uint32\_t \*pIndex)

#### *group* Absolute Maximum

Computes the maximum value of absolute values of an array of data. The function returns both the maximum value and its position within the array. There are separate functions for floating-point, Q31, Q15, and Q7 data types.

#### Functions

void **riscv\_absmax\_f16**(const float16\_t \*pSrc, uint32\_t blockSize, float16\_t \*pResult, uint32\_t \*pIndex)

Maximum value of absolute values of a floating-point vector.

##### Parameters

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] maximum value returned here
- **pIndex** – [out] index of maximum value returned here

void **riscv\_absmax\_f32**(const *float32\_t* (page 1131) \*pSrc, uint32\_t blockSize, *float32\_t* (page 1131) \*pResult, uint32\_t \*pIndex)

Maximum value of absolute values of a floating-point vector.

#### Parameters

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] maximum value returned here
- **pIndex** – [out] index of maximum value returned here

RISCV\_DSP\_ATTRIBUTE void **riscv\_absmax\_f64** (const float64\_t \*pSrc, uint32\_t blockSize, float64\_t \*pResult, uint32\_t \*pIndex)

Maximum value of absolute values of a floating-point vector.

#### Parameters

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] maximum value returned here
- **pIndex** – [out] index of maximum value returned here

void **riscv\_absmax\_no\_idx\_f16**(const float16\_t \*pSrc, uint32\_t blockSize, float16\_t \*pResult)

Maximum value of absolute values of a floating-point vector.

Maximum value of a floating-point vector.

#### Parameters

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] maximum value returned here

void **riscv\_absmax\_no\_idx\_f32**(const *float32\_t* (page 1131) \*pSrc, uint32\_t blockSize, *float32\_t* (page 1131) \*pResult)

Maximum value of absolute values of a floating-point vector.

#### Parameters

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] maximum value returned here

RISCV\_DSP\_ATTRIBUTE void **riscv\_absmax\_no\_idx\_f64** (const float64\_t \*pSrc, uint32\_t blockSize, float64\_t \*pResult)

Maximum value of absolute values of a floating-point vector.

#### Parameters

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] maximum value returned here

```
void riscv_absmax_no_idx_q15(const q15_t (page 1131) *pSrc, uint32_t blockSize, q15_t (page 1131) *pResult)
```

Maximum value of absolute values of a Q15 vector.

**Parameters**

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] maximum value returned here

```
void riscv_absmax_no_idx_q31(const q31_t (page 1131) *pSrc, uint32_t blockSize, q31_t (page 1131) *pResult)
```

Maximum value of absolute values of a Q31 vector.

**Parameters**

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] maximum value returned here

```
void riscv_absmax_no_idx_q7(const q7_t (page 1131) *pSrc, uint32_t blockSize, q7_t (page 1131) *pResult)
```

Maximum value of absolute values of a Q7 vector.

**Parameters**

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] maximum value returned here

```
void riscv_absmax_q15(const q15_t (page 1131) *pSrc, uint32_t blockSize, q15_t (page 1131) *pResult, uint32_t *pIndex)
```

Maximum value of absolute values of a Q15 vector.

**Parameters**

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] maximum value returned here
- **pIndex** – [out] index of maximum value returned here

```
void riscv_absmax_q31(const q31_t (page 1131) *pSrc, uint32_t blockSize, q31_t (page 1131) *pResult, uint32_t *pIndex)
```

Maximum value of absolute values of a Q31 vector.

**Parameters**

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] maximum value returned here
- **pIndex** – [out] index of maximum value returned here

```
void riscv_absmax_q7(const q7_t (page 1131) *pSrc, uint32_t blockSize, q7_t (page 1131) *pResult,
                    uint32_t *pIndex)
```

Maximum value of absolute values of a Q7 vector.

#### Parameters

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] maximum value returned here
- **pIndex** – [out] index of maximum value returned here

### Absolute Minimum

```
void riscv_absmin_f16(const float16_t *pSrc, uint32_t blockSize, float16_t *pResult, uint32_t *pIndex)
```

```
void riscv_absmin_f32(const float32_t (page 1131) *pSrc, uint32_t blockSize, float32_t (page 1131) *pResult,
                    uint32_t *pIndex)
```

```
RISCV_DSP_ATTRIBUTE void riscv_absmin_f64 (const float64_t *pSrc, uint32_t blockSize,
float64_t *pResult, uint32_t *pIndex)
```

```
void riscv_absmin_no_idx_f16(const float16_t *pSrc, uint32_t blockSize, float16_t *pResult)
```

```
void riscv_absmin_no_idx_f32(const float32_t (page 1131) *pSrc, uint32_t blockSize, float32_t (page 1131)
*pResult)
```

```
RISCV_DSP_ATTRIBUTE void riscv_absmin_no_idx_f64 (const float64_t *pSrc,
uint32_t blockSize, float64_t *pResult)
```

```
void riscv_absmin_no_idx_q15(const q15_t (page 1131) *pSrc, uint32_t blockSize, q15_t (page 1131) *pResult)
```

```
void riscv_absmin_no_idx_q31(const q31_t (page 1131) *pSrc, uint32_t blockSize, q31_t (page 1131) *pResult)
```

```
void riscv_absmin_no_idx_q7(const q7_t (page 1131) *pSrc, uint32_t blockSize, q7_t (page 1131) *pResult)
```

```
RISCV_DSP_ATTRIBUTE void riscv_absmin_q15 (const q15_t *pSrc, uint32_t blockSize,
q15_t *pResult, uint32_t *pIndex)
```

```
RISCV_DSP_ATTRIBUTE void riscv_absmin_q31 (const q31_t *pSrc, uint32_t blockSize,
q31_t *pResult, uint32_t *pIndex)
```

```
RISCV_DSP_ATTRIBUTE void riscv_absmin_q7 (const q7_t *pSrc, uint32_t blockSize,
q7_t *pResult, uint32_t *pIndex)
```

#### group Absolute Minimum

Computes the minimum value of absolute values of an array of data. The function returns both the minimum value and its position within the array. There are separate functions for floating-point, Q31, Q15, and Q7 data types.

## Functions

void **riscv\_absmin\_f16**(const float16\_t \*pSrc, uint32\_t blockSize, float16\_t \*pResult, uint32\_t \*pIndex)

Minimum value of absolute values of a floating-point vector.

### Parameters

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] minimum value returned here
- **pIndex** – [out] index of minimum value returned here

void **riscv\_absmin\_f32**(const *float32\_t* (page 1131) \*pSrc, uint32\_t blockSize, *float32\_t* (page 1131) \*pResult, uint32\_t \*pIndex)

Minimum value of absolute values of a floating-point vector.

### Parameters

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] minimum value returned here
- **pIndex** – [out] index of minimum value returned here

RISCV\_DSP\_ATTRIBUTE void **riscv\_absmin\_f64** (const float64\_t \*pSrc, uint32\_t blockSize, float64\_t \*pResult, uint32\_t \*pIndex)

Minimum value of absolute values of a floating-point vector.

### Parameters

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] minimum value returned here
- **pIndex** – [out] index of minimum value returned here

void **riscv\_absmin\_no\_idx\_f16**(const float16\_t \*pSrc, uint32\_t blockSize, float16\_t \*pResult)

Minimum value of absolute values of a floating-point vector.

### Parameters

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] minimum value returned here

void **riscv\_absmin\_no\_idx\_f32**(const *float32\_t* (page 1131) \*pSrc, uint32\_t blockSize, *float32\_t* (page 1131) \*pResult)

Minimum value of absolute values of a floating-point vector.

### Parameters

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] minimum value returned here

RISCV\_DSP\_ATTRIBUTE void riscv\_absmin\_no\_idx\_f64 (const float64\_t \*pSrc, uint32\_t blockSize, float64\_t \*pResult)

Minimum value of absolute values of a floating-point vector.

#### Parameters

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] minimum value returned here

void riscv\_absmin\_no\_idx\_q15 (const *q15\_t* (page 1131) \*pSrc, uint32\_t blockSize, *q15\_t* (page 1131) \*pResult)

Minimum value of absolute values of a Q15 vector.

#### Parameters

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] minimum value returned here

void riscv\_absmin\_no\_idx\_q31 (const *q31\_t* (page 1131) \*pSrc, uint32\_t blockSize, *q31\_t* (page 1131) \*pResult)

Minimum value of absolute values of a Q31 vector.

#### Parameters

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] minimum value returned here

void riscv\_absmin\_no\_idx\_q7 (const *q7\_t* (page 1131) \*pSrc, uint32\_t blockSize, *q7\_t* (page 1131) \*pResult)

Minimum value of absolute values of a Q7 vector.

#### Parameters

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] minimum value returned here

RISCV\_DSP\_ATTRIBUTE void riscv\_absmin\_q15 (const q15\_t \*pSrc, uint32\_t blockSize, q15\_t \*pResult, uint32\_t \*pIndex)

Minimum value of absolute values of a Q15 vector.

#### Parameters

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] minimum value returned here
- **pIndex** – [out] index of minimum value returned here

```
RISCV_DSP_ATTRIBUTE void riscv_absmin_q31 (const q31_t *pSrc, uint32_t blockSize,
q31_t *pResult, uint32_t *pIndex)
```

Minimum value of absolute values of a Q31 vector.

**Parameters**

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] minimum value returned here
- **pIndex** – [out] index of minimum value returned here

```
RISCV_DSP_ATTRIBUTE void riscv_absmin_q7 (const q7_t *pSrc, uint32_t blockSize,
q7_t *pResult, uint32_t *pIndex)
```

Minimum value of absolute values of a Q7 vector.

**Parameters**

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] minimum value returned here
- **pIndex** – [out] index of minimum value returned here

## Accumulation functions

```
RISCV_DSP_ATTRIBUTE void riscv_accumulate_f16 (const float16_t *pSrc, uint32_t blockSize,
float16_t *pResult)
```

```
RISCV_DSP_ATTRIBUTE void riscv_accumulate_f32 (const float32_t *pSrc, uint32_t blockSize,
float32_t *pResult)
```

```
RISCV_DSP_ATTRIBUTE void riscv_accumulate_f64 (const float64_t *pSrc, uint32_t blockSize,
float64_t *pResult)
```

### *group* Accumulation functions

Calculates the accumulation of the input vector. Sum is defined as the addition of the elements in the vector. The underlying algorithm is used:

There are separate functions for floating-point, Q31, Q15, and Q7 data types.



## Functions

**RISCV\_DSP\_ATTRIBUTE void riscv\_accumulate\_f16** (const float16\_t \*pSrc, uint32\_t blockSize, float16\_t \*pResult)

accumulate value of a floating-point vector.

Sum value of a floating-point vector.

### Parameters

- **pSrc** – [in] points to the input vector.
- **blockSize** – [in] number of samples in input vector.
- **pResult** – [out] sum of values in input vector.

**RISCV\_DSP\_ATTRIBUTE void riscv\_accumulate\_f32** (const float32\_t \*pSrc, uint32\_t blockSize, float32\_t \*pResult)

Accumulation value of a floating-point vector.

### Parameters

- **pSrc** – [in] points to the input vector.
- **blockSize** – [in] number of samples in input vector.
- **pResult** – [out] sum of values in input vector.

**RISCV\_DSP\_ATTRIBUTE void riscv\_accumulate\_f64** (const float64\_t \*pSrc, uint32\_t blockSize, float64\_t \*pResult)

Accumulation value of a floating-point vector.

### Parameters

- **pSrc** – [in] points to the input vector.
- **blockSize** – [in] number of samples in input vector.
- **pResult** – [out] sum of values in input vector.

## Entropy

**RISCV\_DSP\_ATTRIBUTE float16\_t riscv\_entropy\_f16** (const float16\_t \*pSrcA, uint32\_t blockSize)

**RISCV\_DSP\_ATTRIBUTE float32\_t riscv\_entropy\_f32** (const float32\_t \*pSrcA, uint32\_t blockSize)

**RISCV\_DSP\_ATTRIBUTE float64\_t riscv\_entropy\_f64** (const float64\_t \*pSrcA, uint32\_t blockSize)

### *group* Entropy

Computes the entropy of a distribution

## Functions

**RISCV\_DSP\_ATTRIBUTE** float16\_t riscv\_entropy\_f16 (const float16\_t \*pSrcA, uint32\_t blockSize)

Entropy.

### Parameters

- **pSrcA** – [in] Array of input values.
- **blockSize** – [in] Number of samples in the input array.

### Returns

Entropy -Sum(p ln p)

**RISCV\_DSP\_ATTRIBUTE** float32\_t riscv\_entropy\_f32 (const float32\_t \*pSrcA, uint32\_t blockSize)

Entropy.

### Parameters

- **pSrcA** – [in] Array of input values.
- **blockSize** – [in] Number of samples in the input array.

### Returns

Entropy -Sum(p ln p)

**RISCV\_DSP\_ATTRIBUTE** float64\_t riscv\_entropy\_f64 (const float64\_t \*pSrcA, uint32\_t blockSize)

Entropy.

### Parameters

- **pSrcA** – [in] Array of input values.
- **blockSize** – [in] Number of samples in the input array.

### Returns

Entropy -Sum(p ln p)

## Kullback-Leibler divergence

**RISCV\_DSP\_ATTRIBUTE** float16\_t riscv\_kullback\_leibler\_f16 (const float16\_t \*pSrcA, const float16\_t \*pSrcB, uint32\_t blockSize)

**RISCV\_DSP\_ATTRIBUTE** float32\_t riscv\_kullback\_leibler\_f32 (const float32\_t \*pSrcA, const float32\_t \*pSrcB, uint32\_t blockSize)

**RISCV\_DSP\_ATTRIBUTE** float64\_t riscv\_kullback\_leibler\_f64 (const float64\_t \*pSrcA, const float64\_t \*pSrcB, uint32\_t blockSize)

*group* **Kullback-Leibler divergence**

Computes the Kullback-Leibler divergence between two distributions

## Functions

**RISCV\_DSP\_ATTRIBUTE float16\_t riscv\_kullback\_leibler\_f16 (const float16\_t \*pSrcA, const float16\_t \*pSrcB, uint32\_t blockSize)**

Kullback-Leibler.

Distribution A may contain 0 with Neon version. Result will be right but some exception flags will be set.

Distribution B must not contain 0 probability.

### Parameters

- **\*pSrcA** – [in] points to an array of input values for probability distribution A.
- **\*pSrcB** – [in] points to an array of input values for probability distribution B.
- **blockSize** – [in] number of samples in the input array.

### Returns

Kullback-Leibler divergence  $D(A \parallel B)$

**RISCV\_DSP\_ATTRIBUTE float32\_t riscv\_kullback\_leibler\_f32 (const float32\_t \*pSrcA, const float32\_t \*pSrcB, uint32\_t blockSize)**

Kullback-Leibler.

Distribution A may contain 0 with Neon version. Result will be right but some exception flags will be set.

Distribution B must not contain 0 probability.

### Parameters

- **\*pSrcA** – [in] points to an array of input values for probability distribution A.
- **\*pSrcB** – [in] points to an array of input values for probability distribution B.
- **blockSize** – [in] number of samples in the input array.

### Returns

Kullback-Leibler divergence  $D(A \parallel B)$

**RISCV\_DSP\_ATTRIBUTE float64\_t riscv\_kullback\_leibler\_f64 (const float64\_t \*pSrcA, const float64\_t \*pSrcB, uint32\_t blockSize)**

Kullback-Leibler.

### Parameters

- **\*pSrcA** – [in] points to an array of input values for probability distribution A.
- **\*pSrcB** – [in] points to an array of input values for probability distribution B.
- **blockSize** – [in] number of samples in the input array.

### Returns

Kullback-Leibler divergence  $D(A \parallel B)$

## LogSumExp

```
RISCV_DSP_ATTRIBUTE float16_t riscv_logsumexp_dot_prod_f16 (const float16_t *pSrcA,  
const float16_t *pSrcB, uint32_t blockSize, float16_t *pTmpBuffer)
```

```
RISCV_DSP_ATTRIBUTE float32_t riscv_logsumexp_dot_prod_f32 (const float32_t *pSrcA,  
const float32_t *pSrcB, uint32_t blockSize, float32_t *pTmpBuffer)
```

```
RISCV_DSP_ATTRIBUTE float16_t riscv_logsumexp_f16 (const float16_t *in,  
uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE float32_t riscv_logsumexp_f32 (const float32_t *in,  
uint32_t blockSize)
```

### *group* LogSumExp

LogSumExp optimizations to compute sum of probabilities with Gaussian distributions

## Functions

```
RISCV_DSP_ATTRIBUTE float16_t riscv_logsumexp_dot_prod_f16 (const float16_t *pSrcA,  
const float16_t *pSrcB, uint32_t blockSize, float16_t *pTmpBuffer)
```

Dot product with log arithmetic.

Vectors are containing the log of the samples

### Parameters

- **\*pSrcA** – [in] points to the first input vector
- **\*pSrcB** – [in] points to the second input vector
- **blockSize** – [in] number of samples in each vector
- **\*pTmpBuffer** – [in] temporary buffer of length blockSize

### Returns

The log of the dot product.

```
RISCV_DSP_ATTRIBUTE float32_t riscv_logsumexp_dot_prod_f32 (const float32_t *pSrcA,  
const float32_t *pSrcB, uint32_t blockSize, float32_t *pTmpBuffer)
```

Dot product with log arithmetic.

Vectors are containing the log of the samples

### Parameters

- **\*pSrcA** – [in] points to the first input vector
- **\*pSrcB** – [in] points to the second input vector
- **blockSize** – [in] number of samples in each vector
- **\*pTmpBuffer** – [in] temporary buffer of length blockSize

### Returns

The log of the dot product.

**RISCV\_DSP\_ATTRIBUTE float16\_t riscv\_logsumexp\_f16 (const float16\_t \*in, uint32\_t blockSize)**

Computation of the LogSumExp.

In probabilistic computations, the dynamic of the probability values can be very wide because they come from gaussian functions. To avoid underflow and overflow issues, the values are represented by their log. In this representation, multiplying the original exp values is easy : their logs are added. But adding the original exp values is requiring some special handling and it is the goal of the LogSumExp function.

If the values are  $x_1 \dots x_n$ , the function is computing:

$\ln(\exp(x_1) + \dots + \exp(x_n))$  and the computation is done in such a way that rounding issues are minimised.

The max  $x_m$  of the values is extracted and the function is computing:  $x_m + \ln(\exp(x_1 - x_m) + \dots + \exp(x_n - x_m))$

#### Parameters

- **\*in** – [in] Pointer to an array of input values.
- **blockSize** – [in] Number of samples in the input array.

#### Returns

LogSumExp

**RISCV\_DSP\_ATTRIBUTE float32\_t riscv\_logsumexp\_f32 (const float32\_t \*in, uint32\_t blockSize)**

Computation of the LogSumExp.

In probabilistic computations, the dynamic of the probability values can be very wide because they come from gaussian functions. To avoid underflow and overflow issues, the values are represented by their log. In this representation, multiplying the original exp values is easy : their logs are added. But adding the original exp values is requiring some special handling and it is the goal of the LogSumExp function.

If the values are  $x_1 \dots x_n$ , the function is computing:

$\ln(\exp(x_1) + \dots + \exp(x_n))$  and the computation is done in such a way that rounding issues are minimised.

The max  $x_m$  of the values is extracted and the function is computing:  $x_m + \ln(\exp(x_1 - x_m) + \dots + \exp(x_n - x_m))$

#### Parameters

- **\*in** – [in] Pointer to an array of input values.
- **blockSize** – [in] Number of samples in the input array.

#### Returns

LogSumExp

## Maximum

**RISCV\_DSP\_ATTRIBUTE void riscv\_max\_f16 (const float16\_t \*pSrc, uint32\_t blockSize, float16\_t \*pResult, uint32\_t \*pIndex)**

**RISCV\_DSP\_ATTRIBUTE void riscv\_max\_f32 (const float32\_t \*pSrc, uint32\_t blockSize, float32\_t \*pResult, uint32\_t \*pIndex)**

```
RISCV_DSP_ATTRIBUTE void riscv_max_f64 (const float64_t *pSrc, uint32_t blockSize,  
float64_t *pResult, uint32_t *pIndex)
```

```
RISCV_DSP_ATTRIBUTE void riscv_max_no_idx_f16 (const float16_t *pSrc, uint32_t blockSize,  
float16_t *pResult)
```

```
RISCV_DSP_ATTRIBUTE void riscv_max_no_idx_f32 (const float32_t *pSrc, uint32_t blockSize,  
float32_t *pResult)
```

```
RISCV_DSP_ATTRIBUTE void riscv_max_no_idx_f64 (const float64_t *pSrc, uint32_t blockSize,  
float64_t *pResult)
```

```
RISCV_DSP_ATTRIBUTE void riscv_max_no_idx_q15 (const q15_t *pSrc, uint32_t blockSize,  
q15_t *pResult)
```

```
RISCV_DSP_ATTRIBUTE void riscv_max_no_idx_q31 (const q31_t *pSrc, uint32_t blockSize,  
q31_t *pResult)
```

```
RISCV_DSP_ATTRIBUTE void riscv_max_no_idx_q7 (const q7_t *pSrc, uint32_t blockSize,  
q7_t *pResult)
```

```
RISCV_DSP_ATTRIBUTE void riscv_max_q15 (const q15_t *pSrc, uint32_t blockSize,  
q15_t *pResult, uint32_t *pIndex)
```

```
RISCV_DSP_ATTRIBUTE void riscv_max_q31 (const q31_t *pSrc, uint32_t blockSize,  
q31_t *pResult, uint32_t *pIndex)
```

```
RISCV_DSP_ATTRIBUTE void riscv_max_q7 (const q7_t *pSrc, uint32_t blockSize,  
q7_t *pResult, uint32_t *pIndex)
```

#### *group* **Maximum**

Computes the maximum value of an array of data. The function returns both the maximum value and its position within the array. There are separate functions for floating-point, Q31, Q15, and Q7 data types.

#### **Functions**

```
RISCV_DSP_ATTRIBUTE void riscv_max_f16 (const float16_t *pSrc, uint32_t blockSize,  
float16_t *pResult, uint32_t *pIndex)
```

Maximum value of a floating-point vector.

##### **Parameters**

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] maximum value returned here
- **pIndex** – [out] index of maximum value returned here

**RISCV\_DSP\_ATTRIBUTE void riscv\_max\_f32** (const float32\_t \*pSrc, uint32\_t blockSize, float32\_t \*pResult, uint32\_t \*pIndex)

Maximum value of a floating-point vector.

**Parameters**

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] maximum value returned here
- **pIndex** – [out] index of maximum value returned here

**RISCV\_DSP\_ATTRIBUTE void riscv\_max\_f64** (const float64\_t \*pSrc, uint32\_t blockSize, float64\_t \*pResult, uint32\_t \*pIndex)

Maximum value of a floating-point vector.

**Parameters**

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] maximum value returned here
- **pIndex** – [out] index of maximum value returned here

**RISCV\_DSP\_ATTRIBUTE void riscv\_max\_no\_idx\_f16** (const float16\_t \*pSrc, uint32\_t blockSize, float16\_t \*pResult)

Maximum value of a floating-point vector.

**Parameters**

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] maximum value returned here

**RISCV\_DSP\_ATTRIBUTE void riscv\_max\_no\_idx\_f32** (const float32\_t \*pSrc, uint32\_t blockSize, float32\_t \*pResult)

Maximum value of a floating-point vector.

**Parameters**

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] maximum value returned here

**RISCV\_DSP\_ATTRIBUTE void riscv\_max\_no\_idx\_f64** (const float64\_t \*pSrc, uint32\_t blockSize, float64\_t \*pResult)

Maximum value of a floating-point vector.

**Parameters**

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector

- **pResult** – [out] maximum value returned here

**RISCV\_DSP\_ATTRIBUTE void riscv\_max\_no\_idx\_q15** (const q15\_t \*pSrc, uint32\_t blockSize, q15\_t \*pResult)

Maximum value of a q15 vector without index.

Maximum value of a q15 vector.

**Parameters**

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] maximum value returned here

**RISCV\_DSP\_ATTRIBUTE void riscv\_max\_no\_idx\_q31** (const q31\_t \*pSrc, uint32\_t blockSize, q31\_t \*pResult)

Maximum value of a q31 vector without index.

Maximum value of a q31 vector.

**Parameters**

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] maximum value returned here

**RISCV\_DSP\_ATTRIBUTE void riscv\_max\_no\_idx\_q7** (const q7\_t \*pSrc, uint32\_t blockSize, q7\_t \*pResult)

Maximum value of a q7 vector without index.

Maximum value of a q7 vector.

**Parameters**

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] maximum value returned here

**RISCV\_DSP\_ATTRIBUTE void riscv\_max\_q15** (const q15\_t \*pSrc, uint32\_t blockSize, q15\_t \*pResult, uint32\_t \*pIndex)

Maximum value of a Q15 vector.

**Parameters**

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] maximum value returned here
- **pIndex** – [out] index of maximum value returned here

**RISCV\_DSP\_ATTRIBUTE void riscv\_max\_q31** (const q31\_t \*pSrc, uint32\_t blockSize, q31\_t \*pResult, uint32\_t \*pIndex)

Maximum value of a Q31 vector.



**Parameters**

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] maximum value returned here
- **pIndex** – [out] index of maximum value returned here

RISCV\_DSP\_ATTRIBUTE void riscv\_max\_q7 (const q7\_t \*pSrc, uint32\_t blockSize, q7\_t \*pResult, uint32\_t \*pIndex)

Maximum value of a Q7 vector.

**Parameters**

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] maximum value returned here
- **pIndex** – [out] index of maximum value returned here

**Mean**

RISCV\_DSP\_ATTRIBUTE void riscv\_mean\_f16 (const float16\_t \*pSrc, uint32\_t blockSize, float16\_t \*pResult)

RISCV\_DSP\_ATTRIBUTE void riscv\_mean\_f32 (const float32\_t \*pSrc, uint32\_t blockSize, float32\_t \*pResult)

RISCV\_DSP\_ATTRIBUTE void riscv\_mean\_f64 (const float64\_t \*pSrc, uint32\_t blockSize, float64\_t \*pResult)

RISCV\_DSP\_ATTRIBUTE void riscv\_mean\_q15 (const q15\_t \*pSrc, uint32\_t blockSize, q15\_t \*pResult)

RISCV\_DSP\_ATTRIBUTE void riscv\_mean\_q31 (const q31\_t \*pSrc, uint32\_t blockSize, q31\_t \*pResult)

RISCV\_DSP\_ATTRIBUTE void riscv\_mean\_q7 (const q7\_t \*pSrc, uint32\_t blockSize, q7\_t \*pResult)

*group* **Mean**

Calculates the mean of the input vector. Mean is defined as the average of the elements in the vector. The underlying algorithm is used:

There are separate functions for floating-point, Q31, Q15, and Q7 data types.

## Functions

**RISCV\_DSP\_ATTRIBUTE void riscv\_mean\_f16 (const float16\_t \*pSrc, uint32\_t blockSize, float16\_t \*pResult)**

Mean value of a floating-point vector.

### Parameters

- **pSrc** – [in] points to the input vector.
- **blockSize** – [in] number of samples in input vector.
- **pResult** – [out] mean value returned here.

**RISCV\_DSP\_ATTRIBUTE void riscv\_mean\_f32 (const float32\_t \*pSrc, uint32\_t blockSize, float32\_t \*pResult)**

Mean value of a floating-point vector.

### Parameters

- **pSrc** – [in] points to the input vector.
- **blockSize** – [in] number of samples in input vector.
- **pResult** – [out] mean value returned here.

**RISCV\_DSP\_ATTRIBUTE void riscv\_mean\_f64 (const float64\_t \*pSrc, uint32\_t blockSize, float64\_t \*pResult)**

Mean value of a floating-point vector.

### Parameters

- **pSrc** – [in] points to the input vector.
- **blockSize** – [in] number of samples in input vector.
- **pResult** – [out] mean value returned here.

**RISCV\_DSP\_ATTRIBUTE void riscv\_mean\_q15 (const q15\_t \*pSrc, uint32\_t blockSize, q15\_t \*pResult)**

Mean value of a Q15 vector.

## Scaling and Overflow Behavior

The function is implemented using a 32-bit internal accumulator. The input is represented in 1.15 format and is accumulated in a 32-bit accumulator in 17.15 format. There is no risk of internal overflow with this approach, and the full precision of intermediate result is preserved. Finally, the accumulator is truncated to yield a result of 1.15 format.

### Parameters

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] mean value returned here

```
RISCV_DSP_ATTRIBUTE void riscv_mean_q31 (const q31_t *pSrc, uint32_t blockSize,
q31_t *pResult)
```

Mean value of a Q31 vector.

#### Scaling and Overflow Behavior

The function is implemented using a 64-bit internal accumulator. The input is represented in 1.31 format and is accumulated in a 64-bit accumulator in 33.31 format. There is no risk of internal overflow with this approach, and the full precision of intermediate result is preserved. Finally, the accumulator is truncated to yield a result of 1.31 format.

#### Parameters

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] mean value returned here

```
RISCV_DSP_ATTRIBUTE void riscv_mean_q7 (const q7_t *pSrc, uint32_t blockSize,
q7_t *pResult)
```

Mean value of a Q7 vector.

#### Scaling and Overflow Behavior

The function is implemented using a 32-bit internal accumulator. The input is represented in 1.7 format and is accumulated in a 32-bit accumulator in 25.7 format. There is no risk of internal overflow with this approach, and the full precision of intermediate result is preserved. Finally, the accumulator is truncated to yield a result of 1.7 format.

#### Parameters

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] mean value returned here

## Minimum

```
RISCV_DSP_ATTRIBUTE void riscv_min_f16 (const float16_t *pSrc, uint32_t blockSize,
float16_t *pResult, uint32_t *pIndex)
```

```
RISCV_DSP_ATTRIBUTE void riscv_min_f32 (const float32_t *pSrc, uint32_t blockSize,
float32_t *pResult, uint32_t *pIndex)
```

```
RISCV_DSP_ATTRIBUTE void riscv_min_f64 (const float64_t *pSrc, uint32_t blockSize,
float64_t *pResult, uint32_t *pIndex)
```

```
RISCV_DSP_ATTRIBUTE void riscv_min_no_idx_f16 (const float16_t *pSrc, uint32_t blockSize,
float16_t *pResult)
```

```
RISCV_DSP_ATTRIBUTE void riscv_min_no_idx_f32 (const float32_t *pSrc, uint32_t blockSize,
float32_t *pResult)
```

```
RISCV_DSP_ATTRIBUTE void riscv_min_no_idx_f64 (const float64_t *pSrc, uint32_t blockSize,
float64_t *pResult)
```

```
RISCV_DSP_ATTRIBUTE void riscv_min_no_idx_q15 (const q15_t *pSrc, uint32_t blockSize,
q15_t *pResult)
```

```
RISCV_DSP_ATTRIBUTE void riscv_min_no_idx_q31 (const q31_t *pSrc, uint32_t blockSize,
q31_t *pResult)
```

```
RISCV_DSP_ATTRIBUTE void riscv_min_no_idx_q7 (const q7_t *pSrc, uint32_t blockSize,
q7_t *pResult)
```

```
RISCV_DSP_ATTRIBUTE void riscv_min_q15 (const q15_t *pSrc, uint32_t blockSize,
q15_t *pResult, uint32_t *pIndex)
```

```
RISCV_DSP_ATTRIBUTE void riscv_min_q31 (const q31_t *pSrc, uint32_t blockSize,
q31_t *pResult, uint32_t *pIndex)
```

```
RISCV_DSP_ATTRIBUTE void riscv_min_q7 (const q7_t *pSrc, uint32_t blockSize,
q7_t *pResult, uint32_t *pIndex)
```

#### *group* **Minimum**

Computes the minimum value of an array of data. The function returns both the minimum value and its position within the array. There are separate functions for floating-point, Q31, Q15, and Q7 data types.

### **Functions**

```
RISCV_DSP_ATTRIBUTE void riscv_min_f16 (const float16_t *pSrc, uint32_t blockSize,
float16_t *pResult, uint32_t *pIndex)
```

Minimum value of a floating-point vector.

#### **Parameters**

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] minimum value returned here
- **pIndex** – [out] index of minimum value returned here

```
RISCV_DSP_ATTRIBUTE void riscv_min_f32 (const float32_t *pSrc, uint32_t blockSize,
float32_t *pResult, uint32_t *pIndex)
```

Minimum value of a floating-point vector.

#### **Parameters**

- **pSrc** – [in] points to the input vector

- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] minimum value returned here
- **pIndex** – [out] index of minimum value returned here

**RISCV\_DSP\_ATTRIBUTE void riscv\_min\_f64** (const float64\_t \*pSrc, uint32\_t blockSize, float64\_t \*pResult, uint32\_t \*pIndex)

Minimum value of a floating-point vector.

#### Parameters

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] minimum value returned here
- **pIndex** – [out] index of minimum value returned here

**RISCV\_DSP\_ATTRIBUTE void riscv\_min\_no\_idx\_f16** (const float16\_t \*pSrc, uint32\_t blockSize, float16\_t \*pResult)

Minimum value of a floating-point vector.

#### Parameters

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] minimum value returned here

**RISCV\_DSP\_ATTRIBUTE void riscv\_min\_no\_idx\_f32** (const float32\_t \*pSrc, uint32\_t blockSize, float32\_t \*pResult)

Minimum value of a floating-point vector.

#### Parameters

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] minimum value returned here

**RISCV\_DSP\_ATTRIBUTE void riscv\_min\_no\_idx\_f64** (const float64\_t \*pSrc, uint32\_t blockSize, float64\_t \*pResult)

Maximum value of a floating-point vector.

Minimum value of a floating-point vector.

#### Parameters

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] minimum value returned here

**RISCV\_DSP\_ATTRIBUTE void riscv\_min\_no\_idx\_q15** (const q15\_t \*pSrc, uint32\_t blockSize, q15\_t \*pResult)

Minimum value of a q15 vector without index.

Minimum value of a q15 vector.

**Parameters**

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] minimum value returned here

RISCV\_DSP\_ATTRIBUTE void **riscv\_min\_no\_idx\_q31** (const q31\_t \*pSrc, uint32\_t blockSize, q31\_t \*pResult)

Minimum value of a q31 vector without index.

Minimum value of a q31 vector.

**Parameters**

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] minimum value returned here

RISCV\_DSP\_ATTRIBUTE void **riscv\_min\_no\_idx\_q7** (const q7\_t \*pSrc, uint32\_t blockSize, q7\_t \*pResult)

Minimum value of a q7 vector without index.

Minimum value of a q7 vector.

**Parameters**

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] minimum value returned here

RISCV\_DSP\_ATTRIBUTE void **riscv\_min\_q15** (const q15\_t \*pSrc, uint32\_t blockSize, q15\_t \*pResult, uint32\_t \*pIndex)

Minimum value of a Q15 vector.

**Parameters**

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] minimum value returned here
- **pIndex** – [out] index of minimum value returned here

RISCV\_DSP\_ATTRIBUTE void **riscv\_min\_q31** (const q31\_t \*pSrc, uint32\_t blockSize, q31\_t \*pResult, uint32\_t \*pIndex)

Minimum value of a Q31 vector.

**Parameters**

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] minimum value returned here
- **pIndex** – [out] index of minimum value returned here

```
RISCV_DSP_ATTRIBUTE void riscv_min_q7 (const q7_t *pSrc, uint32_t blockSize,
q7_t *pResult, uint32_t *pIndex)
```

Minimum value of a Q7 vector.

#### Parameters

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] minimum value returned here
- **pIndex** – [out] index of minimum value returned here

### Mean Square Error

```
RISCV_DSP_ATTRIBUTE void riscv_mse_f16 (const float16_t *pSrcA, const float16_t *pSrcB,
uint32_t blockSize, float16_t *result)
```

```
RISCV_DSP_ATTRIBUTE void riscv_mse_f32 (const float32_t *pSrcA, const float32_t *pSrcB,
uint32_t blockSize, float32_t *pResult)
```

```
RISCV_DSP_ATTRIBUTE void riscv_mse_f64 (const float64_t *pSrcA, const float64_t *pSrcB,
uint32_t blockSize, float64_t *pResult)
```

```
RISCV_DSP_ATTRIBUTE void riscv_mse_q15 (const q15_t *pSrcA, const q15_t *pSrcB,
uint32_t blockSize, q15_t *pResult)
```

```
RISCV_DSP_ATTRIBUTE void riscv_mse_q31 (const q31_t *pSrcA, const q31_t *pSrcB,
uint32_t blockSize, q31_t *pResult)
```

```
RISCV_DSP_ATTRIBUTE void riscv_mse_q7 (const q7_t *pSrcA, const q7_t *pSrcB,
uint32_t blockSize, q7_t *pResult)
```

#### *group* Mean Square Error

Calculates the mean square error between two vectors.

### Functions

```
RISCV_DSP_ATTRIBUTE void riscv_mse_f16 (const float16_t *pSrcA,
const float16_t *pSrcB, uint32_t blockSize, float16_t *result)
```

Mean square error between two half floating point vectors.

Mean square error between two half precision float vectors.

#### Parameters

- **pSrcA** – [in] points to the first input vector
- **pSrcB** – [in] points to the second input vector
- **blockSize** – [in] number of samples in input vector

- **result** – [out] mean square error

RISCV\_DSP\_ATTRIBUTE void riscv\_mse\_f32 (const float32\_t \*pSrcA,  
const float32\_t \*pSrcB, uint32\_t blockSize, float32\_t \*pResult)

Mean square error between two floating point vectors.

Mean square error between two single precision float vectors.

**Parameters**

- **pSrcA** – [in] points to the first input vector
- **pSrcB** – [in] points to the second input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] mean square error

RISCV\_DSP\_ATTRIBUTE void riscv\_mse\_f64 (const float64\_t \*pSrcA,  
const float64\_t \*pSrcB, uint32\_t blockSize, float64\_t \*pResult)

Mean square error between two double floating point vectors.

Mean square error between two double precision float vectors.

**Parameters**

- **pSrcA** – [in] points to the first input vector
- **pSrcB** – [in] points to the second input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] mean square error

RISCV\_DSP\_ATTRIBUTE void riscv\_mse\_q15 (const q15\_t \*pSrcA, const q15\_t \*pSrcB,  
uint32\_t blockSize, q15\_t \*pResult)

Mean square error between two Q15 vectors.

**Parameters**

- **pSrcA** – [in] points to the first input vector
- **pSrcB** – [in] points to the second input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] mean square error

RISCV\_DSP\_ATTRIBUTE void riscv\_mse\_q31 (const q31\_t \*pSrcA, const q31\_t \*pSrcB,  
uint32\_t blockSize, q31\_t \*pResult)

Mean square error between two Q31 vectors.

**Parameters**

- **pSrcA** – [in] points to the first input vector
- **pSrcB** – [in] points to the second input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] mean square error



```
RISCV_DSP_ATTRIBUTE void riscv_mse_q7 (const q7_t *pSrcA, const q7_t *pSrcB,
uint32_t blockSize, q7_t *pResult)
```

Mean square error between two Q7 vectors.

#### Parameters

- **pSrcA** – [in] points to the first input vector
- **pSrcB** – [in] points to the second input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] mean square error

## Power

```
RISCV_DSP_ATTRIBUTE void riscv_power_f16 (const float16_t *pSrc, uint32_t blockSize,
float16_t *pResult)
```

```
RISCV_DSP_ATTRIBUTE void riscv_power_f32 (const float32_t *pSrc, uint32_t blockSize,
float32_t *pResult)
```

```
RISCV_DSP_ATTRIBUTE void riscv_power_f64 (const float64_t *pSrc, uint32_t blockSize,
float64_t *pResult)
```

```
RISCV_DSP_ATTRIBUTE void riscv_power_q15 (const q15_t *pSrc, uint32_t blockSize,
q63_t *pResult)
```

```
RISCV_DSP_ATTRIBUTE void riscv_power_q31 (const q31_t *pSrc, uint32_t blockSize,
q63_t *pResult)
```

```
RISCV_DSP_ATTRIBUTE void riscv_power_q7 (const q7_t *pSrc, uint32_t blockSize,
q31_t *pResult)
```

#### group Power

Calculates the sum of the squares of the elements in the input vector. The underlying algorithm is used:

There are separate functions for floating point, Q31, Q15, and Q7 data types.

Since the result is not divided by the length, those functions are in fact computing something which is more an energy than a power.

## Functions

```
RISCV_DSP_ATTRIBUTE void riscv_power_f16 (const float16_t *pSrc, uint32_t blockSize,
float16_t *pResult)
```

Sum of the squares of the elements of a floating-point vector.

#### Parameters

- **pSrc** – [in] points to the input vector

- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] sum of the squares value returned here

**RISCV\_DSP\_ATTRIBUTE void riscv\_power\_f32 (const float32\_t \*pSrc, uint32\_t blockSize, float32\_t \*pResult)**

Sum of the squares of the elements of a floating-point vector.

**Parameters**

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] sum of the squares value returned here

**RISCV\_DSP\_ATTRIBUTE void riscv\_power\_f64 (const float64\_t \*pSrc, uint32\_t blockSize, float64\_t \*pResult)**

Sum of the squares of the elements of a floating-point vector.

**Parameters**

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] sum of the squares value returned here

**RISCV\_DSP\_ATTRIBUTE void riscv\_power\_q15 (const q15\_t \*pSrc, uint32\_t blockSize, q63\_t \*pResult)**

Sum of the squares of the elements of a Q15 vector.

**Scaling and Overflow Behavior**

The function is implemented using a 64-bit internal accumulator. The input is represented in 1.15 format. Intermediate multiplication yields a 2.30 format, and this result is added without saturation to a 64-bit accumulator in 34.30 format. With 33 guard bits in the accumulator, there is no risk of overflow, and the full precision of the intermediate multiplication is preserved. Finally, the return result is in 34.30 format.

**Parameters**

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] sum of the squares value returned here

**RISCV\_DSP\_ATTRIBUTE void riscv\_power\_q31 (const q31\_t \*pSrc, uint32\_t blockSize, q63\_t \*pResult)**

Sum of the squares of the elements of a Q31 vector.

**Scaling and Overflow Behavior**

The function is implemented using a 64-bit internal accumulator. The input is represented in 1.31 format. Intermediate multiplication yields a 2.62 format, and this result is truncated to 2.48 format by discarding the lower 14 bits. The 2.48 result is then added without saturation to a 64-bit accumulator in

16.48 format. With 15 guard bits in the accumulator, there is no risk of overflow, and the full precision of the intermediate multiplication is preserved. Finally, the return result is in 16.48 format.

#### Parameters

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] sum of the squares value returned here

**RISCV\_DSP\_ATTRIBUTE void riscv\_power\_q7** (const q7\_t \*pSrc, uint32\_t blockSize, q31\_t \*pResult)

Sum of the squares of the elements of a Q7 vector.

#### Scaling and Overflow Behavior

The function is implemented using a 32-bit internal accumulator. The input is represented in 1.7 format. Intermediate multiplication yields a 2.14 format, and this result is added without saturation to an accumulator in 18.14 format. With 17 guard bits in the accumulator, there is no risk of overflow, and the full precision of the intermediate multiplication is preserved. Finally, the return result is in 18.14 format.

#### Parameters

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] sum of the squares value returned here

### Root mean square (RMS)

**RISCV\_DSP\_ATTRIBUTE void riscv\_rms\_f16** (const float16\_t \*pSrc, uint32\_t blockSize, float16\_t \*pResult)

**RISCV\_DSP\_ATTRIBUTE void riscv\_rms\_f32** (const float32\_t \*pSrc, uint32\_t blockSize, float32\_t \*pResult)

**RISCV\_DSP\_ATTRIBUTE void riscv\_rms\_q15** (const q15\_t \*pSrc, uint32\_t blockSize, q15\_t \*pResult)

**RISCV\_DSP\_ATTRIBUTE void riscv\_rms\_q31** (const q31\_t \*pSrc, uint32\_t blockSize, q31\_t \*pResult)

#### *group* Root mean square (RMS)

Calculates the Root Mean Square of the elements in the input vector. The underlying algorithm is used:

There are separate functions for floating point, Q31, and Q15 data types.

## Functions

**RISCV\_DSP\_ATTRIBUTE void riscv\_rms\_f16 (const float16\_t \*pSrc, uint32\_t blockSize, float16\_t \*pResult)**

Root Mean Square of the elements of a floating-point vector.

### Parameters

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] root mean square value returned here

**RISCV\_DSP\_ATTRIBUTE void riscv\_rms\_f32 (const float32\_t \*pSrc, uint32\_t blockSize, float32\_t \*pResult)**

Root Mean Square of the elements of a floating-point vector.

### Parameters

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] root mean square value returned here

**RISCV\_DSP\_ATTRIBUTE void riscv\_rms\_q15 (const q15\_t \*pSrc, uint32\_t blockSize, q15\_t \*pResult)**

Root Mean Square of the elements of a Q15 vector.

### Scaling and Overflow Behavior

The function is implemented using a 64-bit internal accumulator. The input is represented in 1.15 format. Intermediate multiplication yields a 2.30 format, and this result is added without saturation to a 64-bit accumulator in 34.30 format. With 33 guard bits in the accumulator, there is no risk of overflow, and the full precision of the intermediate multiplication is preserved. Finally, the 34.30 result is truncated to 34.15 format by discarding the lower 15 bits, and then saturated to yield a result in 1.15 format.

### Parameters

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] root mean square value returned here

**RISCV\_DSP\_ATTRIBUTE void riscv\_rms\_q31 (const q31\_t \*pSrc, uint32\_t blockSize, q31\_t \*pResult)**

Root Mean Square of the elements of a Q31 vector.

### Scaling and Overflow Behavior

The function is implemented using an internal 64-bit accumulator. The input is represented in 1.31 format, and intermediate multiplication yields a 2.62 format. The accumulator maintains full precision of the intermediate multiplication results, but provides only a single guard bit. There is no saturation on intermediate additions. If the accumulator overflows, it wraps around and distorts the result. In

order to avoid overflows completely, the input signal must be scaled down by  $\log_2(\text{blockSize})$  bits, as a total of  $\text{blockSize}$  additions are performed internally. Finally, the 2.62 accumulator is right shifted by 31 bits to yield a 1.31 format value.

#### Parameters

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] root mean square value returned here

### Standard deviation

```
RISCV_DSP_ATTRIBUTE void riscv_std_f16 (const float16_t *pSrc, uint32_t blockSize,
float16_t *pResult)
```

```
RISCV_DSP_ATTRIBUTE void riscv_std_f32 (const float32_t *pSrc, uint32_t blockSize,
float32_t *pResult)
```

```
RISCV_DSP_ATTRIBUTE void riscv_std_f64 (const float64_t *pSrc, uint32_t blockSize,
float64_t *pResult)
```

```
RISCV_DSP_ATTRIBUTE void riscv_std_q15 (const q15_t *pSrc, uint32_t blockSize,
q15_t *pResult)
```

```
RISCV_DSP_ATTRIBUTE void riscv_std_q31 (const q31_t *pSrc, uint32_t blockSize,
q31_t *pResult)
```

#### group Standard deviation

Calculates the standard deviation of the elements in the input vector.

The float implementation is relying on `riscv_var_f32` which is using a two-pass algorithm to avoid problem of numerical instabilities and cancellation errors.

Fixed point versions are using the standard textbook algorithm since the fixed point numerical behavior is different from the float one.

Algorithm for fixed point versions is summarized below:

There are separate functions for floating point, Q31, and Q15 data types.

### Functions

```
RISCV_DSP_ATTRIBUTE void riscv_std_f16 (const float16_t *pSrc, uint32_t blockSize,
float16_t *pResult)
```

Standard deviation of the elements of a floating-point vector.

#### Parameters

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector

- **pResult** – [out] standard deviation value returned here

**RISCV\_DSP\_ATTRIBUTE void riscv\_std\_f32 (const float32\_t \*pSrc, uint32\_t blockSize, float32\_t \*pResult)**

Standard deviation of the elements of a floating-point vector.

#### Parameters

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] standard deviation value returned here

**RISCV\_DSP\_ATTRIBUTE void riscv\_std\_f64 (const float64\_t \*pSrc, uint32\_t blockSize, float64\_t \*pResult)**

Standard deviation of the elements of a floating-point vector.

#### Parameters

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] standard deviation value returned here

**RISCV\_DSP\_ATTRIBUTE void riscv\_std\_q15 (const q15\_t \*pSrc, uint32\_t blockSize, q15\_t \*pResult)**

Standard deviation of the elements of a Q15 vector.

### Scaling and Overflow Behavior

The function is implemented using a 64-bit internal accumulator. The input is represented in 1.15 format. Intermediate multiplication yields a 2.30 format, and this result is added without saturation to a 64-bit accumulator in 34.30 format. With 33 guard bits in the accumulator, there is no risk of overflow, and the full precision of the intermediate multiplication is preserved. Finally, the 34.30 result is truncated to 34.15 format by discarding the lower 15 bits, and then saturated to yield a result in 1.15 format.

#### Parameters

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] standard deviation value returned here

**RISCV\_DSP\_ATTRIBUTE void riscv\_std\_q31 (const q31\_t \*pSrc, uint32\_t blockSize, q31\_t \*pResult)**

Standard deviation of the elements of a Q31 vector.

### Scaling and Overflow Behavior

The function is implemented using an internal 64-bit accumulator. The input is represented in 1.31 format, which is then downshifted by 8 bits which yields 1.23, and intermediate multiplication yields a 2.46 format. The accumulator maintains full precision of the intermediate multiplication results, but provides only a 16 guard bits. There is no saturation on intermediate additions. If the accumulator overflows it wraps around and distorts the result. In order to avoid overflows completely the input

signal must be scaled down by  $\log_2(\text{blockSize}) - 8$  bits, as a total of  $\text{blockSize}$  additions are performed internally. After division, internal variables should be Q18.46. Finally, the 18.46 accumulator is right shifted by 15 bits to yield a 1.31 format value.

#### Parameters

- **pSrc** – [in] points to the input vector.
- **blockSize** – [in] number of samples in input vector.
- **pResult** – [out] standard deviation value returned here.

### Variance

```
RISCV_DSP_ATTRIBUTE void riscv_var_f16 (const float16_t *pSrc, uint32_t blockSize,
float16_t *pResult)
```

```
RISCV_DSP_ATTRIBUTE void riscv_var_f32 (const float32_t *pSrc, uint32_t blockSize,
float32_t *pResult)
```

```
RISCV_DSP_ATTRIBUTE void riscv_var_f64 (const float64_t *pSrc, uint32_t blockSize,
float64_t *pResult)
```

```
RISCV_DSP_ATTRIBUTE void riscv_var_q15 (const q15_t *pSrc, uint32_t blockSize,
q15_t *pResult)
```

```
RISCV_DSP_ATTRIBUTE void riscv_var_q31 (const q31_t *pSrc, uint32_t blockSize,
q31_t *pResult)
```

#### group Variance

Calculates the variance of the elements in the input vector. The underlying algorithm used is the direct method sometimes referred to as the two-pass method:

There are separate functions for floating point, Q31, and Q15 data types.

### Functions

```
RISCV_DSP_ATTRIBUTE void riscv_var_f16 (const float16_t *pSrc, uint32_t blockSize,
float16_t *pResult)
```

Variance of the elements of a floating-point vector.

#### Parameters

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] variance value returned here

```
RISCV_DSP_ATTRIBUTE void riscv_var_f32 (const float32_t *pSrc, uint32_t blockSize,
float32_t *pResult)
```

Variance of the elements of a floating-point vector.

**Parameters**

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] variance value returned here

**RISCV\_DSP\_ATTRIBUTE void riscv\_var\_f64 (const float64\_t \*pSrc, uint32\_t blockSize, float64\_t \*pResult)**

Variance of the elements of a floating-point vector.

**Parameters**

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] variance value returned here

**RISCV\_DSP\_ATTRIBUTE void riscv\_var\_q15 (const q15\_t \*pSrc, uint32\_t blockSize, q15\_t \*pResult)**

Variance of the elements of a Q15 vector.

**Scaling and Overflow Behavior**

The function is implemented using a 64-bit internal accumulator. The input is represented in 1.15 format. Intermediate multiplication yields a 2.30 format, and this result is added without saturation to a 64-bit accumulator in 34.30 format. With 33 guard bits in the accumulator, there is no risk of overflow, and the full precision of the intermediate multiplication is preserved. Finally, the 34.30 result is truncated to 34.15 format by discarding the lower 15 bits, and then saturated to yield a result in 1.15 format.

**Parameters**

- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] variance value returned here

**RISCV\_DSP\_ATTRIBUTE void riscv\_var\_q31 (const q31\_t \*pSrc, uint32\_t blockSize, q31\_t \*pResult)**

Variance of the elements of a Q31 vector.

**Scaling and Overflow Behavior**

The function is implemented using an internal 64-bit accumulator. The input is represented in 1.31 format, which is then downshifted by 8 bits which yields 1.23, and intermediate multiplication yields a 2.46 format. The accumulator maintains full precision of the intermediate multiplication results, and as a consequence has only 16 guard bits. There is no saturation on intermediate additions. If the accumulator overflows it wraps around and distorts the result. In order to avoid overflows completely the input signal must be scaled down by  $\log_2(\text{blockSize}) - 8$  bits, as a total of  $\text{blockSize}$  additions are performed internally. After division, internal variables should be Q18.46. Finally, the 18.46 accumulator is right shifted by 15 bits to yield a 1.31 format value.

**Parameters**



- **pSrc** – [in] points to the input vector
- **blockSize** – [in] number of samples in input vector
- **pResult** – [out] variance value returned here

*group* **Statistics Functions**

### 3.3.13 Support Functions

#### Typecasting

```
__STATIC_INLINE int16_t riscv_typecast_s16_f16 (float16_t x)
```

```
__STATIC_INLINE float16_t riscv_typecast_f16_s16 (int16_t x)
```

*group* **Typecasting**

#### Functions

```
__STATIC_INLINE int16_t riscv_typecast_s16_f16 (float16_t x)
```

Interpret a f16 as an s16 value.

##### Description

It is a typecast. No conversion of the float to int is done. The memcpy will be optimized out by the compiler. memcpy is used to prevent type punning issues. With gcc, -fno-builtins MUST not be used or the memcpy will not be optimized out.

##### Parameters

**x** – [in] input value.

##### Returns

return value.

```
__STATIC_INLINE float16_t riscv_typecast_f16_s16 (int16_t x)
```

Interpret an s16 as an f16 value.

##### Description

It is a typecast. No conversion of the int to float is done. The memcpy will be optimized out by the compiler. memcpy is used to prevent type punning issues. With gcc, -fno-builtins MUST not be used or the memcpy will not be optimized out.

##### Parameters

**x** – [in] input value.

##### Returns

return value.

## Barycenter

```
RISCV_DSP_ATTRIBUTE void riscv_barycenter_f32 (const float32_t *in,  
const float32_t *weights, float32_t *out, uint32_t nbVectors, uint32_t vecDim)
```

```
RISCV_DSP_ATTRIBUTE void riscv_barycenter_f16 (const float16_t *in,  
const float16_t *weights, float16_t *out, uint32_t nbVectors, uint32_t vecDim)
```

### *group* Barycenter

Barycenter of weighted vectors

## Unnamed Group

```
RISCV_DSP_ATTRIBUTE void riscv_barycenter_f32 (const float32_t *in,  
const float32_t *weights, float32_t *out, uint32_t nbVectors, uint32_t vecDim)
```

Barycenter.

### Parameters

- **\*in** – [in] List of vectors
- **\*weights** – [in] Weights of the vectors
- **\*out** – [out] Barycenter
- **nbVectors** – [in] Number of vectors
- **vecDim** – [in] Dimension of space (vector dimension)

## Functions

```
RISCV_DSP_ATTRIBUTE void riscv_barycenter_f16 (const float16_t *in,  
const float16_t *weights, float16_t *out, uint32_t nbVectors, uint32_t vecDim)
```

Barycenter.

### Parameters

- **\*in** – [in] List of vectors
- **\*weights** – [in] Weights of the vectors
- **\*out** – [out] Barycenter
- **nbVectors** – [in] Number of vectors
- **vecDim** – [in] Dimension of space (vector dimension)

## Vector sorting algorithms

```
RISCV_DSP_ATTRIBUTE void riscv_merge_sort_f32 (const riscv_merge_sort_instance_f32 *S,
float32_t *pSrc, float32_t *pDst, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_merge_sort_init_f32 (riscv_merge_sort_instance_f32 *S,
riscv_sort_dir dir, float32_t *buffer)
```

```
RISCV_DSP_ATTRIBUTE void riscv_sort_f32 (const riscv_sort_instance_f32 *S,
float32_t *pSrc, float32_t *pDst, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_sort_init_f32 (riscv_sort_instance_f32 *S,
riscv_sort_alg alg, riscv_sort_dir dir)
```

### *group* Vector sorting algorithms

Sort the elements of a vector

There are separate functions for floating-point, Q31, Q15, and Q7 data types.

## Functions

```
RISCV_DSP_ATTRIBUTE void riscv_bitonic_sort_f32 (const riscv_sort_instance_f32 *S,
float32_t *pSrc, float32_t *pDst, uint32_t blockSize)
```

### Parameters

- **S** – [in] points to an instance of the sorting structure.
- **pSrc** – [in] points to the block of input data.
- **pDst** – [out] points to the block of output data
- **blockSize** – [in] number of samples to process.

```
RISCV_DSP_ATTRIBUTE void riscv_bubble_sort_f32 (const riscv_sort_instance_f32 *S,
float32_t *pSrc, float32_t *pDst, uint32_t blockSize)
```

### Algorithm

The bubble sort algorithm is a simple comparison algorithm that reads the elements of a vector from the beginning to the end, compares the adjacent ones and swaps them if they are in the wrong order. The procedure is repeated until there is nothing left to swap. Bubble sort is fast for input vectors that are nearly sorted.

**It's an in-place algorithm. In order to obtain an out-of-place function,** a memcpy of the source vector is performed

### Parameters

- **S** – [in] points to an instance of the sorting structure.
- **pSrc** – [in] points to the block of input data.
- **pDst** – [out] points to the block of output data
- **blockSize** – [in] number of samples to process.

```
RISCV_DSP_ATTRIBUTE void riscv_heap_sort_f32 (const riscv_sort_instance_f32 *S,  
float32_t *pSrc, float32_t *pDst, uint32_t blockSize)
```

**Algorithm**

The heap sort algorithm is a comparison algorithm that divides the input array into a sorted and an unsorted region, and shrinks the unsorted region by extracting the largest element and moving it to the sorted region. A heap data structure is used to find the maximum.

**It's an in-place algorithm. In order to obtain an out-of-place**  
function, a memcpy of the source vector is performed.

**Parameters**

- **S** – [in] points to an instance of the sorting structure.
- **pSrc** – [in] points to the block of input data.
- **pDst** – [out] points to the block of output data
- **blockSize** – [in] number of samples to process.

```
RISCV_DSP_ATTRIBUTE void riscv_insertion_sort_f32 (const riscv_sort_instance_f32 *S,  
float32_t *pSrc, float32_t *pDst, uint32_t blockSize)
```

**Algorithm**

The insertion sort is a simple sorting algorithm that reads all the element of the input array and removes one element at a time, finds the location it belongs in the final sorted list, and inserts it there.

**It's an in-place algorithm. In order to obtain an out-of-place**  
function, a memcpy of the source vector is performed.

**Parameters**

- **S** – [in] points to an instance of the sorting structure.
- **pSrc** – [in] points to the block of input data.
- **pDst** – [out] points to the block of output data
- **blockSize** – [in] number of samples to process.

```
RISCV_DSP_ATTRIBUTE void riscv_merge_sort_f32 (const riscv_merge_sort_instance_f32 *S,  
float32_t *pSrc, float32_t *pDst, uint32_t blockSize)
```

**Algorithm**

The merge sort algorithm is a comparison algorithm that divide the input array in sublists and merge them to produce longer sorted sublists until there is only one list remaining.

**A work array is always needed. It must be allocated by the user**  
linked to the instance at initialization time.

**It's an in-place algorithm. In order to obtain an out-of-place**  
function, a memcpy of the source vector is performed

**Parameters**

- **S** – [in] points to an instance of the sorting structure.
- **pSrc** – [in] points to the block of input data.
- **pDst** – [out] points to the block of output data

- **blockSize** – [in] number of samples to process.

RISCV\_DSP\_ATTRIBUTE void riscv\_merge\_sort\_init\_f32 (riscv\_merge\_sort\_instance\_f32 \*S, riscv\_sort\_dir dir, float32\_t \*buffer)

#### Parameters

- **S** – [inout] points to an instance of the sorting structure.
- **dir** – [in] Sorting order.
- **buffer** – [in] Working buffer.

RISCV\_DSP\_ATTRIBUTE void riscv\_quick\_sort\_f32 (const riscv\_sort\_instance\_f32 \*S, float32\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)

#### Algorithm

The quick sort algorithm is a comparison algorithm that divides the input array into two smaller sub-arrays and recursively sort them. An element of the array (the pivot) is chosen, all the elements with values smaller than the pivot are moved before the pivot, while all elements with values greater than the pivot are moved after it (partition).

In this implementation the Hoare partition scheme has been used [Hoare, C. A. R. (1 January 1962). “Quicksort”. The Computer Journal. 5 (1): 10...16.] The first element has always been chosen as the pivot. The partition algorithm guarantees that the returned pivot is never placed outside the vector, since it is returned only when the pointers crossed each other. In this way it isn't possible to obtain empty partitions and infinite recursion is avoided.

It's an in-place algorithm. In order to obtain an out-of-place function, a memcpy of the source vector is performed.

#### Parameters

- **S** – [in] points to an instance of the sorting structure.
- **pSrc** – [inout] points to the block of input data.
- **pDst** – [out] points to the block of output data.
- **blockSize** – [in] number of samples to process.

RISCV\_DSP\_ATTRIBUTE void riscv\_selection\_sort\_f32 (const riscv\_sort\_instance\_f32 \*S, float32\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)

#### Algorithm

The Selection sort algorithm is a comparison algorithm that divides the input array into a sorted and an unsorted sublist (initially the sorted sublist is empty and the unsorted sublist is the input array), looks for the smallest (or biggest) element in the unsorted sublist, swapping it with the leftmost one, and moving the sublists boundary one element to the right.

**It's an in-place algorithm. In order to obtain an out-of-place function, a memcpy of the source vector is performed.**

#### Parameters

- **S** – [in] points to an instance of the sorting structure.
- **pSrc** – [in] points to the block of input data.

- **pDst** – [out] points to the block of output data
- **blockSize** – [in] number of samples to process.

```
RISCV_DSP_ATTRIBUTE void riscv_sort_f32 (const riscv_sort_instance_f32 *S,  
float32_t *pSrc, float32_t *pDst, uint32_t blockSize)
```

Generic sorting function.

#### Parameters

- **S** – [in] points to an instance of the sorting structure.
- **pSrc** – [in] points to the block of input data.
- **pDst** – [out] points to the block of output data.
- **blockSize** – [in] number of samples to process.

```
RISCV_DSP_ATTRIBUTE void riscv_sort_init_f32 (riscv_sort_instance_f32 *S,  
riscv_sort_alg alg, riscv_sort_dir dir)
```

#### Parameters

- **S** – [inout] points to an instance of the sorting structure.
- **alg** – [in] Selected algorithm.
- **dir** – [in] Sorting order.

## Vector Copy

```
RISCV_DSP_ATTRIBUTE void riscv_copy_f16 (const float16_t *pSrc, float16_t *pDst,  
uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_copy_f32 (const float32_t *pSrc, float32_t *pDst,  
uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_copy_f64 (const float64_t *pSrc, float64_t *pDst,  
uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_copy_q15 (const q15_t *pSrc, q15_t *pDst,  
uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_copy_q31 (const q31_t *pSrc, q31_t *pDst,  
uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_copy_q7 (const q7_t *pSrc, q7_t *pDst, uint32_t blockSize)
```

### *group* Vector Copy

Copies sample by sample from source vector to destination vector.

There are separate functions for floating point, Q31, Q15, and Q7 data types.

## Functions

**RISCV\_DSP\_ATTRIBUTE void riscv\_copy\_f16 (const float16\_t \*pSrc, float16\_t \*pDst, uint32\_t blockSize)**

Copies the elements of a f16 vector.

Copies the elements of a floating-point vector.

### Parameters

- **pSrc** – [in] points to input vector
- **pDst** – [out] points to output vector
- **blockSize** – [in] number of samples in each vector

**RISCV\_DSP\_ATTRIBUTE void riscv\_copy\_f32 (const float32\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)**

Copies the elements of a floating-point vector.

### Parameters

- **pSrc** – [in] points to input vector
- **pDst** – [out] points to output vector
- **blockSize** – [in] number of samples in each vector

**RISCV\_DSP\_ATTRIBUTE void riscv\_copy\_f64 (const float64\_t \*pSrc, float64\_t \*pDst, uint32\_t blockSize)**

Copies the elements of a floating-point vector.

### Parameters

- **pSrc** – [in] points to input vector
- **pDst** – [out] points to output vector
- **blockSize** – [in] number of samples in each vector

**RISCV\_DSP\_ATTRIBUTE void riscv\_copy\_q15 (const q15\_t \*pSrc, q15\_t \*pDst, uint32\_t blockSize)**

Copies the elements of a Q15 vector.

### Parameters

- **pSrc** – [in] points to input vector
- **pDst** – [out] points to output vector
- **blockSize** – [in] number of samples in each vector

**RISCV\_DSP\_ATTRIBUTE void riscv\_copy\_q31 (const q31\_t \*pSrc, q31\_t \*pDst, uint32\_t blockSize)**

Copies the elements of a Q31 vector.

### Parameters

- **pSrc** – [in] points to input vector
- **pDst** – [out] points to output vector

- **blockSize** – [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_copy\_q7 (const q7\_t \*pSrc, q7\_t \*pDst, uint32\_t blockSize)

Copies the elements of a Q7 vector.

#### Parameters

- **pSrc** – [in] points to input vector
- **pDst** – [out] points to output vector
- **blockSize** – [in] number of samples in each vector

### Convert 16-bit floating point value

RISCV\_DSP\_ATTRIBUTE void riscv\_f16\_to\_f64 (const float16\_t \*pSrc, float64\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_f16\_to\_float (const float16\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_f16\_to\_q15 (const float16\_t \*pSrc, q15\_t \*pDst, uint32\_t blockSize)

*group* Convert 16-bit floating point value

### Functions

RISCV\_DSP\_ATTRIBUTE void riscv\_f16\_to\_f64 (const float16\_t \*pSrc, float64\_t \*pDst, uint32\_t blockSize)

Converts the elements of the f16 vector to f64 vector.

Converts the elements of the 16 bit floating-point vector to 64 bit floating-point vector.

#### Parameters

- **pSrc** – [in] points to the f16 input vector
- **pDst** – [out] points to the f64 output vector
- **blockSize** – [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_f16\_to\_float (const float16\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)

Converts the elements of the f16 vector to f32 vector.

Converts the elements of the floating-point vector to Q31 vector.

#### Parameters

- **pSrc** – [in] points to the f16 input vector
- **pDst** – [out] points to the f32 output vector
- **blockSize** – [in] number of samples in each vector



```
RISCV_DSP_ATTRIBUTE void riscv_f16_to_q15 (const float16_t *pSrc, q15_t *pDst,
uint32_t blockSize)
```

Converts the elements of the f16 vector to Q15 vector.

Converts the elements of the floating-point vector to Q31 vector.

#### Details

The equation used for the conversion process is:

#### Scaling and Overflow Behavior

The function uses saturating arithmetic. Results outside of the allowable Q15 range [0x8000 0x7FFF] are saturated.

#### Note

In order to apply rounding in scalar version, the library should be rebuilt with the ROUNDING macro defined in the preprocessor section of project options.

#### Parameters

- **pSrc** – [in] points to the f16 input vector
- **pDst** – [out] points to the Q15 output vector
- **blockSize** – [in] number of samples in each vector

### Convert 64-bit floating point value

```
RISCV_DSP_ATTRIBUTE void riscv_f64_to_f16 (const float64_t *pSrc, float16_t *pDst,
uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_f64_to_float (const float64_t *pSrc, float32_t *pDst,
uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_f64_to_q15 (const float64_t *pSrc, q15_t *pDst,
uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_f64_to_q31 (const float64_t *pSrc, q31_t *pDst,
uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_f64_to_q7 (const float64_t *pSrc, q7_t *pDst,
uint32_t blockSize)
```

*group* Convert 64-bit floating point value

## Functions

**RISCV\_DSP\_ATTRIBUTE void riscv\_f64\_to\_f16 (const float64\_t \*pSrc, float16\_t \*pDst, uint32\_t blockSize)**

Converts the elements of the f64 vector to f16 vector.

Converts the elements of the 64 bit floating-point vector to 16 bit floating-point vector.

### Parameters

- **pSrc** – [in] points to the f64 input vector
- **pDst** – [out] points to the f16 output vector
- **blockSize** – [in] number of samples in each vector

**RISCV\_DSP\_ATTRIBUTE void riscv\_f64\_to\_float (const float64\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)**

Converts the elements of the f64 vector to f32 vector.

Converts the elements of the 64 bit floating-point vector to floating-point vector.

### Parameters

- **pSrc** – [in] points to the f64 input vector
- **pDst** – [out] points to the f32 output vector
- **blockSize** – [in] number of samples in each vector

**RISCV\_DSP\_ATTRIBUTE void riscv\_f64\_to\_q15 (const float64\_t \*pSrc, q15\_t \*pDst, uint32\_t blockSize)**

Converts the elements of the 64 bit floating-point vector to Q15 vector.

### Details

The equation used for the conversion process is:

### Scaling and Overflow Behavior

The function uses saturating arithmetic. Results outside of the allowable Q15 range [0x8000 0x7FFF] are saturated.

#### Note

In order to apply rounding, the library should be rebuilt with the ROUNDING macro defined in the preprocessor section of project options.

### Parameters

- **pSrc** – [in] points to the 64 bit floating-point input vector
- **pDst** – [out] points to the Q15 output vector
- **blockSize** – [in] number of samples in each vector

**RISCV\_DSP\_ATTRIBUTE void riscv\_f64\_to\_q31 (const float64\_t \*pSrc, q31\_t \*pDst, uint32\_t blockSize)**

Converts the elements of the 64 bit floating-point vector to Q31 vector.

#### Details

The equation used for the conversion process is:

#### Scaling and Overflow Behavior

The function uses saturating arithmetic. Results outside of the allowable Q31 range[0x80000000 0x7FFFFFFF] are saturated.

#### Note

In order to apply rounding, the library should be rebuilt with the ROUNDING macro defined in the preprocessor section of project options.

#### Parameters

- **pSrc** – [in] points to the 64 bit floating-point input vector
- **pDst** – [out] points to the Q31 output vector
- **blockSize** – [in] number of samples in each vector

**RISCV\_DSP\_ATTRIBUTE** void **riscv\_f64\_to\_q7** (const float64\_t \*pSrc, q7\_t \*pDst, uint32\_t blockSize)

Converts the elements of the 64 bit floating-point vector to Q7 vector.

#### Description:

The equation used for the conversion process is:

#### Scaling and Overflow Behavior:

The function uses saturating arithmetic. Results outside of the allowable Q7 range [0x80 0x7F] will be saturated.

#### Note

In order to apply rounding, the library should be rebuilt with the ROUNDING macro defined in the preprocessor section of project options.

#### Parameters

- **\*pSrc** – [in] points to the 64 bit floating-point input vector
- **\*pDst** – [out] points to the Q7 output vector
- **blockSize** – [in] length of the input vector

## Vector Fill

```
RISCV_DSP_ATTRIBUTE void riscv_fill_f16 (float16_t value, float16_t *pDst,  
uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_fill_f32 (float32_t value, float32_t *pDst,  
uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_fill_f64 (float64_t value, float64_t *pDst,  
uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_fill_q15 (q15_t value, q15_t *pDst, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_fill_q31 (q31_t value, q31_t *pDst, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_fill_q7 (q7_t value, q7_t *pDst, uint32_t blockSize)
```

### *group* Vector Fill

Fills the destination vector with a constant value.

There are separate functions for floating point, Q31, Q15, and Q7 data types.

## Functions

```
RISCV_DSP_ATTRIBUTE void riscv_fill_f16 (float16_t value, float16_t *pDst,  
uint32_t blockSize)
```

Fills a constant value into a f16 vector.

Fills a constant value into a floating-point vector.

### Parameters

- **value** – [in] input value to be filled
- **pDst** – [out] points to output vector
- **blockSize** – [in] number of samples in each vector

```
RISCV_DSP_ATTRIBUTE void riscv_fill_f32 (float32_t value, float32_t *pDst,  
uint32_t blockSize)
```

Fills a constant value into a floating-point vector.

### Parameters

- **value** – [in] input value to be filled
- **pDst** – [out] points to output vector
- **blockSize** – [in] number of samples in each vector

**RISCV\_DSP\_ATTRIBUTE void riscv\_fill\_f64 (float64\_t value, float64\_t \*pDst, uint32\_t blockSize)**

Fills a constant value into a floating-point vector.

**Parameters**

- **value** – [in] input value to be filled
- **pDst** – [out] points to output vector
- **blockSize** – [in] number of samples in each vector

**RISCV\_DSP\_ATTRIBUTE void riscv\_fill\_q15 (q15\_t value, q15\_t \*pDst, uint32\_t blockSize)**

Fills a constant value into a Q15 vector.

**Parameters**

- **value** – [in] input value to be filled
- **pDst** – [out] points to output vector
- **blockSize** – [in] number of samples in each vector

**RISCV\_DSP\_ATTRIBUTE void riscv\_fill\_q31 (q31\_t value, q31\_t \*pDst, uint32\_t blockSize)**

Fills a constant value into a Q31 vector.

**Parameters**

- **value** – [in] input value to be filled
- **pDst** – [out] points to output vector
- **blockSize** – [in] number of samples in each vector

**RISCV\_DSP\_ATTRIBUTE void riscv\_fill\_q7 (q7\_t value, q7\_t \*pDst, uint32\_t blockSize)**

Fills a constant value into a Q7 vector.

**Parameters**

- **value** – [in] input value to be filled
- **pDst** – [out] points to output vector
- **blockSize** – [in] number of samples in each vector

### Convert 32-bit floating point value

**RISCV\_DSP\_ATTRIBUTE void riscv\_float\_to\_f16 (const float32\_t \*pSrc, float16\_t \*pDst, uint32\_t blockSize)**

**RISCV\_DSP\_ATTRIBUTE void riscv\_float\_to\_f64 (const float32\_t \*pSrc, float64\_t \*pDst, uint32\_t blockSize)**

**RISCV\_DSP\_ATTRIBUTE void riscv\_float\_to\_q15 (const float32\_t \*pSrc, q15\_t \*pDst, uint32\_t blockSize)**

```
RISCV_DSP_ATTRIBUTE void riscv_float_to_q31 (const float32_t *pSrc, q31_t *pDst,
uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_float_to_q7 (const float32_t *pSrc, q7_t *pDst,
uint32_t blockSize)
```

*group* Convert 32-bit floating point value

## Functions

```
RISCV_DSP_ATTRIBUTE void riscv_float_to_f16 (const float32_t *pSrc, float16_t *pDst,
uint32_t blockSize)
```

Converts the elements of the floating-point vector to f16 vector.

Converts the elements of the floating-point vector to Q31 vector.

### Parameters

- **pSrc** – [in] points to the f32 input vector
- **pDst** – [out] points to the f16 output vector
- **blockSize** – [in] number of samples in each vector

```
RISCV_DSP_ATTRIBUTE void riscv_float_to_f64 (const float32_t *pSrc, float64_t *pDst,
uint32_t blockSize)
```

Converts the elements of the floating-point vector to f64 vector.

Converts the elements of the floating-point vector to 64 bit floating-point vector.

### Parameters

- **pSrc** – [in] points to the f32 input vector
- **pDst** – [out] points to the f64 output vector
- **blockSize** – [in] number of samples in each vector

```
RISCV_DSP_ATTRIBUTE void riscv_float_to_q15 (const float32_t *pSrc, q15_t *pDst,
uint32_t blockSize)
```

Converts the elements of the floating-point vector to Q15 vector.

### Details

The equation used for the conversion process is:

### Scaling and Overflow Behavior

The function uses saturating arithmetic. Results outside of the allowable Q15 range [0x8000 0x7FFF] are saturated.

#### Note

In order to apply rounding, the library should be rebuilt with the ROUNDING macro defined in the preprocessor section of project options.

**Parameters**

- **pSrc** – [in] points to the floating-point input vector
- **pDst** – [out] points to the Q15 output vector
- **blockSize** – [in] number of samples in each vector

**RISCV\_DSP\_ATTRIBUTE void riscv\_float\_to\_q31 (const float32\_t \*pSrc, q31\_t \*pDst, uint32\_t blockSize)**

Converts the elements of the floating-point vector to Q31 vector.

**Details**

The equation used for the conversion process is:

**Scaling and Overflow Behavior**

The function uses saturating arithmetic. Results outside of the allowable Q31 range[0x80000000 0x7FFFFFFF] are saturated.

**Note**

In order to apply rounding, the library should be rebuilt with the ROUNDING macro defined in the preprocessor section of project options.

**Note**

If the input float values are very big ( $2^{32}$ ) then the function won't be able to saturate to the right values. If you expect very big float values in the input array then you should force those values to +1 or -1 before calling this function. For reasonable float values ( $< 2^{32}$ ), the function will saturate correctly.

**Parameters**

- **pSrc** – [in] points to the floating-point input vector
- **pDst** – [out] points to the Q31 output vector
- **blockSize** – [in] number of samples in each vector

**RISCV\_DSP\_ATTRIBUTE void riscv\_float\_to\_q7 (const float32\_t \*pSrc, q7\_t \*pDst, uint32\_t blockSize)**

Converts the elements of the floating-point vector to Q7 vector.

**Description:**

The equation used for the conversion process is:

**Scaling and Overflow Behavior:**

The function uses saturating arithmetic. Results outside of the allowable Q7 range [0x80 0x7F] will be saturated.

**Note**

In order to apply rounding, the library should be rebuilt with the ROUNDING macro defined in the preprocessor section of project options.

**Parameters**

- **\*pSrc** – [in] points to the floating-point input vector
- **\*pDst** – [out] points to the Q7 output vector
- **blockSize** – [in] length of the input vector

**Convert 16-bit fixed point value**

```
RISCV_DSP_ATTRIBUTE void riscv_q15_to_f16 (const q15_t *pSrc, float16_t *pDst,  
uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_q15_to_f64 (const q15_t *pSrc, float64_t *pDst,  
uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_q15_to_float (const q15_t *pSrc, float32_t *pDst,  
uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_q15_to_q31 (const q15_t *pSrc, q31_t *pDst,  
uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_q15_to_q7 (const q15_t *pSrc, q7_t *pDst,  
uint32_t blockSize)
```

*group* **Convert 16-bit fixed point value**

**Functions**

```
RISCV_DSP_ATTRIBUTE void riscv_q15_to_f16 (const q15_t *pSrc, float16_t *pDst,  
uint32_t blockSize)
```

Converts the elements of the Q15 vector to f16 vector.

Converts the elements of the floating-point vector to Q31 vector.

**Details**

The equation used for the conversion process is:

**Parameters**

- **pSrc** – [in] points to the Q15 input vector
- **pDst** – [out] points to the f16 output vector
- **blockSize** – [in] number of samples in each vector



**RISCV\_DSP\_ATTRIBUTE void riscv\_q15\_to\_f64 (const q15\_t \*pSrc, float64\_t \*pDst, uint32\_t blockSize)**

Converts the elements of the Q15 vector to 64 bit floating-point vector.

#### Details

The equation used for the conversion process is:

#### Parameters

- **pSrc** – [in] points to the Q15 input vector
- **pDst** – [out] points to the 64 bit floating-point output vector
- **blockSize** – [in] number of samples in each vector

**RISCV\_DSP\_ATTRIBUTE void riscv\_q15\_to\_float (const q15\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)**

Converts the elements of the Q15 vector to floating-point vector.

#### Details

The equation used for the conversion process is:

#### Parameters

- **pSrc** – [in] points to the Q15 input vector
- **pDst** – [out] points to the floating-point output vector
- **blockSize** – [in] number of samples in each vector

**RISCV\_DSP\_ATTRIBUTE void riscv\_q15\_to\_q31 (const q15\_t \*pSrc, q31\_t \*pDst, uint32\_t blockSize)**

Converts the elements of the Q15 vector to Q31 vector.

#### Details

The equation used for the conversion process is:

#### Parameters

- **pSrc** – [in] points to the Q15 input vector
- **pDst** – [out] points to the Q31 output vector
- **blockSize** – [in] number of samples in each vector

**RISCV\_DSP\_ATTRIBUTE void riscv\_q15\_to\_q7 (const q15\_t \*pSrc, q7\_t \*pDst, uint32\_t blockSize)**

Converts the elements of the Q15 vector to Q7 vector.

#### Details

The equation used for the conversion process is:

**Parameters**

- **pSrc** – [in] points to the Q15 input vector
- **pDst** – [out] points to the Q7 output vector
- **blockSize** – [in] number of samples in each vector

**Convert 32-bit fixed point value**

```
RISCV_DSP_ATTRIBUTE void riscv_q31_to_f64 (const q31_t *pSrc, float64_t *pDst,  
uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_q31_to_float (const q31_t *pSrc, float32_t *pDst,  
uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_q31_to_q15 (const q31_t *pSrc, q15_t *pDst,  
uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_q31_to_q7 (const q31_t *pSrc, q7_t *pDst,  
uint32_t blockSize)
```

*group* **Convert 32-bit fixed point value**

**Functions**

```
RISCV_DSP_ATTRIBUTE void riscv_q31_to_f64 (const q31_t *pSrc, float64_t *pDst,  
uint32_t blockSize)
```

Converts the elements of the Q31 vector to 64 bit floating-point vector.

**Details**

The equation used for the conversion process is:

**Parameters**

- **pSrc** – [in] points to the Q31 input vector
- **pDst** – [out] points to the 64 bit floating-point output vector
- **blockSize** – [in] number of samples in each vector

```
RISCV_DSP_ATTRIBUTE void riscv_q31_to_float (const q31_t *pSrc, float32_t *pDst,  
uint32_t blockSize)
```

Converts the elements of the Q31 vector to floating-point vector.

**Details**

The equation used for the conversion process is:

**Parameters**

- **pSrc** – [in] points to the Q31 input vector
- **pDst** – [out] points to the floating-point output vector
- **blockSize** – [in] number of samples in each vector

**RISCV\_DSP\_ATTRIBUTE void riscv\_q31\_to\_q15** (const q31\_t \*pSrc, q15\_t \*pDst, uint32\_t blockSize)

Converts the elements of the Q31 vector to Q15 vector.

#### Details

The equation used for the conversion process is:

#### Parameters

- **pSrc** – [in] points to the Q31 input vector
- **pDst** – [out] points to the Q15 output vector
- **blockSize** – [in] number of samples in each vector

**RISCV\_DSP\_ATTRIBUTE void riscv\_q31\_to\_q7** (const q31\_t \*pSrc, q7\_t \*pDst, uint32\_t blockSize)

Converts the elements of the Q31 vector to Q7 vector.

#### Details

The equation used for the conversion process is:

#### Parameters

- **pSrc** – [in] points to the Q31 input vector
- **pDst** – [out] points to the Q7 output vector
- **blockSize** – [in] number of samples in each vector

### Convert 8-bit fixed point value

**RISCV\_DSP\_ATTRIBUTE void riscv\_q7\_to\_f64** (const q7\_t \*pSrc, float64\_t \*pDst, uint32\_t blockSize)

**RISCV\_DSP\_ATTRIBUTE void riscv\_q7\_to\_float** (const q7\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)

**RISCV\_DSP\_ATTRIBUTE void riscv\_q7\_to\_q15** (const q7\_t \*pSrc, q15\_t \*pDst, uint32\_t blockSize)

**RISCV\_DSP\_ATTRIBUTE void riscv\_q7\_to\_q31** (const q7\_t \*pSrc, q31\_t \*pDst, uint32\_t blockSize)

*group* **Convert 8-bit fixed point value**

## Functions

**RISCV\_DSP\_ATTRIBUTE void riscv\_q7\_to\_f64 (const q7\_t \*pSrc, float64\_t \*pDst, uint32\_t blockSize)**

Converts the elements of the Q7 vector to 64 bit floating-point vector.

### Details

The equation used for the conversion process is:

#### Parameters

- **pSrc** – [in] points to the Q7 input vector
- **pDst** – [out] points to the 64 bit floating-point output vector
- **blockSize** – [in] number of samples in each vector

**RISCV\_DSP\_ATTRIBUTE void riscv\_q7\_to\_float (const q7\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)**

Converts the elements of the Q7 vector to floating-point vector.

### Details

The equation used for the conversion process is:

#### Parameters

- **pSrc** – [in] points to the Q7 input vector
- **pDst** – [out] points to the floating-point output vector
- **blockSize** – [in] number of samples in each vector

**RISCV\_DSP\_ATTRIBUTE void riscv\_q7\_to\_q15 (const q7\_t \*pSrc, q15\_t \*pDst, uint32\_t blockSize)**

Converts the elements of the Q7 vector to Q15 vector.

### Details

The equation used for the conversion process is:

#### Parameters

- **pSrc** – [in] points to the Q7 input vector
- **pDst** – [out] points to the Q15 output vector
- **blockSize** – [in] number of samples in each vector

**RISCV\_DSP\_ATTRIBUTE void riscv\_q7\_to\_q31 (const q7\_t \*pSrc, q31\_t \*pDst, uint32\_t blockSize)**

Converts the elements of the Q7 vector to Q31 vector.

**Details**

The equation used for the conversion process is:

**Parameters**

- **pSrc** – [in] points to the Q7 input vector
- **pDst** – [out] points to the Q31 output vector
- **blockSize** – [in] number of samples in each vector

**Weighted Average**

```
RISCV_DSP_ATTRIBUTE float16_t riscv_weighted_average_f16 (const float16_t *in,
const float16_t *weights, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE float32_t riscv_weighted_average_f32 (const float32_t *in,
const float32_t *weights, uint32_t blockSize)
```

*group* **Weighted Average**

Weighted average of values

**Functions**

```
RISCV_DSP_ATTRIBUTE float16_t riscv_weighted_average_f16 (const float16_t *in,
const float16_t *weights, uint32_t blockSize)
```

Weighted average.

**Parameters**

- **\*in** – [in] Array of input values.
- **\*weights** – [in] Weights
- **blockSize** – [in] Number of samples in the input array.

**Returns**

Weighted average

```
RISCV_DSP_ATTRIBUTE float32_t riscv_weighted_average_f32 (const float32_t *in,
const float32_t *weights, uint32_t blockSize)
```

Weighted average.

**Parameters**

- **\*in** – [in] Array of input values.
- **\*weights** – [in] Weights
- **blockSize** – [in] Number of samples in the input array.

**Returns**

Weighted average

*group* **Support Functions**

### 3.3.14 SVM Functions

#### Linear SVM

```
RISCV_DSP_ATTRIBUTE void riscv_svm_linear_init_f16 (riscv_svm_linear_instance_f16 *S,  
uint32_t nbOfSupportVectors, uint32_t vectorDimension, float16_t intercept,  
const float16_t *dualCoefficients, const float16_t *supportVectors,  
const int32_t *classes)
```

```
RISCV_DSP_ATTRIBUTE void riscv_svm_linear_init_f32 (riscv_svm_linear_instance_f32 *S,  
uint32_t nbOfSupportVectors, uint32_t vectorDimension, float32_t intercept,  
const float32_t *dualCoefficients, const float32_t *supportVectors,  
const int32_t *classes)
```

```
RISCV_DSP_ATTRIBUTE void riscv_svm_linear_predict_f16 (const riscv_svm_linear_instance_f16 *S,  
const float16_t *in, int32_t *pResult)
```

```
RISCV_DSP_ATTRIBUTE void riscv_svm_linear_predict_f32 (const riscv_svm_linear_instance_f32 *S,  
const float32_t *in, int32_t *pResult)
```

#### *group* Linear SVM

Linear SVM classifier

#### Functions

```
RISCV_DSP_ATTRIBUTE void riscv_svm_linear_init_f16 (riscv_svm_linear_instance_f16 *S,  
uint32_t nbOfSupportVectors, uint32_t vectorDimension, float16_t intercept,  
const float16_t *dualCoefficients, const float16_t *supportVectors,  
const int32_t *classes)
```

SVM linear instance init function.

Classes are integer used as output of the function (instead of having -1,1 as class values).

#### Parameters

- **S** – [in] Parameters for the SVM function
- **nbOfSupportVectors** – [in] Number of support vectors
- **vectorDimension** – [in] Dimension of vector space
- **intercept** – [in] Intercept
- **dualCoefficients** – [in] Array of dual coefficients
- **supportVectors** – [in] Array of support vectors
- **classes** – [in] Array of 2 classes ID

```
RISCV_DSP_ATTRIBUTE void riscv_svm_linear_init_f32 (riscv_svm_linear_instance_f32 *S,  
uint32_t nbOfSupportVectors, uint32_t vectorDimension, float32_t intercept,  
const float32_t *dualCoefficients, const float32_t *supportVectors,  
const int32_t *classes)
```

SVM linear instance init function.

Classes are integer used as output of the function (instead of having -1,1 as class values).

#### Parameters

- **S** – [in] Parameters for the SVM function
- **nbOfSupportVectors** – [in] Number of support vectors
- **vectorDimension** – [in] Dimension of vector space
- **intercept** – [in] Intercept
- **dualCoefficients** – [in] Array of dual coefficients
- **supportVectors** – [in] Array of support vectors
- **classes** – [in] Array of 2 classes ID

```
RISCV_DSP_ATTRIBUTE void riscv_svm_linear_predict_f16 (const riscv_svm_linear_instance_f16 *S,
const float16_t *in, int32_t *pResult)
```

SVM linear prediction.

#### Parameters

- **S** – [in] Pointer to an instance of the linear SVM structure.
- **in** – [in] Pointer to input vector
- **pResult** – [out] Decision value

```
RISCV_DSP_ATTRIBUTE void riscv_svm_linear_predict_f32 (const riscv_svm_linear_instance_f32 *S,
const float32_t *in, int32_t *pResult)
```

SVM linear prediction.

#### Parameters

- **S** – [in] Pointer to an instance of the linear SVM structure.
- **in** – [in] Pointer to input vector
- **pResult** – [out] Decision value

## Polynomial SVM

```
RISCV_DSP_ATTRIBUTE void riscv_svm_polynomial_init_f16 (riscv_svm_polynomial_instance_f16 *S,
uint32_t nbOfSupportVectors, uint32_t vectorDimension, float16_t intercept,
const float16_t *dualCoefficients, const float16_t *supportVectors,
const int32_t *classes, int32_t degree, float16_t coef0, float16_t gamma)
```

```
RISCV_DSP_ATTRIBUTE void riscv_svm_polynomial_init_f32 (riscv_svm_polynomial_instance_f32 *S,
uint32_t nbOfSupportVectors, uint32_t vectorDimension, float32_t intercept,
const float32_t *dualCoefficients, const float32_t *supportVectors,
const int32_t *classes, int32_t degree, float32_t coef0, float32_t gamma)
```

```
RISCV_DSP_ATTRIBUTE void riscv_svm_polynomial_predict_f16 (const riscv_svm_polynomial_instance_f16 *S,
const float16_t *in, int32_t *pResult)
```

```
RISCV_DSP_ATTRIBUTE void riscv_svm_polynomial_predict_f32 (const riscv_svm_polynomial_instance_f32 *S,  
const float32_t *in, int32_t *pResult)
```

*group* **Polynomial SVM**

Polynomial SVM classifier

## Functions

```
RISCV_DSP_ATTRIBUTE void riscv_svm_polynomial_init_f16 (riscv_svm_polynomial_instance_f16 *S,  
uint32_t nbOfSupportVectors, uint32_t vectorDimension, float16_t intercept,  
const float16_t *dualCoefficients, const float16_t *supportVectors,  
const int32_t *classes, int32_t degree, float16_t coef0, float16_t gamma)
```

SVM polynomial instance init function.

Classes are integer used as output of the function (instead of having -1,1 as class values).

### Parameters

- **S** – [in] points to an instance of the polynomial SVM structure.
- **nbOfSupportVectors** – [in] Number of support vectors
- **vectorDimension** – [in] Dimension of vector space
- **intercept** – [in] Intercept
- **dualCoefficients** – [in] Array of dual coefficients
- **supportVectors** – [in] Array of support vectors
- **classes** – [in] Array of 2 classes ID
- **degree** – [in] Polynomial degree
- **coef0** – [in] coeff0 (scikit-learn terminology)
- **gamma** – [in] gamma (scikit-learn terminology)

```
RISCV_DSP_ATTRIBUTE void riscv_svm_polynomial_init_f32 (riscv_svm_polynomial_instance_f32 *S,  
uint32_t nbOfSupportVectors, uint32_t vectorDimension, float32_t intercept,  
const float32_t *dualCoefficients, const float32_t *supportVectors,  
const int32_t *classes, int32_t degree, float32_t coef0, float32_t gamma)
```

SVM polynomial instance init function.

Classes are integer used as output of the function (instead of having -1,1 as class values).

### Parameters

- **S** – [in] points to an instance of the polynomial SVM structure.
- **nbOfSupportVectors** – [in] Number of support vectors
- **vectorDimension** – [in] Dimension of vector space
- **intercept** – [in] Intercept
- **dualCoefficients** – [in] Array of dual coefficients
- **supportVectors** – [in] Array of support vectors
- **classes** – [in] Array of 2 classes ID



- **degree** – [in] Polynomial degree
- **coef0** – [in] coef0 (scikit-learn terminology)
- **gamma** – [in] gamma (scikit-learn terminology)

RISCV\_DSP\_ATTRIBUTE void riscv\_svm\_polynomial\_predict\_f16 (const riscv\_svm\_polynomial\_instance\_f16  
const float16\_t \*in, int32\_t \*pResult)

SVM polynomial prediction.

#### Parameters

- **S** – [in] Pointer to an instance of the polynomial SVM structure.
- **in** – [in] Pointer to input vector
- **pResult** – [out] Decision value

RISCV\_DSP\_ATTRIBUTE void riscv\_svm\_polynomial\_predict\_f32 (const riscv\_svm\_polynomial\_instance\_f32  
const float32\_t \*in, int32\_t \*pResult)

SVM polynomial prediction.

#### Parameters

- **S** – [in] Pointer to an instance of the polynomial SVM structure.
- **in** – [in] Pointer to input vector
- **pResult** – [out] Decision value

## RBF SVM

RISCV\_DSP\_ATTRIBUTE void riscv\_svm\_rbf\_init\_f16 (riscv\_svm\_rbf\_instance\_f16 \*S,  
uint32\_t nbOfSupportVectors, uint32\_t vectorDimension, float16\_t intercept,  
const float16\_t \*dualCoefficients, const float16\_t \*supportVectors,  
const int32\_t \*classes, float16\_t gamma)

RISCV\_DSP\_ATTRIBUTE void riscv\_svm\_rbf\_init\_f32 (riscv\_svm\_rbf\_instance\_f32 \*S,  
uint32\_t nbOfSupportVectors, uint32\_t vectorDimension, float32\_t intercept,  
const float32\_t \*dualCoefficients, const float32\_t \*supportVectors,  
const int32\_t \*classes, float32\_t gamma)

RISCV\_DSP\_ATTRIBUTE void riscv\_svm\_rbf\_predict\_f16 (const riscv\_svm\_rbf\_instance\_f16 \*S,  
const float16\_t \*in, int32\_t \*pResult)

RISCV\_DSP\_ATTRIBUTE void riscv\_svm\_rbf\_predict\_f32 (const riscv\_svm\_rbf\_instance\_f32 \*S,  
const float32\_t \*in, int32\_t \*pResult)

### group RBF SVM

RBF SVM classifier

## Functions

```
RISCV_DSP_ATTRIBUTE void riscv_svm_rbf_init_f16 (riscv_svm_rbf_instance_f16 *S,  
uint32_t nbOfSupportVectors, uint32_t vectorDimension, float16_t intercept,  
const float16_t *dualCoefficients, const float16_t *supportVectors,  
const int32_t *classes, float16_t gamma)
```

SVM radial basis function instance init function.

Classes are integer used as output of the function (instead of having -1,1 as class values).

### Parameters

- **S** – [in] points to an instance of the polynomial SVM structure.
- **nbOfSupportVectors** – [in] Number of support vectors
- **vectorDimension** – [in] Dimension of vector space
- **intercept** – [in] Intercept
- **dualCoefficients** – [in] Array of dual coefficients
- **supportVectors** – [in] Array of support vectors
- **classes** – [in] Array of 2 classes ID
- **gamma** – [in] gamma (scikit-learn terminology)

```
RISCV_DSP_ATTRIBUTE void riscv_svm_rbf_init_f32 (riscv_svm_rbf_instance_f32 *S,  
uint32_t nbOfSupportVectors, uint32_t vectorDimension, float32_t intercept,  
const float32_t *dualCoefficients, const float32_t *supportVectors,  
const int32_t *classes, float32_t gamma)
```

SVM radial basis function instance init function.

Classes are integer used as output of the function (instead of having -1,1 as class values).

### Parameters

- **S** – [in] points to an instance of the polynomial SVM structure.
- **nbOfSupportVectors** – [in] Number of support vectors
- **vectorDimension** – [in] Dimension of vector space
- **intercept** – [in] Intercept
- **dualCoefficients** – [in] Array of dual coefficients
- **supportVectors** – [in] Array of support vectors
- **classes** – [in] Array of 2 classes ID
- **gamma** – [in] gamma (scikit-learn terminology)

```
RISCV_DSP_ATTRIBUTE void riscv_svm_rbf_predict_f16 (const riscv_svm_rbf_instance_f16 *S,  
const float16_t *in, int32_t *pResult)
```

SVM rbf prediction.

### Parameters

- **S** – [in] Pointer to an instance of the rbf SVM structure.
- **in** – [in] Pointer to input vector

- **pResult** – [out] decision value

```
RISCV_DSP_ATTRIBUTE void riscv_svm_rbf_predict_f32 (const riscv_svm_rbf_instance_f32 *S,
const float32_t *in, int32_t *pResult)
```

SVM rbf prediction.

#### Parameters

- **S** – [in] Pointer to an instance of the rbf SVM structure.
- **in** – [in] Pointer to input vector
- **pResult** – [out] decision value

### Sigmoid SVM

```
RISCV_DSP_ATTRIBUTE void riscv_svm_sigmoid_init_f16 (riscv_svm_sigmoid_instance_f16 *S,
uint32_t nbOfSupportVectors, uint32_t vectorDimension, float16_t intercept,
const float16_t *dualCoefficients, const float16_t *supportVectors,
const int32_t *classes, float16_t coef0, float16_t gamma)
```

```
RISCV_DSP_ATTRIBUTE void riscv_svm_sigmoid_init_f32 (riscv_svm_sigmoid_instance_f32 *S,
uint32_t nbOfSupportVectors, uint32_t vectorDimension, float32_t intercept,
const float32_t *dualCoefficients, const float32_t *supportVectors,
const int32_t *classes, float32_t coef0, float32_t gamma)
```

```
RISCV_DSP_ATTRIBUTE void riscv_svm_sigmoid_predict_f16 (const riscv_svm_sigmoid_instance_f16 *S,
const float16_t *in, int32_t *pResult)
```

```
RISCV_DSP_ATTRIBUTE void riscv_svm_sigmoid_predict_f32 (const riscv_svm_sigmoid_instance_f32 *S,
const float32_t *in, int32_t *pResult)
```

#### group Sigmoid SVM

Sigmoid SVM classifier

### Functions

```
RISCV_DSP_ATTRIBUTE void riscv_svm_sigmoid_init_f16 (riscv_svm_sigmoid_instance_f16 *S,
uint32_t nbOfSupportVectors, uint32_t vectorDimension, float16_t intercept,
const float16_t *dualCoefficients, const float16_t *supportVectors,
const int32_t *classes, float16_t coef0, float16_t gamma)
```

SVM sigmoid instance init function.

Classes are integer used as output of the function (instead of having -1,1 as class values).

#### Parameters

- **S** – [in] points to an instance of the rbf SVM structure.
- **nbOfSupportVectors** – [in] Number of support vectors
- **vectorDimension** – [in] Dimension of vector space
- **intercept** – [in] Intercept

- **dualCoefficients** – [in] Array of dual coefficients
- **supportVectors** – [in] Array of support vectors
- **classes** – [in] Array of 2 classes ID
- **coef0** – [in] coeff0 (scikit-learn terminology)
- **gamma** – [in] gamma (scikit-learn terminology)

```
RISCV_DSP_ATTRIBUTE void riscv_svm_sigmoid_init_f32 (riscv_svm_sigmoid_instance_f32 *S,  
uint32_t nbOfSupportVectors, uint32_t vectorDimension, float32_t intercept,  
const float32_t *dualCoefficients, const float32_t *supportVectors,  
const int32_t *classes, float32_t coef0, float32_t gamma)
```

SVM sigmoid instance init function.

Classes are integer used as output of the function (instead of having -1,1 as class values).

#### Parameters

- **S** – [in] points to an instance of the rbf SVM structure.
- **nbOfSupportVectors** – [in] Number of support vectors
- **vectorDimension** – [in] Dimension of vector space
- **intercept** – [in] Intercept
- **dualCoefficients** – [in] Array of dual coefficients
- **supportVectors** – [in] Array of support vectors
- **classes** – [in] Array of 2 classes ID
- **coef0** – [in] coeff0 (scikit-learn terminology)
- **gamma** – [in] gamma (scikit-learn terminology)

```
RISCV_DSP_ATTRIBUTE void riscv_svm_sigmoid_predict_f16 (const riscv_svm_sigmoid_instance_f16 *S,  
const float16_t *in, int32_t *pResult)
```

SVM sigmoid prediction.

#### Parameters

- **S** – [in] Pointer to an instance of the rbf SVM structure.
- **in** – [in] Pointer to input vector
- **pResult** – [out] Decision value

```
RISCV_DSP_ATTRIBUTE void riscv_svm_sigmoid_predict_f32 (const riscv_svm_sigmoid_instance_f32 *S,  
const float32_t *in, int32_t *pResult)
```

SVM sigmoid prediction.

#### Parameters

- **S** – [in] Pointer to an instance of the rbf SVM structure.
- **in** – [in] Pointer to input vector
- **pResult** – [out] Decision value

*group* **SVM Functions**

This set of functions is implementing SVM classification on 2 classes. The training must be done from scikit-learn. The parameters can be easily generated from the scikit-learn object. Some examples are given in DSP/Testing/PatternGeneration/SVM.py

If more than 2 classes are needed, the functions in this folder will have to be used, as building blocks, to do multi-class classification.

No multi-class classification is provided in this SVM folder.

**3.3.15 Transform Functions****Complex FFT Functions****Complex FFT Tables**

```
const uint16_t riscvBitRevTable[1024]
```

```
const uint64_t twiddleCoefF64_16[32]
```

```
const uint64_t twiddleCoefF64_32[64]
```

```
const uint64_t twiddleCoefF64_64[128]
```

```
const uint64_t twiddleCoefF64_128[256]
```

```
const uint64_t twiddleCoefF64_256[512]
```

```
const uint64_t twiddleCoefF64_512[1024]
```

```
const uint64_t twiddleCoefF64_1024[2048]
```

```
const uint64_t twiddleCoefF64_2048[4096]
```

```
const uint64_t twiddleCoefF64_4096[8192]
```

```
const float32_t (page 1131) twiddleCoef_16[32]
```

```
const float32_t (page 1131) twiddleCoef_32[64]
```

```
const float32_t (page 1131) twiddleCoef_64[128]
```

```
const float32_t (page 1131) twiddleCoef_128[256]
```

const *float32\_t* (page 1131) **twiddleCoef\_256**[512]

const *float32\_t* (page 1131) **twiddleCoef\_512**[1024]

const *float32\_t* (page 1131) **twiddleCoef\_1024**[2048]

const *float32\_t* (page 1131) **twiddleCoef\_2048**[4096]

const *float32\_t* (page 1131) **twiddleCoef\_4096**[8192]

const *q31\_t* (page 1131) **twiddleCoef\_16\_q31**[24]

const *q31\_t* (page 1131) **twiddleCoef\_32\_q31**[48]

const *q31\_t* (page 1131) **twiddleCoef\_64\_q31**[96]

const *q31\_t* (page 1131) **twiddleCoef\_128\_q31**[192]

const *q31\_t* (page 1131) **twiddleCoef\_256\_q31**[384]

const *q31\_t* (page 1131) **twiddleCoef\_512\_q31**[768]

const *q31\_t* (page 1131) **twiddleCoef\_1024\_q31**[1536]

const *q31\_t* (page 1131) **twiddleCoef\_2048\_q31**[3072]

const *q31\_t* (page 1131) **twiddleCoef\_4096\_q31**[6144]

const *q15\_t* (page 1131) **twiddleCoef\_16\_q15**[24]

const *q15\_t* (page 1131) **twiddleCoef\_32\_q15**[48]

const *q15\_t* (page 1131) **twiddleCoef\_64\_q15**[96]

const *q15\_t* (page 1131) **twiddleCoef\_128\_q15**[192]

const *q15\_t* (page 1131) **twiddleCoef\_256\_q15**[384]

const *q15\_t* (page 1131) **twiddleCoef\_512\_q15**[768]

const *q15\_t* (page 1131) **twiddleCoef\_1024\_q15**[1536]

const *q15\_t* (page 1131) **twiddleCoef\_2048\_q15**[3072]

const *q15\_t* (page 1131) **twiddleCoef\_4096\_q15**[6144]

const float16\_t **twiddleCoefF16\_16**[32]

const float16\_t **twiddleCoefF16\_32**[64]

const float16\_t **twiddleCoefF16\_64**[128]

const float16\_t **twiddleCoefF16\_128**[256]

const float16\_t **twiddleCoefF16\_256**[512]

const float16\_t **twiddleCoefF16\_512**[1024]

const float16\_t **twiddleCoefF16\_1024**[2048]

const float16\_t **twiddleCoefF16\_2048**[4096]

const float16\_t **twiddleCoefF16\_4096**[8192]

const float16\_t **twiddleCoefF16\_rfft\_32**[32]

const float16\_t **twiddleCoefF16\_rfft\_64**[64]

const float16\_t **twiddleCoefF16\_rfft\_128**[128]

const float16\_t **twiddleCoefF16\_rfft\_256**[256]

const float16\_t **twiddleCoefF16\_rfft\_512**[512]

const float16\_t **twiddleCoefF16\_rfft\_1024**[1024]

const float16\_t **twiddleCoefF16\_rfft\_2048**[2048]

const float16\_t **twiddleCoefF16\_rfft\_4096**[4096]

*group* **Complex FFT Tables**

## Variables

const uint16\_t **riscvBitRevTable**[1024]

Table for bit reversal process.

Pseudo code for Generation of Bit reversal Table is

where  $N = 4096$ ,  $\log N = 12$

N is the maximum FFT Size supported

const uint64\_t **twiddleCoeff64\_16**[32]

Double Precision Floating-point Twiddle factors Table Generation.

Example code for Double Precision Floating-point Twiddle factors Generation:

where  $N = 16$ ,  $PI = 3.14159265358979$

Cos and Sin values are in interleaved fashion

const uint64\_t **twiddleCoeff64\_32**[64]

Example code for Double Precision Floating-point Twiddle factors Generation:

where  $N = 32$ ,  $PI = 3.14159265358979$

Cos and Sin values are in interleaved fashion

const uint64\_t **twiddleCoeff64\_64**[128]

Example code for Double Precision Floating-point Twiddle factors Generation:

where  $N = 64$ ,  $PI = 3.14159265358979$

Cos and Sin values are in interleaved fashion



```
const uint64_t twiddleCoeff64_128[256]
```

Example code for Double Precision Floating-point Twiddle factors Generation:

where  $N = 128$ ,  $PI = 3.14159265358979$

Cos and Sin values are in interleaved fashion

```
const uint64_t twiddleCoeff64_256[512]
```

Example code for Double Precision Floating-point Twiddle factors Generation:

where  $N = 256$ ,  $PI = 3.14159265358979$

Cos and Sin values are in interleaved fashion

```
const uint64_t twiddleCoeff64_512[1024]
```

Example code for Double Precision Floating-point Twiddle factors Generation:

where  $N = 512$ ,  $PI = 3.14159265358979$

Cos and Sin values are in interleaved fashion

```
const uint64_t twiddleCoeff64_1024[2048]
```

Example code for Double Precision Floating-point Twiddle factors Generation:

where  $N = 1024$ ,  $PI = 3.14159265358979$

Cos and Sin values are in interleaved fashion

```
const uint64_t twiddleCoeff64_2048[4096]
```

Example code for Double Precision Floating-point Twiddle factors Generation:

where  $N = 2048$ ,  $PI = 3.14159265358979$

Cos and Sin values are in interleaved fashion

```
const uint64_t twiddleCoefF64_4096[8192]
```

Example code for Double Precision Floating-point Twiddle factors Generation:

where  $N = 4096$ ,  $PI = 3.14159265358979$

Cos and Sin values are in interleaved fashion

```
const float32_t (page 1131) twiddleCoef_16[32]
```

Example code for Floating-point Twiddle factors Generation:

where  $N = 16$ ,  $PI = 3.14159265358979$

Cos and Sin values are in interleaved fashion

```
const float32_t (page 1131) twiddleCoef_32[64]
```

Example code for Floating-point Twiddle factors Generation:

where  $N = 32$ ,  $PI = 3.14159265358979$

Cos and Sin values are in interleaved fashion

```
const float32_t (page 1131) twiddleCoef_64[128]
```

Example code for Floating-point Twiddle factors Generation:

where  $N = 64$ ,  $PI = 3.14159265358979$

Cos and Sin values are in interleaved fashion

```
const float32_t (page 1131) twiddleCoef_128[256]
```

Example code for Floating-point Twiddle factors Generation:

where  $N = 128$ ,  $PI = 3.14159265358979$

Cos and Sin values are in interleaved fashion

```
const float32_t (page 1131) twiddleCoef_256[512]
```

Example code for Floating-point Twiddle factors Generation:

where  $N = 256$ ,  $PI = 3.14159265358979$

Cos and Sin values are in interleaved fashion

```
const float32_t (page 1131) twiddleCoef_512[1024]
```

Example code for Floating-point Twiddle factors Generation:

where  $N = 512$ ,  $PI = 3.14159265358979$

Cos and Sin values are in interleaved fashion

```
const float32_t (page 1131) twiddleCoef_1024[2048]
```

Example code for Floating-point Twiddle factors Generation:

where  $N = 1024$ ,  $PI = 3.14159265358979$

Cos and Sin values are in interleaved fashion

```
const float32_t (page 1131) twiddleCoef_2048[4096]
```

Example code for Floating-point Twiddle factors Generation:

where  $N = 2048$ ,  $PI = 3.14159265358979$

Cos and Sin values are in interleaved fashion

const *float32\_t* (page 1131) **twiddleCoef\_4096**[8192]

Example code for Floating-point Twiddle factors Generation:

where  $N = 4096$ ,  $PI = 3.14159265358979$

Cos and Sin values are in interleaved fashion

const *q31\_t* (page 1131) **twiddleCoef\_16\_q31**[24]

Q31 Twiddle factors Table.

Example code for Q31 Twiddle factors Generation::

where  $N = 16$ ,  $PI = 3.14159265358979$

Cos and Sin values are interleaved fashion

Convert Floating point to Q31(Fixed point 1.31):  $\text{round}(\text{twiddleCoefQ31}(i) * \text{pow}(2, 31))$

const *q31\_t* (page 1131) **twiddleCoef\_32\_q31**[48]

Example code for Q31 Twiddle factors Generation::

where  $N = 32$ ,  $PI = 3.14159265358979$

Cos and Sin values are interleaved fashion

Convert Floating point to Q31(Fixed point 1.31):  $\text{round}(\text{twiddleCoefQ31}(i) * \text{pow}(2, 31))$

const *q31\_t* (page 1131) **twiddleCoef\_64\_q31**[96]

Example code for Q31 Twiddle factors Generation::

where  $N = 64$ ,  $PI = 3.14159265358979$

Cos and Sin values are interleaved fashion

Convert Floating point to Q31(Fixed point 1.31):  $\text{round}(\text{twiddleCoefQ31}(i) * \text{pow}(2, 31))$

const *q31\_t* (page 1131) **twiddleCoef\_128\_q31**[192]

Example code for Q31 Twiddle factors Generation::

where  $N = 128$ ,  $PI = 3.14159265358979$

Cos and Sin values are interleaved fashion

Convert Floating point to Q31(Fixed point 1.31):  $\text{round}(\text{twiddleCoefQ31}(i) * \text{pow}(2, 31))$

const *q31\_t* (page 1131) **twiddleCoef\_256\_q31**[384]

Example code for Q31 Twiddle factors Generation::

where  $N = 256$ ,  $PI = 3.14159265358979$

Cos and Sin values are interleaved fashion

Convert Floating point to Q31(Fixed point 1.31):  $\text{round}(\text{twiddleCoefQ31}(i) * \text{pow}(2, 31))$

const *q31\_t* (page 1131) **twiddleCoef\_512\_q31**[768]

Example code for Q31 Twiddle factors Generation::

where  $N = 512$ ,  $PI = 3.14159265358979$

Cos and Sin values are interleaved fashion

Convert Floating point to Q31(Fixed point 1.31):  $\text{round}(\text{twiddleCoefQ31}(i) * \text{pow}(2, 31))$

const *q31\_t* (page 1131) **twiddleCoef\_1024\_q31**[1536]

Example code for Q31 Twiddle factors Generation::

where  $N = 1024$ ,  $PI = 3.14159265358979$

Cos and Sin values are interleaved fashion

Convert Floating point to Q31(Fixed point 1.31):  $\text{round}(\text{twiddleCoefQ31}(i) * \text{pow}(2, 31))$

const *q31\_t* (page 1131) **twiddleCoef\_2048\_q31**[3072]

Example code for Q31 Twiddle factors Generation::

where  $N = 2048$ ,  $PI = 3.14159265358979$

Cos and Sin values are interleaved fashion

Convert Floating point to Q31(Fixed point 1.31):  $\text{round}(\text{twiddleCoefQ31}(i) * \text{pow}(2, 31))$

const *q31\_t* (page 1131) **twiddleCoef\_4096\_q31**[6144]

Example code for Q31 Twiddle factors Generation::

where  $N = 4096$ ,  $PI = 3.14159265358979$

Cos and Sin values are interleaved fashion

Convert Floating point to Q31(Fixed point 1.31):  $\text{round}(\text{twiddleCoefQ31}(i) * \text{pow}(2, 31))$

const *q15\_t* (page 1131) **twiddleCoef\_16\_q15**[24]

q15 Twiddle factors Table

Example code for q15 Twiddle factors Generation::

where  $N = 16$ ,  $PI = 3.14159265358979$

Cos and Sin values are interleaved fashion

Convert Floating point to q15(Fixed point 1.15):  $\text{round}(\text{twiddleCoefq15}(i) * \text{pow}(2, 15))$

const *q15\_t* (page 1131) **twiddleCoef\_32\_q15**[48]

Example code for q15 Twiddle factors Generation::

where N = 32, PI = 3.14159265358979

Cos and Sin values are interleaved fashion

Convert Floating point to q15(Fixed point 1.15): round(twiddleCoefq15(i) \* pow(2, 15))

const *q15\_t* (page 1131) **twiddleCoef\_64\_q15**[96]

Example code for q15 Twiddle factors Generation::

where N = 64, PI = 3.14159265358979

Cos and Sin values are interleaved fashion

Convert Floating point to q15(Fixed point 1.15): round(twiddleCoefq15(i) \* pow(2, 15))

const *q15\_t* (page 1131) **twiddleCoef\_128\_q15**[192]

Example code for q15 Twiddle factors Generation::

where N = 128, PI = 3.14159265358979

Cos and Sin values are interleaved fashion

Convert Floating point to q15(Fixed point 1.15): round(twiddleCoefq15(i) \* pow(2, 15))

const *q15\_t* (page 1131) **twiddleCoef\_256\_q15**[384]

Example code for q15 Twiddle factors Generation::

where N = 256, PI = 3.14159265358979

Cos and Sin values are interleaved fashion

Convert Floating point to q15(Fixed point 1.15):  $\text{round}(\text{twiddleCoefq15}(i) * \text{pow}(2, 15))$

const *q15\_t* (page 1131) **twiddleCoef\_512\_q15**[768]

Example code for q15 Twiddle factors Generation::

where  $N = 512$ ,  $PI = 3.14159265358979$

Cos and Sin values are interleaved fashion

Convert Floating point to q15(Fixed point 1.15):  $\text{round}(\text{twiddleCoefq15}(i) * \text{pow}(2, 15))$

const *q15\_t* (page 1131) **twiddleCoef\_1024\_q15**[1536]

Example code for q15 Twiddle factors Generation::

where  $N = 1024$ ,  $PI = 3.14159265358979$

Cos and Sin values are interleaved fashion

Convert Floating point to q15(Fixed point 1.15):  $\text{round}(\text{twiddleCoefq15}(i) * \text{pow}(2, 15))$

const *q15\_t* (page 1131) **twiddleCoef\_2048\_q15**[3072]

Example code for q15 Twiddle factors Generation::

where  $N = 2048$ ,  $PI = 3.14159265358979$

Cos and Sin values are interleaved fashion

Convert Floating point to q15(Fixed point 1.15):  $\text{round}(\text{twiddleCoefq15}(i) * \text{pow}(2, 15))$

const *q15\_t* (page 1131) **twiddleCoef\_4096\_q15**[6144]

Example code for q15 Twiddle factors Generation::

where  $N = 4096$ ,  $PI = 3.14159265358979$



Cos and Sin values are interleaved fashion

Convert Floating point to q15(Fixed point 1.15):  $\text{round}(\text{twiddleCoefq15}(i) * \text{pow}(2, 15))$

```
const float16_t twiddleCoefF16_16[32]
```

Floating-point Twiddle factors Table Generation.

Example code for Floating-point Twiddle factors Generation:

where  $N = 16$  and  $PI = 3.14159265358979$

Cos and Sin values are in interleaved fashion

```
const float16_t twiddleCoefF16_32[64]
```

Example code for Floating-point Twiddle factors Generation:

where  $N = 32$  and  $PI = 3.14159265358979$

Cos and Sin values are in interleaved fashion

```
const float16_t twiddleCoefF16_64[128]
```

Example code for Floating-point Twiddle factors Generation:

where  $N = 64$  and  $PI = 3.14159265358979$

Cos and Sin values are in interleaved fashion

```
const float16_t twiddleCoefF16_128[256]
```

Example code for Floating-point Twiddle factors Generation:

where  $N = 128$  and  $PI = 3.14159265358979$

Cos and Sin values are in interleaved fashion

```
const float16_t twiddleCoeffF16_256[512]
```

Example code for Floating-point Twiddle factors Generation:

where  $N = 256$  and  $PI = 3.14159265358979$

Cos and Sin values are in interleaved fashion

```
const float16_t twiddleCoeffF16_512[1024]
```

Example code for Floating-point Twiddle factors Generation:

where  $N = 512$  and  $PI = 3.14159265358979$

Cos and Sin values are in interleaved fashion

```
const float16_t twiddleCoeffF16_1024[2048]
```

Example code for Floating-point Twiddle factors Generation:

where  $N = 1024$  and  $PI = 3.14159265358979$

Cos and Sin values are in interleaved fashion

```
const float16_t twiddleCoeffF16_2048[4096]
```

Example code for Floating-point Twiddle factors Generation:

where  $N = 2048$  and  $PI = 3.14159265358979$

Cos and Sin values are in interleaved fashion

```
const float16_t twiddleCoeffF16_4096[8192]
```

Example code for Floating-point Twiddle factors Generation:

where  $N = 4096$  and  $PI = 3.14159265358979$

Cos and Sin values are in interleaved fashion

```
const float16_t twiddleCoeffF16_rfft_32[32]
```

Example code for Floating-point RFFT Twiddle factors Generation:

Real and Imag values are in interleaved fashion

```
const float16_t twiddleCoeffF16_rfft_64[64]
```

```
const float16_t twiddleCoeffF16_rfft_128[128]
```

```
const float16_t twiddleCoeffF16_rfft_256[256]
```

```
const float16_t twiddleCoeffF16_rfft_512[512]
```

```
const float16_t twiddleCoeffF16_rfft_1024[1024]
```

```
const float16_t twiddleCoeffF16_rfft_2048[2048]
```

```
const float16_t twiddleCoeffF16_rfft_4096[4096]
```

## Complex FFT F16

```
RISCV_DSP_ATTRIBUTE void riscv_cfft_f16 (const riscv_cfft_instance_f16 *S, float16_t *p1,
uint8_t ifftFlag, uint8_t bitReverseFlag)
```

```
CFFTINIT_F16 (16, 16)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_cfft_init_f16 (riscv_cfft_instance_f16 *S,
uint16_t fftLen)
```

```
FFTINIT(EXT, SIZE)
```

```
CFFTINIT_F16(LEN, LENTWIDDLE)
```

*group* **Complex FFT F16**

## Defines

**FFTINIT**(EXT, SIZE)

**CFFTINIT\_F16**(LEN, LENTWIDDLE)

## Functions

**RISCV\_DSP\_ATTRIBUTE void riscv\_cfft\_f16 (const riscv\_cfft\_instance\_f16 \*S, float16\_t \*p1, uint8\_t ifftFlag, uint8\_t bitReverseFlag)**

Processing function for the floating-point complex FFT.

### Parameters

- **S** – [in] points to an instance of the floating-point CFFT structure
- **p1** – [inout] points to the complex data buffer of size 2\*fftLen. Processing occurs in-place
- **ifftFlag** – [in] flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- **bitReverseFlag** – [in] flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output

### **CFFTINIT\_F16 (16, 16)**

Initialization function for the cfft f16 function with 4096 samples.

Initialization function for the cfft f16 function with 2048 samples

Initialization function for the cfft f16 function with 1024 samples

Initialization function for the cfft f16 function with 512 samples

Initialization function for the cfft f16 function with 256 samples

Initialization function for the cfft f16 function with 128 samples

Initialization function for the cfft f16 function with 64 samples

Initialization function for the cfft f16 function with 32 samples

Initialization function for the cfft f16 function with 16 samples

**Use of this function is mandatory only for the MVE version of the FFT.**

Other versions can still initialize directly the data structure using variables declared in riscv\_const\_structs.h

**Use of this function is mandatory only for the MVE version of the FFT.**

Other versions can still initialize directly the data structure using variables declared in riscv\_const\_structs.h

**Use of this function is mandatory only for the MVE version of the FFT.**

Other versions can still initialize directly the data structure using variables declared in `riscv_const_structs.h`

**Use of this function is mandatory only for the MVE version of the FFT.**

Other versions can still initialize directly the data structure using variables declared in `riscv_const_structs.h`

**Use of this function is mandatory only for the MVE version of the FFT.**

Other versions can still initialize directly the data structure using variables declared in `riscv_const_structs.h`

**Use of this function is mandatory only for the MVE version of the FFT.**

Other versions can still initialize directly the data structure using variables declared in `riscv_const_structs.h`

**Use of this function is mandatory only for the MVE version of the FFT.**

Other versions can still initialize directly the data structure using variables declared in `riscv_const_structs.h`

**Use of this function is mandatory only for the MVE version of the FFT.**

Other versions can still initialize directly the data structure using variables declared in `riscv_const_structs.h`

**Use of this function is mandatory only for the MVE version of the FFT.**

Other versions can still initialize directly the data structure using variables declared in `riscv_const_structs.h`

**Parameters**

- **S** – **[inout]** points to an instance of the floating-point CFFT structure
- **S** – **[inout]** points to an instance of the floating-point CFFT structure
- **S** – **[inout]** points to an instance of the floating-point CFFT structure
- **S** – **[inout]** points to an instance of the floating-point CFFT structure
- **S** – **[inout]** points to an instance of the floating-point CFFT structure
- **S** – **[inout]** points to an instance of the floating-point CFFT structure
- **S** – **[inout]** points to an instance of the floating-point CFFT structure
- **S** – **[inout]** points to an instance of the floating-point CFFT structure
- **S** – **[inout]** points to an instance of the floating-point CFFT structure

**Returns**

execution status

- `RISCV_MATH_SUCCESS` : Operation successful
- `RISCV_MATH_ARGUMENT_ERROR` : an error is detected

**Returns**

execution status

- `RISCV_MATH_SUCCESS` : Operation successful
- `RISCV_MATH_ARGUMENT_ERROR` : an error is detected

**Returns**

execution status

- RISC\_V\_MATH\_SUCCESS : Operation successful
- RISC\_V\_MATH\_ARGUMENT\_ERROR : an error is detected

**Returns**

execution status

- RISC\_V\_MATH\_SUCCESS : Operation successful
- RISC\_V\_MATH\_ARGUMENT\_ERROR : an error is detected

**Returns**

execution status

- RISC\_V\_MATH\_SUCCESS : Operation successful
- RISC\_V\_MATH\_ARGUMENT\_ERROR : an error is detected

**Returns**

execution status

- RISC\_V\_MATH\_SUCCESS : Operation successful
- RISC\_V\_MATH\_ARGUMENT\_ERROR : an error is detected

**Returns**

execution status

- RISC\_V\_MATH\_SUCCESS : Operation successful
- RISC\_V\_MATH\_ARGUMENT\_ERROR : an error is detected

**Returns**

execution status

- RISC\_V\_MATH\_SUCCESS : Operation successful
- RISC\_V\_MATH\_ARGUMENT\_ERROR : an error is detected

**Returns**

execution status

- RISC\_V\_MATH\_SUCCESS : Operation successful
- RISC\_V\_MATH\_ARGUMENT\_ERROR : an error is detected

**RISC\_V\_DSP\_ATTRIBUTE riscv\_status riscv\_cfft\_init\_f16 (riscv\_cfft\_instance\_f16 \*S, uint16\_t fftLen)**

Generic initialization function for the cfft f16 function.

**Use of this function is mandatory only for the MVE version of the FFT.**

Other versions can still initialize directly the data structure using variables declared in riscv\_const\_structs.h

This function should be used only if you don't know the FFT sizes that you'll need at build time. The use of this function will prevent the linker from removing the FFT tables that are not needed and the library. code size will be bigger than needed.

**If you use NMSIS-DSP as a static library, and if you know the FFT sizes**

that you need at build time, then it is better to use the initialization functions defined for each FFT size.

**Parameters**

- **S** – **[inout]** points to an instance of the floating-point CFFT structure
- **fftLen** – **[in]** fft length (number of complex samples)

**Returns**

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_ARGUMENT\_ERROR** : an error is detected

**Complex FFT F32**

**RISCV\_DSP\_ATTRIBUTE** void **riscv\_cfft\_f32** (const **riscv\_cfft\_instance\_f32** \*S, float32\_t \*p1, uint8\_t ifftFlag, uint8\_t bitReverseFlag)

*riscv\_status* (page 1130) **riscv\_cfft\_init\_f32** (riscv\_cfft\_instance\_f32 \*S, uint16\_t fftLen)

**FFTINIT**(EXT, SIZE)

**CFFTINIT\_F32**(LEN, LENTWIDDLE)

*group* **Complex FFT F32**

**Defines**

**FFTINIT**(EXT, SIZE)

**CFFTINIT\_F32**(LEN, LENTWIDDLE)

**Functions**

**RISCV\_DSP\_ATTRIBUTE** void **riscv\_cfft\_f32** (const **riscv\_cfft\_instance\_f32** \*S, float32\_t \*p1, uint8\_t ifftFlag, uint8\_t bitReverseFlag)

Processing function for the floating-point complex FFT.

**Parameters**

- **S** – **[in]** points to an instance of the floating-point CFFT structure
- **p1** – **[inout]** points to the complex data buffer of size 2\*fftLen. Processing occurs in-place
- **ifftFlag** – **[in]** flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- **bitReverseFlag** – **[in]** flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output

*riscv\_status* (page 1130) **riscv\_cfft\_init\_f32**(riscv\_cfft\_instance\_f32 \*S, uint16\_t fftLen)

Initialization function for the cfft f32 function with 4096 samples.

Initialization function for the cfft f32 function with 2048 samples

Initialization function for the cfft f32 function with 1024 samples

Initialization function for the cfft f32 function with 512 samples

Initialization function for the cfft f32 function with 256 samples

Initialization function for the cfft f32 function with 128 samples

Initialization function for the cfft f32 function with 64 samples

Initialization function for the cfft f32 function with 32 samples

Initialization function for the cfft f32 function with 16 samples

Generic initialization function for the cfft f32 function

**Use of this function is mandatory only for the MVE version of the FFT.**

Other versions can still initialize directly the data structure using variables declared in `riscv_const_structs.h`

**Use of this function is mandatory only for the MVE version of the FFT.**

Other versions can still initialize directly the data structure using variables declared in `riscv_const_structs.h`

**Use of this function is mandatory only for the MVE version of the FFT.**

Other versions can still initialize directly the data structure using variables declared in `riscv_const_structs.h`

**Use of this function is mandatory only for the MVE version of the FFT.**

Other versions can still initialize directly the data structure using variables declared in `riscv_const_structs.h`

**Use of this function is mandatory only for the MVE version of the FFT.**

Other versions can still initialize directly the data structure using variables declared in `riscv_const_structs.h`

**Use of this function is mandatory only for the MVE version of the FFT.**

Other versions can still initialize directly the data structure using variables declared in `riscv_const_structs.h`

**Use of this function is mandatory only for the MVE version of the FFT.**

Other versions can still initialize directly the data structure using variables declared in `riscv_const_structs.h`

**Use of this function is mandatory only for the MVE version of the FFT.**

Other versions can still initialize directly the data structure using variables declared in `riscv_const_structs.h`

**Use of this function is mandatory only for the MVE version of the FFT.**

Other versions can still initialize directly the data structure using variables declared in `riscv_const_structs.h`

**Use of this function is mandatory only for the MVE version of the FFT.**

Other versions can still initialize directly the data structure using variables declared in `riscv_const_structs.h`



This function should be used only if you don't know the FFT sizes that you'll need at build time. The use of this function will prevent the linker from removing the FFT tables that are not needed and the library code size will be bigger than needed.

If you use NMSIS-DSP as a static library, and if you know the FFT sizes that you need at build time, then it is better to use the initialization functions defined for each FFT size.

#### Parameters

- **S** – **[inout]** points to an instance of the floating-point CFFT structure
- **S** – **[inout]** points to an instance of the floating-point CFFT structure
- **S** – **[inout]** points to an instance of the floating-point CFFT structure
- **S** – **[inout]** points to an instance of the floating-point CFFT structure
- **S** – **[inout]** points to an instance of the floating-point CFFT structure
- **S** – **[inout]** points to an instance of the floating-point CFFT structure
- **S** – **[inout]** points to an instance of the floating-point CFFT structure
- **S** – **[inout]** points to an instance of the floating-point CFFT structure
- **S** – **[inout]** points to an instance of the floating-point CFFT structure
- **S** – **[inout]** points to an instance of the floating-point CFFT structure
- **fftLen** – **[in]** fft length (number of complex samples)

#### Returns

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_ARGUMENT\_ERROR** : an error is detected

#### Returns

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_ARGUMENT\_ERROR** : an error is detected

#### Returns

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_ARGUMENT\_ERROR** : an error is detected

#### Returns

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_ARGUMENT\_ERROR** : an error is detected

#### Returns

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_ARGUMENT\_ERROR** : an error is detected

**Returns**

execution status

- RISC\_V\_MATH\_SUCCESS : Operation successful
- RISC\_V\_MATH\_ARGUMENT\_ERROR : an error is detected

**Returns**

execution status

- RISC\_V\_MATH\_SUCCESS : Operation successful
- RISC\_V\_MATH\_ARGUMENT\_ERROR : an error is detected

**Returns**

execution status

- RISC\_V\_MATH\_SUCCESS : Operation successful
- RISC\_V\_MATH\_ARGUMENT\_ERROR : an error is detected

**Returns**

execution status

- RISC\_V\_MATH\_SUCCESS : Operation successful
- RISC\_V\_MATH\_ARGUMENT\_ERROR : an error is detected

**Returns**

execution status

- RISC\_V\_MATH\_SUCCESS : Operation successful
- RISC\_V\_MATH\_ARGUMENT\_ERROR : an error is detected

**Complex FFT F64**

```
RISC_V_DSP_ATTRIBUTE void riscv_cfft_f64 (const riscv_cfft_instance_f64 *S, float64_t *p1,
uint8_t ifftFlag, uint8_t bitReverseFlag)
```

```
RISC_V_DSP_ATTRIBUTE riscv_status riscv_cfft_init_f64 (riscv_cfft_instance_f64 *S,
uint16_t fftLen)
```

```
CFFTINIT_F64(LEN)
```

*group* **Complex FFT F64**

**Defines**

```
CFFTINIT_F64(LEN)
```

## Functions

**RISCV\_DSP\_ATTRIBUTE void riscv\_cfft\_f64 (const riscv\_cfft\_instance\_f64 \*S, float64\_t \*p1, uint8\_t ifftFlag, uint8\_t bitReverseFlag)**

Processing function for the Double Precision floating-point complex FFT.

### Parameters

- **S** – **[in]** points to an instance of the Double Precision floating-point CFFT structure
- **p1** – **[inout]** points to the complex data buffer of size 2\*fftLen. Processing occurs in-place
- **ifftFlag** – **[in]** flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- **bitReverseFlag** – **[in]** flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_cfft\_init\_f64 (riscv\_cfft\_instance\_f64 \*S, uint16\_t fftLen)**

Initialization function for the cfft f64 function with 4096 samples.

Initialization function for the cfft f64 function with 2048 samples

Initialization function for the cfft f64 function with 1024 samples

Initialization function for the cfft f64 function with 512 samples

Initialization function for the cfft f64 function with 256 samples

Initialization function for the cfft f64 function with 128 samples

Initialization function for the cfft f64 function with 64 samples

Initialization function for the cfft f64 function with 32 samples

Initialization function for the cfft f64 function with 16 samples

Generic initialization function for the cfft f64 function

**Use of this function is mandatory only for the MVE version of the FFT.**

Other versions can still initialize directly the data structure using variables declared in riscv\_const\_structs.h

**Use of this function is mandatory only for the MVE version of the FFT.**

Other versions can still initialize directly the data structure using variables declared in riscv\_const\_structs.h

**Use of this function is mandatory only for the MVE version of the FFT.**

Other versions can still initialize directly the data structure using variables declared in riscv\_const\_structs.h

**Use of this function is mandatory only for the MVE version of the FFT.**

Other versions can still initialize directly the data structure using variables declared in riscv\_const\_structs.h

**Use of this function is mandatory only for the MVE version of the FFT.**

Other versions can still initialize directly the data structure using variables declared in `riscv_const_structs.h`

**Use of this function is mandatory only for the MVE version of the FFT.**

Other versions can still initialize directly the data structure using variables declared in `riscv_const_structs.h`

**Use of this function is mandatory only for the MVE version of the FFT.**

Other versions can still initialize directly the data structure using variables declared in `riscv_const_structs.h`

**Use of this function is mandatory only for the MVE version of the FFT.**

Other versions can still initialize directly the data structure using variables declared in `riscv_const_structs.h`

**Use of this function is mandatory only for the MVE version of the FFT.**

Other versions can still initialize directly the data structure using variables declared in `riscv_const_structs.h`

**Use of this function is mandatory only for the MVE version of the FFT.**

Other versions can still initialize directly the data structure using variables declared in `riscv_const_structs.h`

**This function should be used only if you don't know the FFT sizes that**

you'll need at build time. The use of this function will prevent the linker from removing the FFT tables that are not needed and the library code size will be bigger than needed.

**If you use NMSIS-DSP as a static library, and if you know the FFT sizes**

that you need at build time, then it is better to use the initialization functions defined for each FFT size.

**Parameters**

- **S** – **[inout]** points to an instance of the floating-point CFFT structure
- **S** – **[inout]** points to an instance of the floating-point CFFT structure
- **S** – **[inout]** points to an instance of the floating-point CFFT structure
- **S** – **[inout]** points to an instance of the floating-point CFFT structure
- **S** – **[inout]** points to an instance of the floating-point CFFT structure
- **S** – **[inout]** points to an instance of the floating-point CFFT structure
- **S** – **[inout]** points to an instance of the floating-point CFFT structure
- **S** – **[inout]** points to an instance of the floating-point CFFT structure
- **S** – **[inout]** points to an instance of the floating-point CFFT structure
- **S** – **[inout]** points to an instance of the floating-point CFFT structure
- **fftLen** – **[in]** fft length (number of complex samples)

**Returns**

execution status

- `RISCV_MATH_SUCCESS` : Operation successful
- `RISCV_MATH_ARGUMENT_ERROR` : an error is detected

**Returns**

execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

**Returns**

execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

**Returns**

execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

**Returns**

execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

**Returns**

execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

**Returns**

execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

**Returns**

execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

**Returns**

execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

**Returns**

execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

## Complex FFT Q15

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_cfft\_init\_q15 (riscv\_cfft\_instance\_q15 \*S,  
uint16\_t fftLen)

RISCV\_DSP\_ATTRIBUTE void riscv\_cfft\_q15 (const riscv\_cfft\_instance\_q15 \*S, q15\_t \*p1,  
uint8\_t ifftFlag, uint8\_t bitReverseFlag)

FFTINIT(EXT, SIZE)

CFFTINIT\_Q15(LEN, LENTWIDDLE)

*group* **Complex FFT Q15**

### Defines

FFTINIT(EXT, SIZE)

CFFTINIT\_Q15(LEN, LENTWIDDLE)

### Functions

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_cfft\_init\_q15 (riscv\_cfft\_instance\_q15 \*S,  
uint16\_t fftLen)

Initialization function for the cfft q15 function for 4096 samples.

Initialization function for the cfft q15 function for 2048 samples

Initialization function for the cfft q15 function for 1024 samples

Initialization function for the cfft q15 function for 512 samples

Initialization function for the cfft q15 function for 256 samples

Initialization function for the cfft q15 function for 128 samples

Initialization function for the cfft q15 function for 64 samples

Initialization function for the cfft q15 function for 32 samples

Initialization function for the cfft q15 function for 16 samples

Generic initialization function for the cfft q15 function

**Use of this function is mandatory only for the MVE version of the FFT.**

Other versions can still initialize directly the data structure using variables declared in  
riscv\_const\_structs.h

**Use of this function is mandatory only for the MVE version of the FFT.**

Other versions can still initialize directly the data structure using variables declared in  
riscv\_const\_structs.h

**Use of this function is mandatory only for the MVE version of the FFT.**

Other versions can still initialize directly the data structure using variables declared in  
riscv\_const\_structs.h

**Use of this function is mandatory only for the MVE version of the FFT.**

Other versions can still initialize directly the data structure using variables declared in `riscv_const_structs.h`

**Use of this function is mandatory only for the MVE version of the FFT.**

Other versions can still initialize directly the data structure using variables declared in `riscv_const_structs.h`

**Use of this function is mandatory only for the MVE version of the FFT.**

Other versions can still initialize directly the data structure using variables declared in `riscv_const_structs.h`

**Use of this function is mandatory only for the MVE version of the FFT.**

Other versions can still initialize directly the data structure using variables declared in `riscv_const_structs.h`

**Use of this function is mandatory only for the MVE version of the FFT.**

Other versions can still initialize directly the data structure using variables declared in `riscv_const_structs.h`

**Use of this function is mandatory only for the MVE version of the FFT.**

Other versions can still initialize directly the data structure using variables declared in `riscv_const_structs.h`

**Use of this function is mandatory only for the MVE version of the FFT.**

Other versions can still initialize directly the data structure using variables declared in `riscv_const_structs.h`

This function should be used only if you don't know the FFT sizes that you'll need at build time. The use of this function will prevent the linker from removing the FFT tables that are not needed and the library code size will be bigger than needed.

If you use NMSIS-DSP as a static library, and if you know the FFT sizes that you need at build time, then it is better to use the initialization functions defined for each FFT size.

**Parameters**

- **S** – **[inout]** points to an instance of the floating-point CFFT structure
- **S** – **[inout]** points to an instance of the floating-point CFFT structure
- **S** – **[inout]** points to an instance of the floating-point CFFT structure
- **S** – **[inout]** points to an instance of the floating-point CFFT structure
- **S** – **[inout]** points to an instance of the floating-point CFFT structure
- **S** – **[inout]** points to an instance of the floating-point CFFT structure
- **S** – **[inout]** points to an instance of the floating-point CFFT structure
- **S** – **[inout]** points to an instance of the floating-point CFFT structure
- **S** – **[inout]** points to an instance of the floating-point CFFT structure
- **S** – **[inout]** points to an instance of the floating-point CFFT structure
- **fftLen** – **[in]** fft length (number of complex samples)

**Returns**

execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

**Returns**

execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

**Returns**

execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

**Returns**

execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

**Returns**

execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

**Returns**

execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

**Returns**

execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

**Returns**

execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

**Returns**

execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

**Returns**

execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected



```
RISCV_DSP_ATTRIBUTE void riscv_cfft_q15 (const riscv_cfft_instance_q15 *S,
q15_t *p1, uint8_t ifftFlag, uint8_t bitReverseFlag)
```

Processing function for Q15 complex FFT.

#### Parameters

- **S** – [in] points to an instance of Q15 CFFT structure
- **p1** – [inout] points to the complex data buffer of size 2\*fftLen. Processing occurs in-place
- **ifftFlag** – [in] flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- **bitReverseFlag** – [in] flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output

### Complex FFT Q31

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_cfft_init_q31 (riscv_cfft_instance_q31 *S,
uint16_t fftLen)
```

```
RISCV_DSP_ATTRIBUTE void riscv_cfft_q31 (const riscv_cfft_instance_q31 *S, q31_t *p1,
uint8_t ifftFlag, uint8_t bitReverseFlag)
```

```
FFTINIT(EXT, SIZE)
```

```
CFFTINIT_Q31(LEN, LENTWIDDLE)
```

*group* **Complex FFT Q31**

#### Defines

```
FFTINIT(EXT, SIZE)
```

```
CFFTINIT_Q31(LEN, LENTWIDDLE)
```

#### Functions

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_cfft_init_q31 (riscv_cfft_instance_q31 *S,
uint16_t fftLen)
```

Initialization function for the cfft q31 function for 4096 samples.

Initialization function for the cfft q31 function for 2048 samples

Initialization function for the cfft q31 function for 1024 samples

Initialization function for the cfft q31 function for 512 samples

Initialization function for the cfft q31 function for 256 samples

Initialization function for the cfft q31 function for 128 samples

Initialization function for the cfft q31 function for 64 samples

Initialization function for the cfft q31 function for 32 samples

Initialization function for the cfft q31 function for 16 samples

Generic initialization function for the cfft q31 function

**Use of this function is mandatory only for the MVE version of the FFT.**

Other versions can still initialize directly the data structure using variables declared in `riscv_const_structs.h`

**Use of this function is mandatory only for the MVE version of the FFT.**

Other versions can still initialize directly the data structure using variables declared in `riscv_const_structs.h`

**Use of this function is mandatory only for the MVE version of the FFT.**

Other versions can still initialize directly the data structure using variables declared in `riscv_const_structs.h`

**Use of this function is mandatory only for the MVE version of the FFT.**

Other versions can still initialize directly the data structure using variables declared in `riscv_const_structs.h`

**Use of this function is mandatory only for the MVE version of the FFT.**

Other versions can still initialize directly the data structure using variables declared in `riscv_const_structs.h`

**Use of this function is mandatory only for the MVE version of the FFT.**

Other versions can still initialize directly the data structure using variables declared in `riscv_const_structs.h`

**Use of this function is mandatory only for the MVE version of the FFT.**

Other versions can still initialize directly the data structure using variables declared in `riscv_const_structs.h`

**Use of this function is mandatory only for the MVE version of the FFT.**

Other versions can still initialize directly the data structure using variables declared in `riscv_const_structs.h`

**Use of this function is mandatory only for the MVE version of the FFT.**

Other versions can still initialize directly the data structure using variables declared in `riscv_const_structs.h`

**Use of this function is mandatory only for the MVE version of the FFT.**

Other versions can still initialize directly the data structure using variables declared in `riscv_const_structs.h`

This function should be used only if you don't know the FFT sizes that you'll need at build time. The use of this function will prevent the linker from removing the FFT tables that are not needed and the library code size will be bigger than needed.

If you use NMSIS-DSP as a static library, and if you know the FFT sizes that you need at build time, then it is better to use the initialization functions defined for each FFT size.

**Parameters**

- **S** – **[inout]** points to an instance of the floating-point CFFT structure
- **S** – **[inout]** points to an instance of the floating-point CFFT structure
- **S** – **[inout]** points to an instance of the floating-point CFFT structure
- **S** – **[inout]** points to an instance of the floating-point CFFT structure
- **S** – **[inout]** points to an instance of the floating-point CFFT structure
- **S** – **[inout]** points to an instance of the floating-point CFFT structure
- **S** – **[inout]** points to an instance of the floating-point CFFT structure
- **S** – **[inout]** points to an instance of the floating-point CFFT structure
- **S** – **[inout]** points to an instance of the floating-point CFFT structure
- **S** – **[inout]** points to an instance of the floating-point CFFT structure
- **fftLen** – **[in]** fft length (number of complex samples)

**Returns**

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_ARGUMENT\_ERROR** : an error is detected

**Returns**

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_ARGUMENT\_ERROR** : an error is detected

**Returns**

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_ARGUMENT\_ERROR** : an error is detected

**Returns**

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_ARGUMENT\_ERROR** : an error is detected

**Returns**

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_ARGUMENT\_ERROR** : an error is detected

**Returns**

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_ARGUMENT\_ERROR** : an error is detected

**Returns**

execution status

- `RISCV_MATH_SUCCESS` : Operation successful
- `RISCV_MATH_ARGUMENT_ERROR` : an error is detected

**Returns**

execution status

- `RISCV_MATH_SUCCESS` : Operation successful
- `RISCV_MATH_ARGUMENT_ERROR` : an error is detected

**Returns**

execution status

- `RISCV_MATH_SUCCESS` : Operation successful
- `RISCV_MATH_ARGUMENT_ERROR` : an error is detected

**Returns**

execution status

- `RISCV_MATH_SUCCESS` : Operation successful
- `RISCV_MATH_ARGUMENT_ERROR` : an error is detected

**RISCV\_DSP\_ATTRIBUTE void riscv\_cfft\_q31 (const riscv\_cfft\_instance\_q31 \*S, q31\_t \*p1, uint8\_t ifftFlag, uint8\_t bitReverseFlag)**

Processing function for the Q31 complex FFT.

**Parameters**

- **S** – [in] points to an instance of the fixed-point CFFT structure
- **p1** – [inout] points to the complex data buffer of size  $2 \times \text{fftLen}$ . Processing occurs in-place
- **ifftFlag** – [in] flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- **bitReverseFlag** – [in] flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output

**Deprecated Complex FFT functions**

**RISCV\_DSP\_ATTRIBUTE void riscv\_cfft\_radix2\_f16 (const riscv\_cfft\_radix2\_instance\_f16 \*S, float16\_t \*pSrc)**

**RISCV\_DSP\_ATTRIBUTE void riscv\_cfft\_radix2\_f32 (const riscv\_cfft\_radix2\_instance\_f32 \*S, float32\_t \*pSrc)**

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_cfft\_radix2\_init\_f16 (riscv\_cfft\_radix2\_instance\_f16 \*S, uint16\_t fftLen, uint8\_t ifftFlag, uint8\_t bitReverseFlag)**

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_cfft\_radix2\_init\_f32 (riscv\_cfft\_radix2\_instance\_f32 \*S, uint16\_t fftLen, uint8\_t ifftFlag, uint8\_t bitReverseFlag)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_cfft\_radix2\_init\_q15 (riscv\_cfft\_radix2\_instance\_q15 \*S, uint16\_t fftLen, uint8\_t ifftFlag, uint8\_t bitReverseFlag)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_cfft\_radix2\_init\_q31 (riscv\_cfft\_radix2\_instance\_q31 \*S, uint16\_t fftLen, uint8\_t ifftFlag, uint8\_t bitReverseFlag)

RISCV\_DSP\_ATTRIBUTE void riscv\_cfft\_radix2\_q15 (const riscv\_cfft\_radix2\_instance\_q15 \*S, q15\_t \*pSrc)

RISCV\_DSP\_ATTRIBUTE void riscv\_cfft\_radix2\_q31 (const riscv\_cfft\_radix2\_instance\_q31 \*S, q31\_t \*pSrc)

RISCV\_DSP\_ATTRIBUTE void riscv\_cfft\_radix4by2\_f16 (float16\_t \*pSrc, uint32\_t fftLen, const float16\_t \*pCoef)

RISCV\_DSP\_ATTRIBUTE void riscv\_cfft\_radix4\_f16 (const riscv\_cfft\_radix4\_instance\_f16 \*S, float16\_t \*pSrc)

RISCV\_DSP\_ATTRIBUTE void riscv\_cfft\_radix4\_f32 (const riscv\_cfft\_radix4\_instance\_f32 \*S, float32\_t \*pSrc)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_cfft\_radix4\_init\_f16 (riscv\_cfft\_radix4\_instance\_f16 \*S, uint16\_t fftLen, uint8\_t ifftFlag, uint8\_t bitReverseFlag)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_cfft\_radix4\_init\_f32 (riscv\_cfft\_radix4\_instance\_f32 \*S, uint16\_t fftLen, uint8\_t ifftFlag, uint8\_t bitReverseFlag)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_cfft\_radix4\_init\_q15 (riscv\_cfft\_radix4\_instance\_q15 \*S, uint16\_t fftLen, uint8\_t ifftFlag, uint8\_t bitReverseFlag)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_cfft\_radix4\_init\_q31 (riscv\_cfft\_radix4\_instance\_q31 \*S, uint16\_t fftLen, uint8\_t ifftFlag, uint8\_t bitReverseFlag)

void **riscv\_cfft\_radix4\_q15**(const riscv\_cfft\_radix4\_instance\_q15 \*S, [q15\\_t](#) (page 1131) \*pSrc)

void **riscv\_cfft\_radix4\_q31**(const riscv\_cfft\_radix4\_instance\_q31 \*S, [q31\\_t](#) (page 1131) \*pSrc)

*group* **Deprecated Complex FFT functions**

## Functions

**RISCV\_DSP\_ATTRIBUTE void riscv\_cfft\_radix2\_f16 (const riscv\_cfft\_radix2\_instance\_f16 \*S, float16\_t \*pSrc)**

Radix-2 CFFT/CIFFT.

*Deprecated:*

Do not use this function. It has been superseded by `riscv_cfft_f16` and will be removed in the future

### Parameters

- **S** – [**in**] points to an instance of the floating-point Radix-2 CFFT/CIFFT structure
- **pSrc** – [**inout**] points to the complex data buffer of size `2*fftLen`. Processing occurs in-place

**RISCV\_DSP\_ATTRIBUTE void riscv\_cfft\_radix2\_f32 (const riscv\_cfft\_radix2\_instance\_f32 \*S, float32\_t \*pSrc)**

Radix-2 CFFT/CIFFT.

*Deprecated:*

Do not use this function. It has been superseded by `riscv_cfft_f32` and will be removed in the future

### Parameters

- **S** – [**in**] points to an instance of the floating-point Radix-2 CFFT/CIFFT structure
- **pSrc** – [**inout**] points to the complex data buffer of size `2*fftLen`. Processing occurs in-place

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_cfft\_radix2\_init\_f16 (riscv\_cfft\_radix2\_instance\_f16 \*S, uint16\_t fftLen, uint8\_t ifftFlag, uint8\_t bitReverseFlag)**

Initialization function for the floating-point CFFT/CIFFT.

*Deprecated:*

Do not use this function. It has been superseded by `riscv_cfft_f16` and will be removed in the future.

### Details

The parameter `ifftFlag` controls whether a forward or inverse transform is computed. Set(`=1`) `ifftFlag` for calculation of CIFFT otherwise CFFT is calculated

The parameter `bitReverseFlag` controls whether output is in normal order or bit reversed order. Set(`=1`) `bitReverseFlag` for output to be in normal order otherwise output is in bit reversed order.

The parameter `fftLen` Specifies length of CFFT/CIFFT process. Supported FFT Lengths are 16, 64, 256, 1024.

This Function also initializes Twiddle factor table pointer and Bit reversal table pointer.

**Parameters**

- **S** – [inout] points to an instance of the floating-point CFFT/CIFFT structure
- **fftLen** – [in] length of the FFT
- **ifftFlag** – [in] flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- **bitReverseFlag** – [in] flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output

**Returns**

execution status

- RISC\_V\_MATH\_SUCCESS : Operation successful
- RISC\_V\_MATH\_ARGUMENT\_ERROR : fftLen is not a supported length

**RISC\_V\_DSP\_ATTRIBUTE riscv\_status riscv\_cfft\_radix2\_init\_f32 (riscv\_cfft\_radix2\_instance\_f32 \*S, uint16\_t fftLen, uint8\_t ifftFlag, uint8\_t bitReverseFlag)**

Initialization function for the floating-point CFFT/CIFFT.

*Deprecated:*

Do not use this function. It has been superseded by riscv\_cfft\_f32 and will be removed in the future.

**Details**

The parameter **ifftFlag** controls whether a forward or inverse transform is computed. Set(=1) ifft-Flag for calculation of CIFFT otherwise CFFT is calculated

The parameter **bitReverseFlag** controls whether output is in normal order or bit reversed order. Set(=1) bitReverseFlag for output to be in normal order otherwise output is in bit reversed order.

The parameter **fftLen** Specifies length of CFFT/CIFFT process. Supported FFT Lengths are 16, 64, 256, 1024.

This Function also initializes Twiddle factor table pointer and Bit reversal table pointer.

**Parameters**

- **S** – [inout] points to an instance of the floating-point CFFT/CIFFT structure
- **fftLen** – [in] length of the FFT
- **ifftFlag** – [in] flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- **bitReverseFlag** – [in] flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output

- value = 1: enables bit reversal of output

**Returns**

execution status

- RISC\_V\_MATH\_SUCCESS : Operation successful
- RISC\_V\_MATH\_ARGUMENT\_ERROR : fftLen is not a supported length

**RISC\_V\_DSP\_ATTRIBUTE riscv\_status riscv\_cfft\_radix2\_init\_q15 (riscv\_cfft\_radix2\_instance\_q15 \*S, uint16\_t fftLen, uint8\_t ifftFlag, uint8\_t bitReverseFlag)**

Initialization function for the Q15 CFFT/CIFFT.

*Deprecated:*

Do not use this function. It has been superseded by riscv\_cfft\_q15 and will be removed

**Details**

The parameter `ifftFlag` controls whether a forward or inverse transform is computed. Set(=1) ifft-Flag for calculation of CIFFT otherwise CFFT is calculated

The parameter `bitReverseFlag` controls whether output is in normal order or bit reversed order. Set(=1) `bitReverseFlag` for output to be in normal order otherwise output is in bit reversed order.

The parameter `fftLen` Specifies length of CFFT/CIFFT process. Supported FFT Lengths are 16, 64, 256, 1024.

This Function also initializes Twiddle factor table pointer and Bit reversal table pointer.

**Parameters**

- **S** – [inout] points to an instance of the Q15 CFFT/CIFFT structure.
- **fftLen** – [in] length of the FFT.
- **ifftFlag** – [in] flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- **bitReverseFlag** – [in] flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output

**Returns**

execution status

- RISC\_V\_MATH\_SUCCESS : Operation successful
- RISC\_V\_MATH\_ARGUMENT\_ERROR : fftLen is not a supported length

**RISC\_V\_DSP\_ATTRIBUTE riscv\_status riscv\_cfft\_radix2\_init\_q31 (riscv\_cfft\_radix2\_instance\_q31 \*S, uint16\_t fftLen, uint8\_t ifftFlag, uint8\_t bitReverseFlag)**

Initialization function for the Q31 CFFT/CIFFT.



*Deprecated:*

Do not use this function. It has been superseded by `riscv_cfft_q31` and will be removed in the future.

**Details**

The parameter `ifftFlag` controls whether a forward or inverse transform is computed. Set(=1) `ifftFlag` for calculation of CIFFT otherwise CFFT is calculated

The parameter `bitReverseFlag` controls whether output is in normal order or bit reversed order. Set(=1) `bitReverseFlag` for output to be in normal order otherwise output is in bit reversed order.

The parameter `fftLen` Specifies length of CFFT/CIFFT process. Supported FFT Lengths are 16, 64, 256, 1024.

This Function also initializes Twiddle factor table pointer and Bit reversal table pointer.

**Parameters**

- **S** – [inout] points to an instance of the Q31 CFFT/CIFFT structure
- **fftLen** – [in] length of the FFT
- **ifftFlag** – [in] flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- **bitReverseFlag** – [in] flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output

**Returns**

execution status

- `RISCV_MATH_SUCCESS` : Operation successful
- `RISCV_MATH_ARGUMENT_ERROR` : `fftLen` is not a supported length

**RISCV\_DSP\_ATTRIBUTE** void `riscv_cfft_radix2_q15` (const `riscv_cfft_radix2_instance_q15` \*S, `q15_t` \*pSrc)

Processing function for the fixed-point CFFT/CIFFT.

*Deprecated:*

Do not use this function. It has been superseded by `riscv_cfft_q15` and will be removed in the future.

**Parameters**

- **S** – [in] points to an instance of the fixed-point CFFT/CIFFT structure
- **pSrc** – [inout] points to the complex data buffer of size `2*fftLen`. Processing occurs in-place

**RISCV\_DSP\_ATTRIBUTE void riscv\_cfft\_radix2\_q31 (const riscv\_cfft\_radix2\_instance\_q31 \*S, q31\_t \*pSrc)**

Processing function for the fixed-point CFFT/CIFFT.

*Deprecated:*

Do not use this function. It has been superseded by `riscv_cfft_q31` and will be removed in the future.

**Parameters**

- **S** – **[in]** points to an instance of the fixed-point CFFT/CIFFT structure
- **pSrc** – **[inout]** points to the complex data buffer of size `2*fftLen`. Processing occurs in-place

**RISCV\_DSP\_ATTRIBUTE void riscv\_cfft\_radix4by2\_f16 (float16\_t \*pSrc, uint32\_t fftLen, const float16\_t \*pCoef)**

**RISCV\_DSP\_ATTRIBUTE void riscv\_cfft\_radix4\_f16 (const riscv\_cfft\_radix4\_instance\_f16 \*S, float16\_t \*pSrc)**

Processing function for the floating-point Radix-4 CFFT/CIFFT.

*Deprecated:*

Do not use this function. It has been superseded by `riscv_cfft_f16` and will be removed in the future.

**Parameters**

- **S** – **[in]** points to an instance of the floating-point Radix-4 CFFT/CIFFT structure
- **pSrc** – **[inout]** points to the complex data buffer of size `2*fftLen`. Processing occurs in-place

**RISCV\_DSP\_ATTRIBUTE void riscv\_cfft\_radix4\_f32 (const riscv\_cfft\_radix4\_instance\_f32 \*S, float32\_t \*pSrc)**

Processing function for the floating-point Radix-4 CFFT/CIFFT.

*Deprecated:*

Do not use this function. It has been superseded by `riscv_cfft_f32` and will be removed in the future.

**Parameters**

- **S** – **[in]** points to an instance of the floating-point Radix-4 CFFT/CIFFT structure
- **pSrc** – **[inout]** points to the complex data buffer of size `2*fftLen`. Processing occurs in-place

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_cfft\_radix4\_init\_f16 (riscv\_cfft\_radix4\_instance\_f16 \*S, uint16\_t fftLen, uint8\_t ifftFlag, uint8\_t bitReverseFlag)**

Initialization function for the floating-point CFFT/CIFFT.

*Deprecated:*

Do not use this function. It has been superceded by `riscv_cfft_f16` and will be removed in the future.

**Details**

The parameter `ifftFlag` controls whether a forward or inverse transform is computed. Set(=1) `ifftFlag` for calculation of CIFFT otherwise CFFT is calculated

The parameter `bitReverseFlag` controls whether output is in normal order or bit reversed order. Set(=1) `bitReverseFlag` for output to be in normal order otherwise output is in bit reversed order.

The parameter `fftLen` Specifies length of CFFT/CIFFT process. Supported FFT Lengths are 16, 64, 256, 1024.

This Function also initializes Twiddle factor table pointer and Bit reversal table pointer.

**Parameters**

- **S** – [inout] points to an instance of the floating-point CFFT/CIFFT structure
- **fftLen** – [in] length of the FFT
- **ifftFlag** – [in] flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- **bitReverseFlag** – [in] flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output

**Returns**

execution status

- `RISCV_MATH_SUCCESS` : Operation successful
- `RISCV_MATH_ARGUMENT_ERROR` : `fftLen` is not a supported length

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_cfft\_radix4\_init\_f32 (riscv\_cfft\_radix4\_instance\_f32 \*S, uint16\_t fftLen, uint8\_t ifftFlag, uint8\_t bitReverseFlag)**

Initialization function for the floating-point CFFT/CIFFT.

*Deprecated:*

Do not use this function. It has been superceded by `riscv_cfft_f32` and will be removed in the future.

**Details**

The parameter `ifftFlag` controls whether a forward or inverse transform is computed. Set(=1) `ifftFlag` for calculation of CIFFT otherwise CFFT is calculated

The parameter `bitReverseFlag` controls whether output is in normal order or bit reversed order. Set(=1) `bitReverseFlag` for output to be in normal order otherwise output is in bit reversed order.

The parameter `fftLen` Specifies length of CFFT/CIFFT process. Supported FFT Lengths are 16, 64, 256, 1024.

This Function also initializes Twiddle factor table pointer and Bit reversal table pointer.

#### Parameters

- **S** – [inout] points to an instance of the floating-point CFFT/CIFFT structure
- **fftLen** – [in] length of the FFT
- **ifftFlag** – [in] flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- **bitReverseFlag** – [in] flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output

#### Returns

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_ARGUMENT\_ERROR** : `fftLen` is not a supported length

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_cfft\_radix4\_init\_q15 (riscv\_cfft\_radix4\_instance\_q15 \*S, uint16\_t fftLen, uint8\_t ifftFlag, uint8\_t bitReverseFlag)**

Initialization function for the Q15 CFFT/CIFFT.

#### *Deprecated:*

Do not use this function. It has been superseded by `riscv_cfft_q15` and will be removed in the future.

#### Details

The parameter `ifftFlag` controls whether a forward or inverse transform is computed. Set(=1) `ifftFlag` for calculation of CIFFT otherwise CFFT is calculated

The parameter `bitReverseFlag` controls whether output is in normal order or bit reversed order. Set(=1) `bitReverseFlag` for output to be in normal order otherwise output is in bit reversed order.

The parameter `fftLen` Specifies length of CFFT/CIFFT process. Supported FFT Lengths are 16, 64, 256, 1024.

This Function also initializes Twiddle factor table pointer and Bit reversal table pointer.

#### Parameters

- **S** – [inout] points to an instance of the Q15 CFFT/CIFFT structure
- **fftLen** – [in] length of the FFT
- **ifftFlag** – [in] flag that selects transform direction

- value = 0: forward transform
- value = 1: inverse transform
- **bitReverseFlag** – [in] flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output

**Returns**

execution status

- RISC\_V\_MATH\_SUCCESS : Operation successful
- RISC\_V\_MATH\_ARGUMENT\_ERROR : fftLen is not a supported length

**RISC\_V\_DSP\_ATTRIBUTE riscv\_status riscv\_cfft\_radix4\_init\_q31 (riscv\_cfft\_radix4\_instance\_q31 \*S, uint16\_t fftLen, uint8\_t ifftFlag, uint8\_t bitReverseFlag)**

Initialization function for the Q31 CFFT/CIFFT.

*Deprecated:*

Do not use this function. It has been superseded by riscv\_cfft\_q31 and will be removed in the future.

**Details**

The parameter **ifftFlag** controls whether a forward or inverse transform is computed. Set(=1) ifft-Flag for calculation of CIFFT otherwise CFFT is calculated

The parameter **bitReverseFlag** controls whether output is in normal order or bit reversed order. Set(=1) bitReverseFlag for output to be in normal order otherwise output is in bit reversed order.

The parameter **fftLen** Specifies length of CFFT/CIFFT process. Supported FFT Lengths are 16, 64, 256, 1024.

This Function also initializes Twiddle factor table pointer and Bit reversal table pointer.

**Parameters**

- **S** – [inout] points to an instance of the Q31 CFFT/CIFFT structure.
- **fftLen** – [in] length of the FFT.
- **ifftFlag** – [in] flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- **bitReverseFlag** – [in] flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output

**Returns**

execution status

- RISC\_V\_MATH\_SUCCESS : Operation successful
- RISC\_V\_MATH\_ARGUMENT\_ERROR : fftLen is not a supported length

void **riscv\_cfft\_radix4\_q15**(const riscv\_cfft\_radix4\_instance\_q15 \*S, *q15\_t* (page 1131) \*pSrc)

Processing function for the Q15 CFFT/CIFFT.

*Deprecated:*

Do not use this function. It has been superseded by riscv\_cfft\_q15 and will be removed in the future.

CFFT Size	Input format	Output format	Number of bits to upscale
16	1.15	5.11	4
64	1.15	7.9	6
256	1.15	9.7	8
1024	1.15	11.5	10

#### Input and output formats:

Internally input is downscaled by 2 for every stage to avoid saturations inside CFFT/CIFFT process. Hence the output format is different for different FFT sizes. The input and output formats for different FFT sizes and number of bits to upscale are mentioned in the tables below for CFFT and CIFFT:

CIFFT Size	Input format	Output format	Number of bits to upscale
16	1.15	5.11	0
64	1.15	7.9	0
256	1.15	9.7	0
1024	1.15	11.5	0

#### Parameters

- **S** – [in] points to an instance of the Q15 CFFT/CIFFT structure.
- **pSrc** – [inout] points to the complex data buffer. Processing occurs in-place.

#### Returns

none

void **riscv\_cfft\_radix4\_q31**(const riscv\_cfft\_radix4\_instance\_q31 \*S, *q31\_t* (page 1131) \*pSrc)

Processing function for the Q31 CFFT/CIFFT.

*Deprecated:*

Do not use this function. It has been superseded by riscv\_cfft\_q31 and will be removed in the future.

CFFT Size	Input format	Output format	Number of bits to upscale
16	1.31	5.27	4
64	1.31	7.25	6
256	1.31	9.23	8
1024	1.31	11.21	10

**Input and output formats:**

Internally input is downscaled by 2 for every stage to avoid saturations inside CFFT/CIFFT process. Hence the output format is different for different FFT sizes. The input and output formats for different FFT sizes and number of bits to upscale are mentioned in the tables below for CFFT and CIFFT:

CIFFT Size	Input format	Output format	Number of bits to upscale
16	1.31	5.27	0
64	1.31	7.25	0
256	1.31	9.23	0
1024	1.31	11.21	0

**Parameters**

- **S** – [**in**] points to an instance of the Q31 CFFT/CIFFT structure
- **pSrc** – [**inout**] points to the complex data buffer of size  $2 * \text{fftLen}$ . Processing occurs in-place

**Returns**

none

*group* **Complex FFT Functions**

The Fast Fourier Transform (FFT) is an efficient algorithm for computing the Discrete Fourier Transform (DFT). The FFT can be orders of magnitude faster than the DFT, especially for long lengths. The algorithms described in this section operate on complex data. A separate set of functions is devoted to handling of real sequences.

There are separate algorithms for handling floating-point, Q15, and Q31 data types. The algorithms available for each data type are described next.

The FFT functions operate in-place. That is, the array holding the input data will also be used to hold the corresponding result. The input data is complex and contains  $2 * \text{fftLen}$  interleaved values as shown below. The FFT result will be contained in the same array and the frequency domain values will have the same interleaving.

**Floating-point**

The floating-point complex FFT uses a mixed-radix algorithm. Multiple radix-8 stages are performed along with a single radix-2 or radix-4 stage, as needed. The algorithm supports lengths of [16, 32, 64, ..., 4096] and each length uses a different twiddle factor table.

The function uses the standard FFT definition and output values may grow by a factor of `fftLen` when computing the forward transform. The inverse transform includes a scale of  $1/\text{fftLen}$  as part of the calculation and this matches the textbook definition of the inverse FFT.

For the MVE version, the new `riscv_cfft_init_f32` initialization function is **mandatory**. **Compilation flags are available to include only the required tables for the needed FFTs**. Other FFT versions can continue to be initialized as explained below.

For not MVE versions, pre-initialized data structures containing twiddle factors and bit reversal tables are provided and defined in `riscv_const_structs.h`. Include this header in your function and then pass one of the constant structures as an argument to `riscv_cfft_f32`. For example:

```
riscv_cfft_f32(riscv_cfft_sR_f32_len64, pSrc, 1, 1)
```

computes a 64-point inverse complex FFT including bit reversal. The data structures are treated as constant data and not modified during the calculation. The same data structure can be reused for multiple transforms including mixing forward and inverse transforms.

Earlier releases of the library provided separate radix-2 and radix-4 algorithms that operated on floating-point data. These functions are still provided but are deprecated. The older functions are slower and less general than the new functions.

An example of initialization of the constants for the `riscv_cfft_f32` function follows:

```
const static riscv_cfft_instance_f32 *S;
...
switch (length) {
    case 16:
        S = &riscv_cfft_sR_f32_len16;
        break;
    case 32:
        S = &riscv_cfft_sR_f32_len32;
        break;
    case 64:
        S = &riscv_cfft_sR_f32_len64;
        break;
    case 128:
        S = &riscv_cfft_sR_f32_len128;
        break;
    case 256:
        S = &riscv_cfft_sR_f32_len256;
        break;
    case 512:
        S = &riscv_cfft_sR_f32_len512;
        break;
    case 1024:
        S = &riscv_cfft_sR_f32_len1024;
        break;
    case 2048:
        S = &riscv_cfft_sR_f32_len2048;
        break;
    case 4096:
        S = &riscv_cfft_sR_f32_len4096;
        break;
}
```

The new `riscv_cfft_init_f32` can also be used.

### Q15 and Q31



The floating-point complex FFT uses a mixed-radix algorithm. Multiple radix-4 stages are performed along with a single radix-2 stage, as needed. The algorithm supports lengths of [16, 32, 64, ..., 4096] and each length uses a different twiddle factor table.

The function uses the standard FFT definition and output values may grow by a factor of `fftLen` when computing the forward transform. The inverse transform includes a scale of  $1/\text{fftLen}$  as part of the calculation and this matches the textbook definition of the inverse FFT.

Pre-initialized data structures containing twiddle factors and bit reversal tables are provided and defined in `riscv_const_structs.h`. Include this header in your function and then pass one of the constant structures as an argument to `riscv_cfft_q31`. For example:

```
riscv_cfft_q31(riscv_cfft_sR_q31_len64, pSrc, 1, 1)
```

computes a 64-point inverse complex FFT including bit reversal. The data structures are treated as constant data and not modified during the calculation. The same data structure can be reused for multiple transforms including mixing forward and inverse transforms.

Earlier releases of the library provided separate radix-2 and radix-4 algorithms that operated on floating-point data. These functions are still provided but are deprecated. The older functions are slower and less general than the new functions.

An example of initialization of the constants for the `riscv_cfft_q31` function follows:

```
const static riscv_cfft_instance_q31 *S;
...
switch (length) {
    case 16:
        S = &riscv_cfft_sR_q31_len16;
        break;
    case 32:
        S = &riscv_cfft_sR_q31_len32;
        break;
    case 64:
        S = &riscv_cfft_sR_q31_len64;
        break;
    case 128:
        S = &riscv_cfft_sR_q31_len128;
        break;
    case 256:
        S = &riscv_cfft_sR_q31_len256;
        break;
    case 512:
        S = &riscv_cfft_sR_q31_len512;
        break;
    case 1024:
        S = &riscv_cfft_sR_q31_len1024;
        break;
    case 2048:
        S = &riscv_cfft_sR_q31_len2048;
```

(continues on next page)

(continued from previous page)

```
    break;
  case 4096:
    S = &riscv_cfft_sR_q31_len4096;
    break;
}
```

## DCT Type IV Functions

### DCT Type IV Tables

const *float32\_t* (page 1131) **Weights\_128**[256]

const *float32\_t* (page 1131) **cos\_factors\_128**[128]

const *float32\_t* (page 1131) **Weights\_512**[1024]

const *float32\_t* (page 1131) **cos\_factors\_512**[512]

const *float32\_t* (page 1131) **Weights\_2048**[4096]

const *float32\_t* (page 1131) **cos\_factors\_2048**[2048]

const *float32\_t* (page 1131) **Weights\_8192**[16384]

const *float32\_t* (page 1131) **cos\_factors\_8192**[8192]

const *q31\_t* (page 1131) **WeightsQ31\_128**[256]

const *q31\_t* (page 1131) **cos\_factorsQ31\_128**[128]

const *q31\_t* (page 1131) **WeightsQ31\_512**[1024]

const *q31\_t* (page 1131) **cos\_factorsQ31\_512**[512]

const *q31\_t* (page 1131) **WeightsQ31\_2048**[4096]

const *q31\_t* (page 1131) **cos\_factorsQ31\_2048**[2048]

const *q31\_t* (page 1131) **WeightsQ31\_8192**[16384]

const *q31\_t* (page 1131) **cos\_factorsQ31\_8192**[8192]

*group* **DCT Type IV Tables**

end of RealFFT\_Table group

**Variables**

const *float32\_t* (page 1131) **Weights\_128**[256]

Weights Table.

Weights tables are generated using the formula :

C command to generate the table

where N is the Number of weights to be calculated and c is  $\pi/(2*N)$

In the tables below the real and imaginary values are placed alternatively, hence the array length is  $2*N$ .

cosFactor tables are generated using the formula :

C command to generate the table

where N is the number of factors to generate and c is  $\pi/(2*N)$

const *float32\_t* (page 1131) **cos\_factors\_128**[128]

const *float32\_t* (page 1131) **Weights\_512**[1024]

const *float32\_t* (page 1131) **cos\_factors\_512**[512]

const *float32\_t* (page 1131) **Weights\_2048**[4096]

const *float32\_t* (page 1131) **cos\_factors\_2048**[2048]

const *float32\_t* (page 1131) **Weights\_8192**[16384]

const *float32\_t* (page 1131) **cos\_factors\_8192**[8192]

const *q31\_t* (page 1131) **WeightsQ31\_128**[256]

Weights tables are generated using the formula :

C command to generate the table

where N is the Number of weights to be calculated and c is  $\pi/(2*N)$

Convert the output to q31 format by multiplying with  $2^{31}$  and saturated if required.

In the tables below the real and imaginary values are placed alternatively, hence the array length is  $2*N$ .

cosFactor tables are generated using the formula :

C command to generate the table

where N is the number of factors to generate and c is  $\pi/(2*N)$

Then converted to q31 format by multiplying with  $2^{31}$  and saturated if required.

```
const q31_t (page 1131) cos_factorsQ31_128[128]
```

```
const q31_t (page 1131) WeightsQ31_512[1024]
```

```
const q31_t (page 1131) cos_factorsQ31_512[512]
```

```
const q31_t (page 1131) WeightsQ31_2048[4096]
```

```
const q31_t (page 1131) cos_factorsQ31_2048[2048]
```

```
const q31_t (page 1131) WeightsQ31_8192[16384]
```

```
const q31_t (page 1131) cos_factorsQ31_8192[8192]
```

## DCT4 F32

```
RISCV_DSP_ATTRIBUTE void riscv_dct4_f32 (const riscv_dct4_instance_f32 *S,  
float32_t *pState, float32_t *pInlineBuffer)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_dct4_init_f32 (riscv_dct4_instance_f32 *S,  
riscv_rfft_instance_f32 *S_RFFT, riscv_cfft_radix4_instance_f32 *S_CFFT, uint16_t N,  
uint16_t Nby2, float32_t normalize)
```

*group* DCT4 F32

## Functions

**RISCV\_DSP\_ATTRIBUTE void riscv\_dct4\_f32 (const riscv\_dct4\_instance\_f32 \*S, float32\_t \*pState, float32\_t \*pInlineBuffer)**

Processing function for the floating-point DCT4/IDCT4.

*Deprecated:*

Do not use this function. It is using a deprecated version of the RFFT.

### Parameters

- **S** – [in] points to an instance of the floating-point DCT4/IDCT4 structure
- **pState** – [in] points to state buffer
- **pInlineBuffer** – [inout] points to the in-place input and output buffer

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_dct4\_init\_f32 (riscv\_dct4\_instance\_f32 \*S, riscv\_rfft\_instance\_f32 \*S\_RFFT, riscv\_cfft\_radix4\_instance\_f32 \*S\_CFFT, uint16\_t N, uint16\_t Nby2, float32\_t normalize)**

Initialization function for the floating-point DCT4/IDCT4.

*Deprecated:*

Do not use this function. It is using a deprecated version of the RFFT.

DCT Size	Normalizing factor value
2048	0.03125
512	0.0625
128	0.125

### Normalizing factor

The normalizing factor is  $\sqrt{2/N}$ , which depends on the size of transform N. Floating-point normalizing factors are mentioned in the table below for different DCT sizes:

### Parameters

- **S** – [inout] points to an instance of floating-point DCT4/IDCT4 structure
- **S\_RFFT** – [in] points to an instance of floating-point RFFT/RIFFT structure
- **S\_CFFT** – [in] points to an instance of floating-point CFFT/CIFFT structure
- **N** – [in] length of the DCT4
- **Nby2** – [in] half of the length of the DCT4
- **normalize** – [in] normalizing factor.

### Returns

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_ARGUMENT\_ERROR** : N is not a supported transform length

## DCT4 Q15

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_dct4_init_q15 (riscv_dct4_instance_q15 *S,  
riscv_rfft_instance_q15 *S_RFFT, riscv_cfft_radix4_instance_q15 *S_CFFT, uint16_t N,  
uint16_t Nby2, q15_t normalize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_dct4_q15 (const riscv_dct4_instance_q15 *S, q15_t *pState,  
q15_t *pInlineBuffer)
```

*group* DCT4 Q15

### Functions

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_dct4_init_q15 (riscv_dct4_instance_q15 *S,  
riscv_rfft_instance_q15 *S_RFFT, riscv_cfft_radix4_instance_q15 *S_CFFT, uint16_t N,  
uint16_t Nby2, q15_t normalize)
```

Initialization function for the Q15 DCT4/IDCT4.

*Deprecated:*

Do not use this function. It will be removed in future versions.

DCT Size	Normalizing factor value (hexadecimal)
2048	0x400
512	0x800
128	0x1000

### Normalizing factor

The normalizing factor is  $\sqrt{2/N}$ , which depends on the size of transform N. Normalizing factors in 1.15 format are mentioned in the table below for different DCT sizes:

### Parameters

- **S** – **[inout]** points to an instance of Q15 DCT4/IDCT4 structure
- **S\_RFFT** – **[in]** points to an instance of Q15 RFFT/RIFFT structure
- **S\_CFFT** – **[in]** points to an instance of Q15 CFFT/CIFFT structure
- **N** – **[in]** length of the DCT4
- **Nby2** – **[in]** half of the length of the DCT4
- **normalize** – **[in]** normalizing factor

### Returns

execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : N is not a supported transform length

```
RISCV_DSP_ATTRIBUTE void riscv_dct4_q15 (const riscv_dct4_instance_q15 *S,
q15_t *pState, q15_t *pInlineBuffer)
```

Processing function for the Q15 DCT4/IDCT4.

*Deprecated:*

Do not use this function. It will be removed in future versions.

DCT Size	Input format	Output format	Number of bits to upscale
2048	1.15	11.5	10
512	1.15	9.7	8
128	1.15	7.9	6

#### Input an output formats

Internally inputs are downscaled in the RFFT process function to avoid overflows. Number of bits downscaled, depends on the size of the transform. The input and output formats for different DCT sizes and number of bits to upscale are mentioned in the table below:

#### Parameters

- **S** – [in] points to an instance of the Q15 DCT4 structure.
- **pState** – [in] points to state buffer.
- **pInlineBuffer** – [inout] points to the in-place input and output buffer.

### DCT4 Q31

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_dct4_init_q31 (riscv_dct4_instance_q31 *S,
riscv_rfft_instance_q31 *S_RFFT, riscv_cfft_radix4_instance_q31 *S_CFFT, uint16_t N,
uint16_t Nby2, q31_t normalize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_dct4_q31 (const riscv_dct4_instance_q31 *S, q31_t *pState,
q31_t *pInlineBuffer)
```

*group* DCT4 Q31

#### Functions

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_dct4_init_q31 (riscv_dct4_instance_q31 *S,
riscv_rfft_instance_q31 *S_RFFT, riscv_cfft_radix4_instance_q31 *S_CFFT, uint16_t N,
uint16_t Nby2, q31_t normalize)
```

Initialization function for the Q31 DCT4/IDCT4.

*Deprecated:*

Do not use this function. It will be removed in future versions.

DCT Size	Normalizing factor value (hexadecimal)
2048	0x4000000
512	0x8000000
128	0x10000000

**Normalizing factor:**

The normalizing factor is  $\sqrt{2/N}$ , which depends on the size of transform  $N$ . Normalizing factors in 1.31 format are mentioned in the table below for different DCT sizes:

**Parameters**

- **S** – [inout] points to an instance of Q31 DCT4/IDCT4 structure.
- **S\_RFFT** – [in] points to an instance of Q31 RFFT/RIFFT structure
- **S\_CFFT** – [in] points to an instance of Q31 CFFT/CIFFT structure
- **N** – [in] length of the DCT4.
- **Nby2** – [in] half of the length of the DCT4.
- **normalize** – [in] normalizing factor.

**Returns**

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_ARGUMENT\_ERROR** :  $N$  is not a supported transform length

**RISCV\_DSP\_ATTRIBUTE void riscv\_dct4\_q31 (const riscv\_dct4\_instance\_q31 \*S, q31\_t \*pState, q31\_t \*pInlineBuffer)**

Processing function for the Q31 DCT4/IDCT4.

*Deprecated:*

Do not use this function. It will be removed in future versions.

DCT Size	Input format	Output format	Number of bits to upscale
2048	2.30	12.20	11
512	2.30	10.22	9
128	2.30	8.24	7

**Input and output formats**

Input samples need to be downscaled by 1 bit to avoid saturations in the Q31 DCT process, as the conversion from DCT2 to DCT4 involves one subtraction. Internally inputs are downscaled in the RFFT process function to avoid overflows. Number of bits downscaled, depends on the size of the transform. The input and output formats for different DCT sizes and number of bits to upscale are mentioned in the table below:

**Parameters**

- **S** – [in] points to an instance of the Q31 DCT4 structure.
- **pState** – [in] points to state buffer.



- **pInlineBuffer** – [inout] points to the in-place input and output buffer.


### group DCT Type IV Functions

Representation of signals by minimum number of values is important for storage and transmission. The possibility of large discontinuity between the beginning and end of a period of a signal in DFT can be avoided by extending the signal so that it is even-symmetric. Discrete Cosine Transform (DCT) is constructed such that its energy is heavily concentrated in the lower part of the spectrum and is very widely used in signal and image coding applications. The family of DCTs (DCT type- 1,2,3,4) is the outcome of different combinations of homogeneous boundary conditions. DCT has an excellent energy-packing capability, hence has many applications and in data compression in particular.

DCT is essentially the Discrete Fourier Transform(DFT) of an even-extended real signal. Reordering of the input data makes the computation of DCT just a problem of computing the DFT of a real signal with a few additional operations. This approach provides regular, simple, and very efficient DCT algorithms for practical hardware and software implementations.

DCT type-II can be implemented using Fast Fourier transform (FFT) internally, as the transform is applied on real values, Real FFT can be used. DCT4 is implemented using DCT2 as their implementations are similar except with some added pre-processing and post-processing. DCT2 implementation can be described in the following steps:

- Re-ordering input
- Calculating Real FFT
- Multiplication of weights and Real FFT output and getting real part from the product.



This process is explained by the block diagram below:

### Algorithm

The N-point type-IV DCT is defined as a real, linear transformation by the formula:

$$X_c(k) = \sqrt{\frac{2}{N}} \sum_{n=0}^{N-1} x(n) \cos \left[ \left( n + \frac{1}{2} \right) \left( k + \frac{1}{2} \right) \frac{\pi}{N} \right]$$

where  $k = 0, 1, 2, \dots, N-1$

Its inverse is defined as follows:

$$x(n) = \sqrt{\frac{2}{N}} \sum_{k=0}^{N-1} X_c(k) \cos \left[ \left( n + \frac{1}{2} \right) \left( k + \frac{1}{2} \right) \frac{\pi}{N} \right]$$

where  $n = 0, 1, 2, \dots, N-1$

The DCT4 matrices become involutory (i.e. they are self-inverse) by multiplying with an overall scale factor of  $\sqrt{2/N}$ . The symmetry of the transform matrix indicates that the fast algorithms for the forward and inverse transform computation are identical. Note that the implementation of Inverse DCT4 and DCT4 is same, hence same process function can be used for both.

**Lengths supported by the transform:**

As DCT4 internally uses Real FFT, it supports all the lengths 128, 512, 2048 and 8192. The library provides separate functions for Q15, Q31, and floating-point data types.

**Instance Structure**

The instances for Real FFT and FFT, cosine values table and twiddle factor table are stored in an instance data structure. A separate instance structure must be defined for each transform. There are separate instance structure declarations for each of the 3 supported data types.

**Initialization Functions**

There is also an associated initialization function for each data type. The initialization function performs the following operations:

- Sets the values of the internal structure fields.
- Initializes Real FFT as its process function is used internally in DCT4, by calling `riscv_rfft_init_f32()`.

Use of the initialization function is optional. However, if the initialization function is used, then the instance structure cannot be placed into a const data section. To place an instance structure into a const data section, the instance structure must be manually initialized. Manually initialize the instance structure as follows: where `N` is the length of the DCT4; `Nby2` is half of the length of the DCT4; `normalize` is normalizing factor used and is equal to  $\sqrt{2/N}$ ; `pTwiddle` points to the twiddle factor table; `pCosFactor` points to the cosFactor table; `pRfft` points to the real FFT instance; `pCfft` points to the complex FFT instance; The CFFT and RFFT structures also needs to be initialized, refer to `riscv_cfft_radix4_f32()` and `riscv_rfft_f32()` respectively for details regarding static initialization.

**Fixed-Point Behavior**

Care must be taken when using the fixed-point versions of the DCT4 transform functions. In particular, the overflow and saturation behavior of the accumulator used in each function must be considered. Refer to the function specific documentation below for usage guidelines.

## MFCC

### MFCC F32

```
RISCV_DSP_ATTRIBUTE void riscv_mfcc_f32 (const riscv_mfcc_instance_f32 *S,  
float32_t *pSrc, float32_t *pDst, float32_t *pTmp)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mfcc_init_f32 (riscv_mfcc_instance_f32 *S,  
uint32_t fftLen, uint32_t nbMelFilters, uint32_t nbDctOutputs, const float32_t *dctCoefs,  
const uint32_t *filterPos, const uint32_t *filterLengths, const float32_t *filterCoefs,  
const float32_t *windowCoefs)
```

```
MFCC_INIT_F32(LEN)
```

*group* MFCC F32

## Defines

**MFCC\_INIT\_F32**(LEN)

## Functions

**RISCV\_DSP\_ATTRIBUTE void riscv\_mfcc\_f32** (const riscv\_mfcc\_instance\_f32 \*S, float32\_t \*pSrc, float32\_t \*pDst, float32\_t \*pTmp)

MFCC F32.

The temporary buffer has a 2\*fft length size when MFCC is implemented with CFFT. It has length FFT Length + 2 when implemented with RFFT (default implementation).

### Description

The number of input samples if the FFT length used when initializing the instance data structure.

The source buffer is modified by this function.

### Parameters

- **S** – [in] points to the mfcc instance structure
- **pSrc** – [in] points to the input samples
- **pDst** – [out] points to the output MFCC values
- **pTmp** – [inout] points to a temporary buffer of complex

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mfcc\_init\_f32** (riscv\_mfcc\_instance\_f32 \*S, uint32\_t fftLen, uint32\_t nbMelFilters, uint32\_t nbDctOutputs, const float32\_t \*dctCoefs, const uint32\_t \*filterPos, const uint32\_t \*filterLengths, const float32\_t \*filterCoefs, const float32\_t \*windowCoefs)

Generic initialization of the MFCC F32 instance structure.

window coefficients can describe (for instance) a Hamming window. The array has the same size as the FFT length.

### Description

The matrix of Mel filter coefficients is sparse. Most of the coefficients are zero. To avoid multiplying the spectrogram by those zeros, the filter is applied only to a given position in the spectrogram and on a given number of FFT bins (the filter length). It is the reason for the arrays filterPos and filterLengths.

The folder Scripts is containing a Python script which can be used to generate the filter, dct and window arrays.

This function should be used only if you don't know the FFT sizes that you'll need at build time. The use of this function will prevent the linker from removing the FFT tables that are not needed and the library code size will be bigger than needed.

If you use NMSIS-DSP as a static library, and if you know the MFCC sizes that you need at build time, then it is better to use the initialization functions defined for each MFCC size.

**Parameters**

- **S** – [out] points to the mfcc instance structure
- **fftLen** – [in] fft length
- **nbMelFilters** – [in] number of Mel filters
- **nbDctOutputs** – [in] number of Dct outputs
- **dctCoefs** – [in] points to an array of DCT coefficients
- **filterPos** – [in] points of the array of filter positions
- **filterLengths** – [in] points to the array of filter lengths
- **filterCoefs** – [in] points to the array of filter coefficients
- **windowCoefs** – [in] points to the array of window coefficients

**Returns**

error status

**MFCC F16**

```
RISCV_DSP_ATTRIBUTE void riscv_mfcc_f16 (const riscv_mfcc_instance_f16 *S,  
float16_t *pSrc, float16_t *pDst, float16_t *pTmp)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mfcc_init_f16 (riscv_mfcc_instance_f16 *S,  
uint32_t fftLen, uint32_t nbMelFilters, uint32_t nbDctOutputs, const float16_t *dctCoefs,  
const uint32_t *filterPos, const uint32_t *filterLengths, const float16_t *filterCoefs,  
const float16_t *windowCoefs)
```

```
MFCC_INIT_F16(LEN)
```

*group* MFCC F16

**Defines**

```
MFCC_INIT_F16(LEN)
```

**Functions**

```
RISCV_DSP_ATTRIBUTE void riscv_mfcc_f16 (const riscv_mfcc_instance_f16 *S,  
float16_t *pSrc, float16_t *pDst, float16_t *pTmp)
```

MFCC F16.

The temporary buffer has a 2\*fft length size when MFCC is implemented with CFFT. It has length FFT Length + 2 when implemented with RFFT (default implementation).

**Description**

The number of input samples if the FFT length used when initializing the instance data structure.

The source buffer is modified by this function.

**Parameters**

- **S** – [in] points to the mfcc instance structure
- **pSrc** – [in] points to the input samples
- **pDst** – [out] points to the output MFCC values
- **pTmp** – [inout] points to a temporary buffer of complex

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mfcc_init_f16 (riscv_mfcc_instance_f16 *S,
uint32_t fftLen, uint32_t nbMelFilters, uint32_t nbDctOutputs,
const float16_t *dctCoefs, const uint32_t *filterPos, const uint32_t *filterLengths,
const float16_t *filterCoefs, const float16_t *windowCoefs)
```

Generic initialization of the MFCC F16 instance structure.

window coefficients can describe (for instance) a Hamming window. The array has the same size as the FFT length.

**Description**

The matrix of Mel filter coefficients is sparse. Most of the coefficients are zero. To avoid multiplying the spectrogram by those zeros, the filter is applied only to a given position in the spectrogram and on a given number of FFT bins (the filter length). It is the reason for the arrays filterPos and filterLengths.

The folder Scripts is containing a Python script that can be used to generate the filter, dct and window arrays.

This function should be used only if you don't know the FFT sizes that you'll need at build time. The use of this function will prevent the linker from removing the FFT tables that are not needed and the library code size will be bigger than needed.

If you use NMSIS-DSP as a static library, and if you know the MFCC sizes that you need at build time, then it is better to use the initialization functions defined for each MFCC size.

**Parameters**

- **S** – [out] points to the mfcc instance structure
- **fftLen** – [in] fft length
- **nbMelFilters** – [in] number of Mel filters
- **nbDctOutputs** – [in] number of Dct outputs
- **dctCoefs** – [in] points to an array of DCT coefficients
- **filterPos** – [in] points of the array of filter positions
- **filterLengths** – [in] points to the array of filter lengths
- **filterCoefs** – [in] points to the array of filter coefficients
- **windowCoefs** – [in] points to the array of window coefficients

**Returns**

error status

## MFCC Q15

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mfcc_init_q15 (riscv_mfcc_instance_q15 *S,  
uint32_t fftLen, uint32_t nbMelFilters, uint32_t nbDctOutputs, const q15_t *dctCoefs,  
const uint32_t *filterPos, const uint32_t *filterLengths, const q15_t *filterCoefs,  
const q15_t *windowCoefs)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mfcc_q15 (const riscv_mfcc_instance_q15 *S,  
q15_t *pSrc, q15_t *pDst, q31_t *pTmp)
```

```
MFCC_INIT_Q15(LEN)
```

*group* MFCC Q15

### Defines

```
MFCC_INIT_Q15(LEN)
```

### Functions

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mfcc_init_q15 (riscv_mfcc_instance_q15 *S,  
uint32_t fftLen, uint32_t nbMelFilters, uint32_t nbDctOutputs,  
const q15_t *dctCoefs, const uint32_t *filterPos, const uint32_t *filterLengths,  
const q15_t *filterCoefs, const q15_t *windowCoefs)
```

Generic initialization of the MFCC Q15 instance structure.

window coefficients can describe (for instance) a Hamming window. The array has the same size as the FFT length.

#### Description

The matrix of Mel filter coefficients is sparse. Most of the coefficients are zero. To avoid multiplying the spectrogram by those zeros, the filter is applied only to a given position in the spectrogram and on a given number of FFT bins (the filter length). It is the reason for the arrays filterPos and filterLengths.

The folder Scripts is containing a Python script which can be used to generate the filter, dct and window arrays.

This function should be used only if you don't know the FFT sizes that you'll need at build time. The use of this function will prevent the linker from removing the FFT tables that are not needed and the library code size will be bigger than needed.

If you use NMSIS-DSP as a static library, and if you know the MFCC sizes that you need at build time, then it is better to use the initialization functions defined for each MFCC size.

#### Parameters

- **S** – [out] points to the mfcc instance structure

- **fftLen** – [in] fft length
- **nbMelFilters** – [in] number of Mel filters
- **nbDctOutputs** – [in] number of Dct outputs
- **dctCoefs** – [in] points to an array of DCT coefficients
- **filterPos** – [in] points of the array of filter positions
- **filterLengths** – [in] points to the array of filter lengths
- **filterCoefs** – [in] points to the array of filter coefficients
- **windowCoefs** – [in] points to the array of window coefficients

**Returns**

error status

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mfcc_q15 (const riscv_mfcc_instance_q15 *S,
q15_t *pSrc, q15_t *pDst, q31_t *pTmp)
```

MFCC Q15.

The temporary buffer has a 2\*fft length.

**Description**

The number of input samples is the FFT length used when initializing the instance data structure.

The source buffer is modified by this function.

The function may saturate. If the FFT length is too big and the number of MEL filters too small then the fixed point computations may saturate.

**Parameters**

- **S** – [in] points to the mfcc instance structure
- **pSrc** – [in] points to the input samples in Q15
- **pDst** – [out] points to the output MFCC values in q8.7 format
- **pTmp** – [inout] points to a temporary buffer of complex

**Returns**

error status

**MFCC Q31**

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mfcc_init_q31 (riscv_mfcc_instance_q31 *S,
uint32_t fftLen, uint32_t nbMelFilters, uint32_t nbDctOutputs, const q31_t *dctCoefs,
const uint32_t *filterPos, const uint32_t *filterLengths, const q31_t *filterCoefs,
const q31_t *windowCoefs)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mfcc_q31 (const riscv_mfcc_instance_q31 *S,
q31_t *pSrc, q31_t *pDst, q31_t *pTmp)
```

MFCC\_INIT\_Q31(LEN)

*group* MFCC Q31

## Defines

**MFCC\_INIT\_Q31**(LEN)

## Functions

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mfcc_init_q31 (riscv_mfcc_instance_q31 *S,  
uint32_t fftLen, uint32_t nbMelFilters, uint32_t nbDctOutputs,  
const q31_t *dctCoefs, const uint32_t *filterPos, const uint32_t *filterLengths,  
const q31_t *filterCoefs, const q31_t *windowCoefs)
```

Generic initialization of the MFCC Q31 instance structure.

window coefficients can describe (for instance) a Hamming window. The array has the same size as the FFT length.

### Description

The matrix of Mel filter coefficients is sparse. Most of the coefficients are zero. To avoid multiplying the spectrogram by those zeros, the filter is applied only to a given position in the spectrogram and on a given number of FFT bins (the filter length). It is the reason for the arrays filterPos and filterLengths.

The folder Scripts is containing a Python script which can be used to generate the filter, dct and window arrays.

This function should be used only if you don't know the FFT sizes that you'll need at build time. The use of this function will prevent the linker from removing the FFT tables that are not needed and the library code size will be bigger than needed.

If you use NMSIS-DSP as a static library, and if you know the MFCC sizes that you need at build time, then it is better to use the initialization functions defined for each MFCC size.

### Parameters

- **S** – [out] points to the mfcc instance structure
- **fftLen** – [in] fft length
- **nbMelFilters** – [in] number of Mel filters
- **nbDctOutputs** – [in] number of Dct outputs
- **dctCoefs** – [in] points to an array of DCT coefficients
- **filterPos** – [in] points of the array of filter positions
- **filterLengths** – [in] points to the array of filter lengths
- **filterCoefs** – [in] points to the array of filter coefficients
- **windowCoefs** – [in] points to the array of window coefficients

### Returns

error status

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mfcc_q31 (const riscv_mfcc_instance_q31 *S,  
q31_t *pSrc, q31_t *pDst, q31_t *pTmp)
```



MFCC Q31.

The temporary buffer has a  $2 \times \text{fft}$  length.

#### Description

The number of input samples is the FFT length used when initializing the instance data structure.

The source buffer is modified by this function.

The function may saturate. If the FFT length is too big and the number of MEL filters too small then the fixed point computations may saturate.

#### Parameters

- **S** – [in] points to the mfcc instance structure
- **pSrc** – [in] points to the input samples in Q31
- **pDst** – [out] points to the output MFCC values in q8.23 format
- **pTmp** – [inout] points to a temporary buffer of complex

#### Returns

error status

#### group MFCC

MFCC Transform

There are separate functions for floating-point, Q15, and Q31 data types.

### Real FFT Functions

#### Real FFT F16 Functions

```
RISCV_DSP_ATTRIBUTE void riscv_rfft_fast_f16 (const riscv_rfft_fast_instance_f16 *S,
float16_t *p, float16_t *pOut, uint8_t ifftFlag)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_rfft_fast_init_32_f16 (riscv_rfft_fast_instance_f16 *S)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_rfft_fast_init_64_f16 (riscv_rfft_fast_instance_f16 *S)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_rfft_fast_init_128_f16 (riscv_rfft_fast_instance_f16 *S)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_rfft_fast_init_256_f16 (riscv_rfft_fast_instance_f16 *S)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_rfft_fast_init_512_f16 (riscv_rfft_fast_instance_f16 *S)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_rfft_fast_init_1024_f16 (riscv_rfft_fast_instance_f16 *S)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_rfft_fast_init_2048_f16 (riscv_rfft_fast_instance_f16 *S)
```

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_4096\_f16 (riscv\_rfft\_fast\_instance\_f16 \*S)**

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_f16 (riscv\_rfft\_fast\_instance\_f16 \*S,  
uint16\_t fftLen)**

*group* Real FFT F16 Functions

## Functions

**RISCV\_DSP\_ATTRIBUTE void riscv\_rfft\_fast\_f16 (const riscv\_rfft\_fast\_instance\_f16 \*S,  
float16\_t \*p, float16\_t \*pOut, uint8\_t ifftFlag)**

Processing function for the floating-point real FFT.

### Parameters

- **S** – **[in]** points to an `riscv_rfft_fast_instance_f16` structure
- **p** – **[in]** points to input buffer (Source buffer is modified by this function.)
- **pOut** – **[in]** points to output buffer
- **ifftFlag** – **[in]**
  - value = 0: RFFT
  - value = 1: RIFFT

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_32\_f16 (riscv\_rfft\_fast\_instance\_f16 \*S)**

Initialization function for the 32pt floating-point real FFT.

### Parameters

**S** – **[inout]** points to an `riscv_rfft_fast_instance_f16` structure

### Returns

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_ARGUMENT\_ERROR** : an error is detected

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_64\_f16 (riscv\_rfft\_fast\_instance\_f16 \*S)**

Initialization function for the 64pt floating-point real FFT.

### Parameters

**S** – **[inout]** points to an `riscv_rfft_fast_instance_f16` structure

### Returns

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_ARGUMENT\_ERROR** : an error is detected

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_128\_f16 (riscv\_rfft\_fast\_instance\_f16 \*S)**

Initialization function for the 128pt floating-point real FFT.

**Parameters**

**S** – **[inout]** points to an `riscv_rfft_fast_instance_f16` structure

**Returns**

execution status

- `RISCV_MATH_SUCCESS` : Operation successful
- `RISCV_MATH_ARGUMENT_ERROR` : an error is detected

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_256\_f16 (riscv\_rfft\_fast\_instance\_f16 \*S)**

Initialization function for the 256pt floating-point real FFT.

**Parameters**

**S** – **[inout]** points to an `riscv_rfft_fast_instance_f16` structure

**Returns**

execution status

- `RISCV_MATH_SUCCESS` : Operation successful
- `RISCV_MATH_ARGUMENT_ERROR` : an error is detected

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_512\_f16 (riscv\_rfft\_fast\_instance\_f16 \*S)**

Initialization function for the 512pt floating-point real FFT.

**Parameters**

**S** – **[inout]** points to an `riscv_rfft_fast_instance_f16` structure

**Returns**

execution status

- `RISCV_MATH_SUCCESS` : Operation successful
- `RISCV_MATH_ARGUMENT_ERROR` : an error is detected

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_1024\_f16 (riscv\_rfft\_fast\_instance\_f16 \*S)**

Initialization function for the 1024pt floating-point real FFT.

**Parameters**

**S** – **[inout]** points to an `riscv_rfft_fast_instance_f16` structure

**Returns**

execution status

- `RISCV_MATH_SUCCESS` : Operation successful
- `RISCV_MATH_ARGUMENT_ERROR` : an error is detected

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_2048\_f16 (riscv\_rfft\_fast\_instance\_f16 \*S)**

Initialization function for the 2048pt floating-point real FFT.

**Parameters**

**S** – **[inout]** points to an `riscv_rfft_fast_instance_f16` structure

**Returns**

execution status

- `RISCV_MATH_SUCCESS` : Operation successful
- `RISCV_MATH_ARGUMENT_ERROR` : an error is detected

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_4096\_f16 (riscv\_rfft\_fast\_instance\_f16 \*S)**

Initialization function for the 4096pt floating-point real FFT.

**Parameters**

**S** – [inout] points to an `riscv_rfft_fast_instance_f16` structure

**Returns**

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_ARGUMENT\_ERROR** : an error is detected

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_f16 (riscv\_rfft\_fast\_instance\_f16 \*S, uint16\_t fftLen)**

Generic initialization function for the floating-point real FFT.

**Description**

The parameter `fftLen` specifies the length of RFFT/CIFFT process. Supported FFT Lengths are 32, 64, 128, 256, 512, 1024, 2048, 4096.

This Function also initializes Twiddle factor table pointer and Bit reversal table pointer.

This function should be used only if you don't know the FFT sizes that you'll need at build time. The use of this function will prevent the linker from removing the FFT tables that are not needed and the library code size will be bigger than needed.

If you use NMSIS-DSP as a static library, and if you know the FFT sizes that you need at build time, then it is better to use the initialization functions defined for each FFT size.

**Parameters**

- **S** – [inout] points to an `riscv_rfft_fast_instance_f16` structure
- **fftLen** – [in] length of the Real Sequence

**Returns**

execution status

- **RISCV\_MATH\_SUCCESS** : Operation successful
- **RISCV\_MATH\_ARGUMENT\_ERROR** : `fftLen` is not a supported length

## Real FFT F64 Functions

**RISCV\_DSP\_ATTRIBUTE void riscv\_rfft\_fast\_f64 (riscv\_rfft\_fast\_instance\_f64 \*S, float64\_t \*p, float64\_t \*pOut, uint8\_t ifftFlag)**

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_32\_f64 (riscv\_rfft\_fast\_instance\_f64 \*S)**

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_64\_f64 (riscv\_rfft\_fast\_instance\_f64 \*S)**

```

RISCV_DSP_ATTRIBUTE riscv_status riscv_rfft_fast_init_128_f64 (riscv_rfft_fast_instance_f64 *S)

RISCV_DSP_ATTRIBUTE riscv_status riscv_rfft_fast_init_256_f64 (riscv_rfft_fast_instance_f64 *S)

RISCV_DSP_ATTRIBUTE riscv_status riscv_rfft_fast_init_512_f64 (riscv_rfft_fast_instance_f64 *S)

RISCV_DSP_ATTRIBUTE riscv_status riscv_rfft_fast_init_1024_f64 (riscv_rfft_fast_instance_f64 *S)

RISCV_DSP_ATTRIBUTE riscv_status riscv_rfft_fast_init_2048_f64 (riscv_rfft_fast_instance_f64 *S)

RISCV_DSP_ATTRIBUTE riscv_status riscv_rfft_fast_init_4096_f64 (riscv_rfft_fast_instance_f64 *S)

RISCV_DSP_ATTRIBUTE riscv_status riscv_rfft_fast_init_f64 (riscv_rfft_fast_instance_f64 *S,
uint16_t fftLen)

```

*group* Real FFT F64 Functions

## Functions

```

RISCV_DSP_ATTRIBUTE void riscv_rfft_fast_f64 (riscv_rfft_fast_instance_f64 *S,
float64_t *p, float64_t *pOut, uint8_t ifftFlag)

```

Processing function for the Double Precision floating-point real FFT.

### Parameters

- **S** – [in] points to an `riscv_rfft_fast_instance_f64` structure
- **p** – [in] points to input buffer (Source buffer is modified by this function.)
- **pOut** – [in] points to output buffer
- **ifftFlag** – [in]
  - value = 0: RFFT
  - value = 1: RIFFT

```

RISCV_DSP_ATTRIBUTE riscv_status riscv_rfft_fast_init_32_f64 (riscv_rfft_fast_instance_f64 *S)

```

Initialization function for the 32pt double precision floating-point real FFT.

### Parameters

**S** – [inout] points to an `riscv_rfft_fast_instance_f64` structure

### Returns

execution status

- `RISCV_MATH_SUCCESS` : Operation successful
- `RISCV_MATH_ARGUMENT_ERROR` : an error is detected

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_64\_f64 (riscv\_rfft\_fast\_instance\_f64 \*S)**

Initialization function for the 64pt Double Precision floating-point real FFT.

**Parameters**

**S** – **[inout]** points to an `riscv_rfft_fast_instance_f64` structure

**Returns**

execution status

- `RISCV_MATH_SUCCESS` : Operation successful
- `RISCV_MATH_ARGUMENT_ERROR` : an error is detected

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_128\_f64 (riscv\_rfft\_fast\_instance\_f64 \*S)**

Initialization function for the 128pt Double Precision floating-point real FFT.

**Parameters**

**S** – **[inout]** points to an `riscv_rfft_fast_instance_f64` structure

**Returns**

execution status

- `RISCV_MATH_SUCCESS` : Operation successful
- `RISCV_MATH_ARGUMENT_ERROR` : an error is detected

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_256\_f64 (riscv\_rfft\_fast\_instance\_f64 \*S)**

Initialization function for the 256pt Double Precision floating-point real FFT.

**Parameters**

**S** – **[inout]** points to an `riscv_rfft_fast_instance_f64` structure

**Returns**

execution status

- `RISCV_MATH_SUCCESS` : Operation successful
- `RISCV_MATH_ARGUMENT_ERROR` : an error is detected

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_512\_f64 (riscv\_rfft\_fast\_instance\_f64 \*S)**

Initialization function for the 512pt Double Precision floating-point real FFT.

**Parameters**

**S** – **[inout]** points to an `riscv_rfft_fast_instance_f64` structure

**Returns**

execution status

- `RISCV_MATH_SUCCESS` : Operation successful
- `RISCV_MATH_ARGUMENT_ERROR` : an error is detected

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_1024\_f64 (riscv\_rfft\_fast\_instance\_f64 \*S)**

Initialization function for the 1024pt Double Precision floating-point real FFT.

**Parameters**

**S** – **[inout]** points to an `riscv_rfft_fast_instance_f64` structure

**Returns**

execution status

- RISC\_V\_MATH\_SUCCESS : Operation successful
- RISC\_V\_MATH\_ARGUMENT\_ERROR : an error is detected

**RISC\_V\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_2048\_f64 (riscv\_rfft\_fast\_instance\_f64 \*S)**

Initialization function for the 2048pt Double Precision floating-point real FFT.

**Parameters**

**S** – [inout] points to an riscv\_rfft\_fast\_instance\_f64 structure

**Returns**

execution status

- RISC\_V\_MATH\_SUCCESS : Operation successful
- RISC\_V\_MATH\_ARGUMENT\_ERROR : an error is detected

**RISC\_V\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_4096\_f64 (riscv\_rfft\_fast\_instance\_f64 \*S)**

Initialization function for the 4096pt Double Precision floating-point real FFT.

**Parameters**

**S** – [inout] points to an riscv\_rfft\_fast\_instance\_f64 structure

**Returns**

execution status

- RISC\_V\_MATH\_SUCCESS : Operation successful
- RISC\_V\_MATH\_ARGUMENT\_ERROR : an error is detected

**RISC\_V\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_f64 (riscv\_rfft\_fast\_instance\_f64 \*S, uint16\_t fftLen)**

Generic initialization function for the Double Precision floating-point real FFT.

**Description**

The parameter `fftLen` specifies the length of RFFT/CIFFT process. Supported FFT Lengths are 32, 64, 128, 256, 512, 1024, 2048, 4096.

This Function also initializes Twiddle factor table pointer and Bit reversal table pointer.

This function should be used only if you don't know the FFT sizes that you'll need at build time. The use of this function will prevent the linker from removing the FFT tables that are not needed and the library code size will be bigger than needed.

If you use NMSIS-DSP as a library, and if you know the FFT sizes that you need at build time, then it is better to use the initialization functions defined for each FFT size.

**Parameters**

- **S** – [inout] points to an riscv\_rfft\_fast\_instance\_f64 structure
- **fftLen** – [in] length of the Real Sequence

**Returns**

execution status

- RISC\_V\_MATH\_SUCCESS : Operation successful
- RISC\_V\_MATH\_ARGUMENT\_ERROR : fftLen is not a supported length

## Real FFT Q15 Functions

**RISC\_V\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_init\_q15 (riscv\_rfft\_instance\_q15 \*S, uint32\_t fftLenReal, uint32\_t ifftFlagR, uint32\_t bitReverseFlag)**

**RISC\_V\_DSP\_ATTRIBUTE void riscv\_rfft\_q15 (const riscv\_rfft\_instance\_q15 \*S, q15\_t \*pSrc, q15\_t \*pDst)**

**RFFTINIT\_Q15(LEN, CFFTLEN, TWIDMOD)**

*group* Real FFT Q15 Functions

### Defines

**RFFTINIT\_Q15(LEN, CFFTLEN, TWIDMOD)**

### Functions

**RISC\_V\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_init\_q15 (riscv\_rfft\_instance\_q15 \*S, uint32\_t fftLenReal, uint32\_t ifftFlagR, uint32\_t bitReverseFlag)**

Initialization function for the 8192 pt Q15 real FFT.

Initialization function for the 4096 pt Q15 real FFT.

Initialization function for the 2048 pt Q15 real FFT.

Initialization function for the 1024 pt Q15 real FFT.

Initialization function for the 512 pt Q15 real FFT.

Initialization function for the 256 pt Q15 real FFT.

Initialization function for the 128 pt Q15 real FFT.

Initialization function for the 64 pt Q15 real FFT.

Initialization function for the 32 pt Q15 real FFT.

Generic initialization function for the Q15 RFFT/RIFFT.

The parameter `ifftFlagR` controls whether a forward or inverse transform is computed. Set(=1) `ifftFlagR` to calculate RIFFT, otherwise RFFT is calculated.

The parameter `bitReverseFlag` controls whether output is in normal order or bit reversed order. Set(=1) `bitReverseFlag` for output to be in normal order otherwise output is in bit reversed order.

This function also initializes Twiddle factor table.



The parameter `ifftFlagR` controls whether a forward or inverse transform is computed. Set(=1) `ifftFlagR` to calculate RIFFT, otherwise RFFT is calculated.

The parameter `bitReverseFlag` controls whether output is in normal order or bit reversed order. Set(=1) `bitReverseFlag` for output to be in normal order otherwise output is in bit reversed order.

This function also initializes Twiddle factor table.

The parameter `ifftFlagR` controls whether a forward or inverse transform is computed. Set(=1) `ifftFlagR` to calculate RIFFT, otherwise RFFT is calculated.

The parameter `bitReverseFlag` controls whether output is in normal order or bit reversed order. Set(=1) `bitReverseFlag` for output to be in normal order otherwise output is in bit reversed order.

This function also initializes Twiddle factor table.

The parameter `ifftFlagR` controls whether a forward or inverse transform is computed. Set(=1) `ifftFlagR` to calculate RIFFT, otherwise RFFT is calculated.

The parameter `bitReverseFlag` controls whether output is in normal order or bit reversed order. Set(=1) `bitReverseFlag` for output to be in normal order otherwise output is in bit reversed order.

This function also initializes Twiddle factor table.

The parameter `ifftFlagR` controls whether a forward or inverse transform is computed. Set(=1) `ifftFlagR` to calculate RIFFT, otherwise RFFT is calculated.

The parameter `bitReverseFlag` controls whether output is in normal order or bit reversed order. Set(=1) `bitReverseFlag` for output to be in normal order otherwise output is in bit reversed order.

This function also initializes Twiddle factor table.

The parameter `ifftFlagR` controls whether a forward or inverse transform is computed. Set(=1) `ifftFlagR` to calculate RIFFT, otherwise RFFT is calculated.

The parameter `bitReverseFlag` controls whether output is in normal order or bit reversed order. Set(=1) `bitReverseFlag` for output to be in normal order otherwise output is in bit reversed order.

This function also initializes Twiddle factor table.

The parameter `ifftFlagR` controls whether a forward or inverse transform is computed. Set(=1) `ifftFlagR` to calculate RIFFT, otherwise RFFT is calculated.

The parameter `bitReverseFlag` controls whether output is in normal order or bit reversed order. Set(=1) `bitReverseFlag` for output to be in normal order otherwise output is in bit reversed order.

This function also initializes Twiddle factor table.

The parameter `ifftFlagR` controls whether a forward or inverse transform is computed. Set(=1) `ifftFlagR` to calculate RIFFT, otherwise RFFT is calculated.

The parameter `bitReverseFlag` controls whether output is in normal order or bit reversed order. Set(=1) `bitReverseFlag` for output to be in normal order otherwise output is in bit reversed order.

This function also initializes Twiddle factor table.

The parameter `ifftFlagR` controls whether a forward or inverse transform is computed. Set(=1) `ifftFlagR` to calculate RIFFT, otherwise RFFT is calculated.

The parameter `bitReverseFlag` controls whether output is in normal order or bit reversed order. Set(=1) `bitReverseFlag` for output to be in normal order otherwise output is in bit reversed order.

This function also initializes Twiddle factor table.

#### **Details**

The parameter `fftLenReal` specifies length of RFFT/RIFFT Process. Supported FFT Lengths are 32, 64, 128, 256, 512, 1024, 2048, 4096, 8192.

The parameter `ifftFlagR` controls whether a forward or inverse transform is computed. Set(=1) `ifftFlagR` to calculate RIFFT, otherwise RFFT is calculated.

The parameter `bitReverseFlag` controls whether output is in normal order or bit reversed order. Set(=1) `bitReverseFlag` for output to be in normal order otherwise output is in bit reversed order.

This function also initializes Twiddle factor table.

This function should be used only if you don't know the FFT sizes that you'll need at build time. The use of this function will prevent the linker from removing the FFT tables that are not needed and the library code size will be bigger than needed.

If you use NMSIS-DSP as a static library, and if you know the FFT sizes that you need at build time, then it is better to use the initialization functions defined for each FFT size.

#### **Parameters**

- **S** – [inout] points to an instance of the Q15 RFFT/RIFFT structure
- **ifftFlagR** – [in] flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- **bitReverseFlag** – [in] flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output

- value = 1: enables bit reversal of output
- **S** – **[inout]** points to an instance of the Q15 RFFT/RIFFT structure
- **ifftFlagR** – **[in]** flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- **bitReverseFlag** – **[in]** flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output
- **S** – **[inout]** points to an instance of the Q15 RFFT/RIFFT structure
- **ifftFlagR** – **[in]** flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- **bitReverseFlag** – **[in]** flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output
- **S** – **[inout]** points to an instance of the Q15 RFFT/RIFFT structure
- **ifftFlagR** – **[in]** flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- **bitReverseFlag** – **[in]** flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output
- **S** – **[inout]** points to an instance of the Q15 RFFT/RIFFT structure
- **ifftFlagR** – **[in]** flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- **bitReverseFlag** – **[in]** flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output
- **S** – **[inout]** points to an instance of the Q15 RFFT/RIFFT structure
- **ifftFlagR** – **[in]** flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- **bitReverseFlag** – **[in]** flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output

- **S** – **[inout]** points to an instance of the Q15 RFFT/RIFFT structure
- **ifftFlagR** – **[in]** flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- **bitReverseFlag** – **[in]** flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output
- **S** – **[inout]** points to an instance of the Q15 RFFT/RIFFT structure
- **ifftFlagR** – **[in]** flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- **bitReverseFlag** – **[in]** flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output
- **S** – **[inout]** points to an instance of the Q15 RFFT/RIFFT structure
- **ifftFlagR** – **[in]** flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- **bitReverseFlag** – **[in]** flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output
- **S** – **[inout]** points to an instance of the Q15 RFFT/RIFFT structure
- **fftLenReal** – **[in]** length of the FFT
- **ifftFlagR** – **[in]** flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- **bitReverseFlag** – **[in]** flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output

**Returns**

execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : **fftLenReal** is not a supported length

**Returns**

execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : **fftLenReal** is not a supported length

**Returns**

execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : `fftLenReal` is not a supported length

**Returns**

execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : `fftLenReal` is not a supported length

**Returns**

execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : `fftLenReal` is not a supported length

**Returns**

execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : `fftLenReal` is not a supported length

**Returns**

execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : `fftLenReal` is not a supported length

**Returns**

execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : `fftLenReal` is not a supported length

**Returns**

execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : `fftLenReal` is not a supported length

**Returns**

execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : `fftLenReal` is not a supported length

**RISCV\_DSP\_ATTRIBUTE** void `riscv_rfft_q15` (const `riscv_rfft_instance_q15` \*S, `q15_t` \*pSrc, `q15_t` \*pDst)

Processing function for the Q15 RFFT/RIFFT.

RFFT Size	Input Format	Output Format	Number of bits to upscale
32	1.15	6.10	5
64	1.15	7.9	6
128	1.15	8.8	7
256	1.15	9.7	8
512	1.15	10.6	9
1024	1.15	11.5	10
2048	1.15	12.4	11
4096	1.15	13.3	12
8192	1.15	14.2	13

### Input an output formats

Internally input is downscaled by 2 for every stage to avoid saturations inside CFFT/CIFFT process. Hence the output format is different for different RFFT sizes. The input and output formats for different RFFT sizes and number of bits to upscale are mentioned in the tables below for RFFT and RIFFT:

### Input and Output formats for RFFT Q15

RIFFT Size	Input Format	Output Format	Number of bits to upscale
32	1.15	6.10	0
64	1.15	7.9	0
128	1.15	8.8	0
256	1.15	9.7	0
512	1.15	10.6	0
1024	1.15	11.5	0
2048	1.15	12.4	0
4096	1.15	13.3	0
8192	1.15	14.2	0

### Input and Output formats for RIFFT Q15

If the input buffer is of length  $N$  (fftLenReal), the output buffer must have length  $2N$  since it is containing the conjugate part. The input buffer is modified by this function.

For the RIFFT, the source buffer must have length  $N+2$  since the Nyquist frequency value is needed but conjugate part is ignored. It is not using the packing trick of the float version.

### Parameters

- **S** – [in] points to an instance of the Q15 RFFT/RIFFT structure
- **pSrc** – [in] points to input buffer (Source buffer is modified by this function.)
- **pDst** – [out] points to output buffer

## Real FFT Q31 Functions

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_rfft_init_q31 (riscv_rfft_instance_q31 *S,
uint32_t fftLenReal, uint32_t ifftFlagR, uint32_t bitReverseFlag)
```

```
RISCV_DSP_ATTRIBUTE void riscv_rfft_q31 (const riscv_rfft_instance_q31 *S, q31_t *pSrc,
q31_t *pDst)
```

```
RFFTINIT_Q31(LEN, CFFTLEN, TWIDMOD)
```

*group* Real FFT Q31 Functions

### Defines

```
RFFTINIT_Q31(LEN, CFFTLEN, TWIDMOD)
```

### Functions

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_rfft_init_q31 (riscv_rfft_instance_q31 *S,
uint32_t fftLenReal, uint32_t ifftFlagR, uint32_t bitReverseFlag)
```

Initialization function for the 8192 pt Q31 real FFT.

Initialization function for the 4096 pt Q31 real FFT.

Initialization function for the 2048 pt Q31 real FFT.

Initialization function for the 1024 pt Q31 real FFT.

Initialization function for the 512 pt Q31 real FFT.

Initialization function for the 256 pt Q31 real FFT.

Initialization function for the 128 pt Q31 real FFT.

Initialization function for the 64 pt Q31 real FFT.

Initialization function for the 32 pt Q31 real FFT.

Generic initialization function for the Q31 RFFT/RIFFT.

The parameter `ifftFlagR` controls whether a forward or inverse transform is computed. Set(=1) `ifftFlagR` to calculate RIFFT, otherwise RFFT is calculated.

The parameter `bitReverseFlag` controls whether output is in normal order or bit reversed order. Set(=1) `bitReverseFlag` for output to be in normal order otherwise output is in bit reversed order.

This function also initializes Twiddle factor table.

The parameter `ifftFlagR` controls whether a forward or inverse transform is computed. Set(=1) `ifftFlagR` to calculate RIFFT, otherwise RFFT is calculated.

The parameter `bitReverseFlag` controls whether output is in normal order or bit reversed order. Set(=1) `bitReverseFlag` for output to be in normal order otherwise output is in bit reversed order.

This function also initializes Twiddle factor table.

The parameter `ifftFlagR` controls whether a forward or inverse transform is computed. Set(=1) `ifftFlagR` to calculate RIFFT, otherwise RFFT is calculated.

The parameter `bitReverseFlag` controls whether output is in normal order or bit reversed order. Set(=1) `bitReverseFlag` for output to be in normal order otherwise output is in bit reversed order.

This function also initializes Twiddle factor table.

The parameter `ifftFlagR` controls whether a forward or inverse transform is computed. Set(=1) `ifftFlagR` to calculate RIFFT, otherwise RFFT is calculated.

The parameter `bitReverseFlag` controls whether output is in normal order or bit reversed order. Set(=1) `bitReverseFlag` for output to be in normal order otherwise output is in bit reversed order.

This function also initializes Twiddle factor table.

The parameter `ifftFlagR` controls whether a forward or inverse transform is computed. Set(=1) `ifftFlagR` to calculate RIFFT, otherwise RFFT is calculated.

The parameter `bitReverseFlag` controls whether output is in normal order or bit reversed order. Set(=1) `bitReverseFlag` for output to be in normal order otherwise output is in bit reversed order.

This function also initializes Twiddle factor table.

The parameter `ifftFlagR` controls whether a forward or inverse transform is computed. Set(=1) `ifftFlagR` to calculate RIFFT, otherwise RFFT is calculated.

The parameter `bitReverseFlag` controls whether output is in normal order or bit reversed order. Set(=1) `bitReverseFlag` for output to be in normal order otherwise output is in bit reversed order.

This function also initializes Twiddle factor table.

The parameter `ifftFlagR` controls whether a forward or inverse transform is computed. Set(=1) `ifftFlagR` to calculate RIFFT, otherwise RFFT is calculated.

The parameter `bitReverseFlag` controls whether output is in normal order or bit reversed order. Set(=1) `bitReverseFlag` for output to be in normal order otherwise output is in bit reversed order.

This function also initializes Twiddle factor table.



The parameter `ifftFlagR` controls whether a forward or inverse transform is computed. Set(=1) `ifftFlagR` to calculate RIFFT, otherwise RFFT is calculated.

The parameter `bitReverseFlag` controls whether output is in normal order or bit reversed order. Set(=1) `bitReverseFlag` for output to be in normal order otherwise output is in bit reversed order.

This function also initializes Twiddle factor table.

The parameter `ifftFlagR` controls whether a forward or inverse transform is computed. Set(=1) `ifftFlagR` to calculate RIFFT, otherwise RFFT is calculated.

The parameter `bitReverseFlag` controls whether output is in normal order or bit reversed order. Set(=1) `bitReverseFlag` for output to be in normal order otherwise output is in bit reversed order.

This function also initializes Twiddle factor table.

### Details

The parameter `fftLenReal` specifies length of RFFT/RIFFT Process. Supported FFT Lengths are 32, 64, 128, 256, 512, 1024, 2048, 4096, 8192.

The parameter `ifftFlagR` controls whether a forward or inverse transform is computed. Set(=1) `ifftFlagR` to calculate RIFFT, otherwise RFFT is calculated.

The parameter `bitReverseFlag` controls whether output is in normal order or bit reversed order. Set(=1) `bitReverseFlag` for output to be in normal order otherwise output is in bit reversed order.

This function also initializes Twiddle factor table.

This function should be used only if you don't know the FFT sizes that you'll need at build time. The use of this function will prevent the linker from removing the FFT tables that are not needed and the library code size will be bigger than needed.

If you use NMSIS-DSP as a static library, and if you know the FFT sizes that you need at build time, then it is better to use the initialization functions defined for each FFT size.

### Parameters

- **S** – [inout] points to an instance of the Q31 RFFT/RIFFT structure
- **ifftFlagR** – [in] flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- **bitReverseFlag** – [in] flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output
- **S** – [inout] points to an instance of the Q31 RFFT/RIFFT structure

- **ifftFlagR** – [in] flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- **bitReverseFlag** – [in] flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output
- **S** – [inout] points to an instance of the Q31 RFFT/RIFFT structure
- **ifftFlagR** – [in] flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- **bitReverseFlag** – [in] flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output
- **S** – [inout] points to an instance of the Q31 RFFT/RIFFT structure
- **ifftFlagR** – [in] flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- **bitReverseFlag** – [in] flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output
- **S** – [inout] points to an instance of the Q31 RFFT/RIFFT structure
- **ifftFlagR** – [in] flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- **bitReverseFlag** – [in] flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output
- **S** – [inout] points to an instance of the Q31 RFFT/RIFFT structure
- **ifftFlagR** – [in] flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- **bitReverseFlag** – [in] flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output
- **S** – [inout] points to an instance of the Q31 RFFT/RIFFT structure
- **ifftFlagR** – [in] flag that selects transform direction

- value = 0: forward transform
- value = 1: inverse transform
- **bitReverseFlag** – [in] flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output
- **S** – [inout] points to an instance of the Q31 RFFT/RIFFT structure
- **ifftFlagR** – [in] flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- **bitReverseFlag** – [in] flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output
- **S** – [inout] points to an instance of the Q31 RFFT/RIFFT structure
- **ifftFlagR** – [in] flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- **bitReverseFlag** – [in] flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output
- **S** – [inout] points to an instance of the Q31 RFFT/RIFFT structure
- **fftLenReal** – [in] length of the FFT
- **ifftFlagR** – [in] flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- **bitReverseFlag** – [in] flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output

**Returns**

execution status

- RISCVMATH\_SUCCESS : Operation successful
- RISCVMATH\_ARGUMENT\_ERROR : `fftLenReal` is not a supported length

**Returns**

execution status

- RISCVMATH\_SUCCESS : Operation successful
- RISCVMATH\_ARGUMENT\_ERROR : `fftLenReal` is not a supported length

**Returns**

execution status

- RISC\_V\_MATH\_SUCCESS : Operation successful
- RISC\_V\_MATH\_ARGUMENT\_ERROR : `fftLenReal` is not a supported length

**Returns**

execution status

- RISC\_V\_MATH\_SUCCESS : Operation successful
- RISC\_V\_MATH\_ARGUMENT\_ERROR : `fftLenReal` is not a supported length

**Returns**

execution status

- RISC\_V\_MATH\_SUCCESS : Operation successful
- RISC\_V\_MATH\_ARGUMENT\_ERROR : `fftLenReal` is not a supported length

**Returns**

execution status

- RISC\_V\_MATH\_SUCCESS : Operation successful
- RISC\_V\_MATH\_ARGUMENT\_ERROR : `fftLenReal` is not a supported length

**Returns**

execution status

- RISC\_V\_MATH\_SUCCESS : Operation successful
- RISC\_V\_MATH\_ARGUMENT\_ERROR : `fftLenReal` is not a supported length

**Returns**

execution status

- RISC\_V\_MATH\_SUCCESS : Operation successful
- RISC\_V\_MATH\_ARGUMENT\_ERROR : `fftLenReal` is not a supported length

**Returns**

execution status

- RISC\_V\_MATH\_SUCCESS : Operation successful
- RISC\_V\_MATH\_ARGUMENT\_ERROR : `fftLenReal` is not a supported length

**Returns**

execution status

- RISC\_V\_MATH\_SUCCESS : Operation successful
- RISC\_V\_MATH\_ARGUMENT\_ERROR : `fftLenReal` is not a supported length

**RISC\_V\_DSP\_ATTRIBUTE void riscv\_rfft\_q31 (const riscv\_rfft\_instance\_q31 \*S, q31\_t \*pSrc, q31\_t \*pDst)**

Processing function for the Q31 RFFT/RIFFT.

RFFT Size	Input Format	Output Format	Number of bits to upscale
32	1.31	6.26	5
64	1.31	7.25	6
128	1.31	8.24	7
256	1.31	9.23	8
512	1.31	10.22	9
1024	1.31	11.21	10
2048	1.31	12.20	11
4096	1.31	13.19	12
8192	1.31	14.18	13

### Input an output formats

Internally input is downscaled by 2 for every stage to avoid saturations inside CFFT/CIFFT process. Hence the output format is different for different RFFT sizes. The input and output formats for different RFFT sizes and number of bits to upscale are mentioned in the tables below for RFFT and RIFFT:

### Input and Output formats for RFFT Q31

RIFFT Size	Input Format	Output Format	Number of bits to upscale
32	1.31	6.26	0
64	1.31	7.25	0
128	1.31	8.24	0
256	1.31	9.23	0
512	1.31	10.22	0
1024	1.31	11.21	0
2048	1.31	12.20	0
4096	1.31	13.19	0
8192	1.31	14.18	0

### Input and Output formats for RIFFT Q31

If the input buffer is of length  $N$  (fftLenReal), the output buffer must have length  $2N$  since it is containing the conjugate part. The input buffer is modified by this function.

For the RIFFT, the source buffer must have length  $N+2$  since the Nyquist frequency value is needed but conjugate part is ignored. It is not using the packing trick of the float version.

### Parameters

- **S** – [in] points to an instance of the Q31 RFFT/RIFFT structure
- **pSrc** – [in] points to input buffer (Source buffer is modified by this function)
- **pDst** – [out] points to output buffer

## Real FFT Tables

const *float32\_t* (page 1131) **realCoefA**[8192]

const *float32\_t* (page 1131) **realCoefB**[8192]

const *q31\_t* (page 1131) **realCoefAQ31**[8192]

const *q31\_t* (page 1131) **realCoefBQ31**[8192]

**const q15\_t \_\_ALIGNED (4)**

*group* **Real FFT Tables**

## Functions

**const q15\_t \_\_ALIGNED (4)**

Weights Table.

Q15 table for reciprocal.

end of DCT4\_IDCT4\_Table group

Generation fixed-point realCoefAQ15 array in Q15 format:

n = 4096

Convert to fixed point Q15 format round(pATable[i] \* pow(2, 15))

Generation of real\_CoefB array:

n = 4096

Convert to fixed point Q15 format round(pBTable[i] \* pow(2, 15))

Weights tables are generated using the formula :

C command to generate the table

where N is the Number of weights to be calculated and c is  $\pi/(2*N)$

Converted the output to q15 format by multiplying with  $2^{31}$  and saturated if required.

In the tables below the real and imaginary values are placed alternatively, hence the array length is  $2*N$ .

cosFactor tables are generated using the formula :

C command to generate the table

where  $N$  is the number of factors to generate and  $c$  is  $\pi/(2*N)$

Then converted to q15 format by multiplying with  $2^{31}$  and saturated if required.

### Variables

const *float32\_t* (page 1131) **realCoefA**[8192]

Generation of realCoefA array:

$n = 4096$

const *float32\_t* (page 1131) **realCoefB**[8192]

Generation of realCoefB array:

$n = 4096$

const *q31\_t* (page 1131) **realCoefAQ31**[8192]

Generation fixed-point realCoefAQ31 array in Q31 format:

$n = 4096$

Convert to fixed point Q31 format  $\text{round}(\text{pATable}[i] * \text{pow}(2, 31))$

const *q31\_t* (page 1131) **realCoefBQ31**[8192]

Generation of realCoefBQ31 array:

$n = 4096$

Convert to fixed point Q31 format  $\text{round}(\text{pBTable}[i] * \text{pow}(2, 31))$

## Real FFT F32 Functions

RISCV\_DSP\_ATTRIBUTE void riscv\_rfft\_fast\_f32 (const riscv\_rfft\_fast\_instance\_f32 \*S,  
float32\_t \*p, float32\_t \*pOut, uint8\_t ifftFlag)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_32\_f32 (riscv\_rfft\_fast\_instance\_f32 \*S)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_64\_f32 (riscv\_rfft\_fast\_instance\_f32 \*S)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_128\_f32 (riscv\_rfft\_fast\_instance\_f32 \*S)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_256\_f32 (riscv\_rfft\_fast\_instance\_f32 \*S)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_512\_f32 (riscv\_rfft\_fast\_instance\_f32 \*S)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_1024\_f32 (riscv\_rfft\_fast\_instance\_f32 \*S)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_2048\_f32 (riscv\_rfft\_fast\_instance\_f32 \*S)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_4096\_f32 (riscv\_rfft\_fast\_instance\_f32 \*S)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_f32 (riscv\_rfft\_fast\_instance\_f32 \*S,  
uint16\_t fftLen)

*group* Real FFT F32 Functions

## Functions

RISCV\_DSP\_ATTRIBUTE void riscv\_rfft\_fast\_f32 (const riscv\_rfft\_fast\_instance\_f32 \*S,  
float32\_t \*p, float32\_t \*pOut, uint8\_t ifftFlag)

Processing function for the floating-point real FFT.

### Parameters

- **S** – [in] points to an riscv\_rfft\_fast\_instance\_f32 structure
- **p** – [in] points to input buffer (Source buffer is modified by this function.)
- **pOut** – [in] points to output buffer
- **ifftFlag** – [in]
  - value = 0: RFFT
  - value = 1: RIFFT

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_32\_f32 (riscv\_rfft\_fast\_instance\_f32 \*S)

Initialization function for the 32pt floating-point real FFT.



**Parameters**

**S** – [inout] points to an `riscv_rfft_fast_instance_f32` structure

**Returns**

execution status

- `RISCV_MATH_SUCCESS` : Operation successful
- `RISCV_MATH_ARGUMENT_ERROR` : an error is detected

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_64\_f32 (riscv\_rfft\_fast\_instance\_f32 \*S)**

Initialization function for the 64pt floating-point real FFT.

**Parameters**

**S** – [inout] points to an `riscv_rfft_fast_instance_f32` structure

**Returns**

execution status

- `RISCV_MATH_SUCCESS` : Operation successful
- `RISCV_MATH_ARGUMENT_ERROR` : an error is detected

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_128\_f32 (riscv\_rfft\_fast\_instance\_f32 \*S)**

Initialization function for the 128pt floating-point real FFT.

**Parameters**

**S** – [inout] points to an `riscv_rfft_fast_instance_f32` structure

**Returns**

execution status

- `RISCV_MATH_SUCCESS` : Operation successful
- `RISCV_MATH_ARGUMENT_ERROR` : an error is detected

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_256\_f32 (riscv\_rfft\_fast\_instance\_f32 \*S)**

Initialization function for the 256pt floating-point real FFT.

**Parameters**

**S** – [inout] points to an `riscv_rfft_fast_instance_f32` structure

**Returns**

execution status

- `RISCV_MATH_SUCCESS` : Operation successful
- `RISCV_MATH_ARGUMENT_ERROR` : an error is detected

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_512\_f32 (riscv\_rfft\_fast\_instance\_f32 \*S)**

Initialization function for the 512pt floating-point real FFT.

**Parameters**

**S** – [inout] points to an `riscv_rfft_fast_instance_f32` structure

**Returns**

execution status

- `RISCV_MATH_SUCCESS` : Operation successful
- `RISCV_MATH_ARGUMENT_ERROR` : an error is detected

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_1024\_f32 (riscv\_rfft\_fast\_instance\_f32 \*S)**

Initialization function for the 1024pt floating-point real FFT.

**Parameters**

**S** – [inout] points to an `riscv_rfft_fast_instance_f32` structure

**Returns**

execution status

- `RISCV_MATH_SUCCESS` : Operation successful
- `RISCV_MATH_ARGUMENT_ERROR` : an error is detected

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_2048\_f32 (riscv\_rfft\_fast\_instance\_f32 \*S)**

Initialization function for the 2048pt floating-point real FFT.

**Parameters**

**S** – [inout] points to an `riscv_rfft_fast_instance_f32` structure

**Returns**

execution status

- `RISCV_MATH_SUCCESS` : Operation successful
- `RISCV_MATH_ARGUMENT_ERROR` : an error is detected

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_4096\_f32 (riscv\_rfft\_fast\_instance\_f32 \*S)**

Initialization function for the 4096pt floating-point real FFT.

**Parameters**

**S** – [inout] points to an `riscv_rfft_fast_instance_f32` structure

**Returns**

execution status

- `RISCV_MATH_SUCCESS` : Operation successful
- `RISCV_MATH_ARGUMENT_ERROR` : an error is detected

**RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_f32 (riscv\_rfft\_fast\_instance\_f32 \*S, uint16\_t fftLen)**

Generic initialization function for the floating-point real FFT.

**Description**

The parameter `fftLen` specifies the length of RFFT/CIFFT process. Supported FFT Lengths are 32, 64, 128, 256, 512, 1024, 2048, 4096.

This Function also initializes Twiddle factor table pointer and Bit reversal table pointer.

This function should be used only if you don't know the FFT sizes that you'll need at build time. The use of this function will prevent the linker from removing the FFT tables that are not needed and the library code size will be bigger than needed.

If you use NMSIS-DSP as a static library, and if you know the FFT sizes that you need at build time, then it is better to use the initialization functions defined for each FFT size.

**Parameters**

- **S** – [inout] points to an `riscv_rfft_fast_instance_f32` structure
- **fftLen** – [in] length of the Real Sequence

**Returns**

execution status

- `RISCV_MATH_SUCCESS` : Operation successful
- `RISCV_MATH_ARGUMENT_ERROR` : `fftLen` is not a supported length

**Deprecated Real FFT Functions**

```
RISCV_DSP_ATTRIBUTE void riscv_rfft_f32 (const riscv_rfft_instance_f32 *S,
float32_t *pSrc, float32_t *pDst)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_rfft_init_f32 (riscv_rfft_instance_f32 *S,
riscv_cfft_radix4_instance_f32 *S_CFFT, uint32_t fftLenReal, uint32_t ifftFlagR,
uint32_t bitReverseFlag)
```

*group* **Deprecated Real FFT Functions**

**Functions**

```
RISCV_DSP_ATTRIBUTE void riscv_rfft_f32 (const riscv_rfft_instance_f32 *S,
float32_t *pSrc, float32_t *pDst)
```

Processing function for the floating-point RFFT/RIFFT. Source buffer is modified by this function.

*Deprecated:*

Do not use this function. It has been superceded by `riscv_rfft_fast_f32` and will be removed in the future.

**Parameters**

- **S** – [in] points to an instance of the floating-point RFFT/RIFFT structure
- **pSrc** – [in] points to the input buffer
- **pDst** – [out] points to the output buffer

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_rfft_init_f32 (riscv_rfft_instance_f32 *S,
riscv_cfft_radix4_instance_f32 *S_CFFT, uint32_t fftLenReal, uint32_t ifftFlagR,
uint32_t bitReverseFlag)
```

Initialization function for the floating-point RFFT/RIFFT.

*Deprecated:*

Do not use this function. It has been superceded by `riscv_rfft_fast_init_f32` and will be removed in the future.

**Description**

The parameter `fftLenReal` specifies length of RFFT/RIFFT Process. Supported FFT Lengths are 128, 512, 2048.

The parameter `ifftFlagR` controls whether a forward or inverse transform is computed. Set(=1) `ifftFlagR` to calculate RIFFT, otherwise RFFT is calculated.

The parameter `bitReverseFlag` controls whether output is in normal order or bit reversed order. Set(=1) `bitReverseFlag` for output to be in normal order otherwise output is in bit reversed order.

This function also initializes Twiddle factor table.

**Parameters**

- **S** – **[inout]** points to an instance of the floating-point RFFT/RIFFT structure
- **S\_CFFT** – **[inout]** points to an instance of the floating-point CFFT/CIFFT structure
- **fftLenReal** – **[in]** length of the FFT.
- **ifftFlagR** – **[in]** flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- **bitReverseFlag** – **[in]** flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output

**Returns**

execution status


- RISC\_V\_MATH\_SUCCESS : Operation successful
- RISC\_V\_MATH\_ARGUMENT\_ERROR : `fftLenReal` is not a supported length

*group* **Real FFT Functions**

The NMSIS DSP library includes specialized algorithms for computing the FFT of real data sequences. The FFT is defined over complex data but in many applications the input is real. Real FFT algorithms take advantage of the symmetry properties of the FFT and have a speed advantage over complex algorithms of the same length.


The Fast RFFT algorithm relies on the mixed radix CFFT that save processor usage.

The real length N forward FFT of a sequence is computed using the steps shown below.



The real sequence is initially treated as if it were complex to perform a CFFT. Later, a processing stage reshapes the data to obtain half of the frequency spectrum in complex format.

The input for the inverse RFFT should keep the same format as the output of the forward RFFT. A first processing stage pre-process the data to later perform an inverse CFFT.



The algorithms for floating-point, Q15, and Q31 data are slightly different and we describe each algorithm in turn.

### Floating-point

The main functions are `riscv_rfft_fast_f32()` and `riscv_rfft_fast_init_f32()`. The older functions `riscv_rfft_f32()` and `riscv_rfft_init_f32()` have been deprecated but are still documented. For f16, the functions are `riscv_rfft_fast_f16()` and `riscv_rfft_fast_init_f16()`. For f64, the functions are `riscv_rfft_fast_f64()` and `riscv_rfft_fast_init_f64()`.

The FFT of a real N-point sequence has even symmetry in the frequency domain. The second half of the data equals the conjugate of the first half flipped in frequency. This conjugate part is not computed by the float RFFT. As consequence, the output of a N point real FFT should be a  $N/2 + 1$  complex numbers so  $N + 2$  floats.

It happens that the first complex of number of the RFFT output is actually all real. Its real part represents the DC offset. The value at Nyquist frequency is also real.

Those two complex numbers can be encoded with 2 floats rather than using two numbers with an imaginary part set to zero.

The implementation is using a trick so that the output buffer can be N float : the last real is packaged in the imaginary part of the first complex (since this imaginary part is not used and is zero).

The real FFT functions pack the frequency domain data in this fashion. The forward transform outputs the data in this form and the inverse transform expects input data in this form. The function always performs the needed bitreversal so that the input and output data is always in normal order. The functions support lengths of [32, 64, 128, ..., 4096] samples.

### Q15 and Q31

The real algorithms are defined in a similar manner and utilize N/2 complex transforms behind the scenes.

But warning, contrary to the float version, the fixed point implementation RFFT is also computing the conjugate part (except for MVE version) so the output buffer must be bigger. Also the fixed point RFFTs are not using any trick to pack the DC and Nyquist frequency in the same complex number. The RIFFT is not using the conjugate part but it is still using the Nyquist frequency value. The details are given in the documentation for the functions.

The complex transforms used internally include scaling to prevent fixed-point overflows. The overall scaling

equals  $1/(\text{fftLen}/2)$ . Due to the use of complex transform internally, the source buffer is modified by the `rfft`.

A separate instance structure must be defined for each transform used but twiddle factor and bit reversal tables can be reused.

There is also an associated initialization function for each data type. The initialization function performs the following operations:

- Sets the values of the internal structure fields.
- Initializes twiddle factor table and bit reversal table pointers.
- Initializes the internal complex FFT data structure.

Use of the initialization function is optional **except for MVE versions where it is mandatory**. If you don't use the initialization functions, then the structures should be initialized with code similar to the one below: where `fftLenReal` is the length of the real transform; `fftLenBy2` length of the internal complex transform (`fftLenReal/2`). `ifftFlagR` Selects forward (=0) or inverse (=1) transform. `bitReverseFlagR` Selects bit reversed output (=0) or normal order output (=1). `twidCoefRModifier` stride modifier for the twiddle factor table. The value is based on the FFT length; `pTwiddleAReal` points to the A array of twiddle coefficients; `pTwiddleBReal` points to the B array of twiddle coefficients; `pCfft` points to the CFFT Instance structure. The CFFT structure must also be initialized.

Note that with MVE versions you can't initialize instance structures directly and **must use the initialization function**.

#### *group* Transform Functions

### 3.3.16 Window Functions

#### Flat-top window functions

##### Hft116d window function (116.8 dB)

```
RISCV_DSP_ATTRIBUTE void riscv_hft116d_f32 (float32_t *pDst, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_hft116d_f64 (float64_t *pDst, uint32_t blockSize)
```

#### *group* Hft116d window function (116.8 dB)

## Functions

**RISCV\_DSP\_ATTRIBUTE void riscv\_hft116d\_f32 (float32\_t \*pDst, uint32\_t blockSize)**

Hft116d window generating function (f32).

Hft116d window (float).

Parameter	Value
Peak sidelobe level	116.8 dB
Normalized equivalent noise bandwidth	4.2186 bins
3 dB bandwidth	4.1579 bins
Flatness	-0.0028 dB
Recommended overlap	78.2 %

### Parameters of the window

Included in NMSIS-DSP with authorization from professor Gerhard Heinzel.

### Original article:

Spectrum and spectral density estimation by the Discrete Fourier transform (DFT), including a comprehensive list of window functions and some new flat-top windows.

### Authors:

G. Heinzel, A. Rudiger and R. Schilling, Max-Planck-Institut fur Gravitationsphysik (Albert-Einstein-Institut) Teilinstitut Hannover

### Parameters

- **pDst** – [out] points to the output generated window
- **blockSize** – [in] number of samples in the window

**RISCV\_DSP\_ATTRIBUTE void riscv\_hft116d\_f64 (float64\_t \*pDst, uint32\_t blockSize)**

Hft116d window generating function (f64).

Hft116d window (double).

Parameter	Value
Peak sidelobe level	116.8 dB
Normalized equivalent noise bandwidth	4.2186 bins
3 dB bandwidth	4.1579 bins
Flatness	-0.0028 dB
Recommended overlap	78.2 %

### Parameters of the window

Included in NMSIS-DSP with authorization from professor Gerhard Heinzel.

**Original article:**

Spectrum and spectral density estimation by the Discrete Fourier transform (DFT), including a comprehensive list of window functions and some new flat-top windows.

**Authors:**

G. Heinzel, A. Rudiger and R. Schilling, Max-Planck-Institut fur Gravitationsphysik (Albert-Einstein-Institut) Teilinstitut Hannover

**Parameters**

- **pDst** – [out] points to the output generated window
- **blockSize** – [in] number of samples in the window

**Hft144d window function (144.1 dB)**

```
RISCV_DSP_ATTRIBUTE void riscv_hft144d_f32 (float32_t *pDst, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_hft144d_f64 (float64_t *pDst, uint32_t blockSize)
```

*group* **Hft144d window function (144.1 dB)**

**Functions**

```
RISCV_DSP_ATTRIBUTE void riscv_hft144d_f32 (float32_t *pDst, uint32_t blockSize)
```

Hft144d window generating function (f32).

Hft144d window (float).

Parameter	Value
Peak sidelobe level	144.1 dB
Normalized equivalent noise bandwidth	4.5386 bins
3 dB bandwidth	4.4697 bins
Flatness	0.0021 dB
Recommended overlap	79.9 %

**Parameters of the window**

Included in NMSIS-DSP with authorization from professor Gerhard Heinzel.

**Original article:**

Spectrum and spectral density estimation by the Discrete Fourier transform (DFT), including a comprehensive list of window functions and some new flat-top windows.

**Authors:**

G. Heinzel, A. Rudiger and R. Schilling, Max-Planck-Institut fur Gravitationsphysik (Albert-Einstein-Institut) Teilinstitut Hannover



**Parameters**

- **pDst** – [out] points to the output generated window
- **blockSize** – [in] number of samples in the window

**RISCV\_DSP\_ATTRIBUTE void riscv\_hft144d\_f64 (float64\_t \*pDst, uint32\_t blockSize)**

Hft144d window generating function (f64).

Hft144d window (double).

Parameter	Value
Peak sidelobe level	144.1 dB
Normalized equivalent noise bandwidth	4.5386 bins
3 dB bandwidth	4.4697 bins
Flatness	0.0021 dB
Recommended overlap	79.9 %

**Parameters of the window**

Included in NMSIS-DSP with authorization from professor Gerhard Heinzel.

**Original article:**

Spectrum and spectral density estimation by the Discrete Fourier transform (DFT), including a comprehensive list of window functions and some new flat-top windows.

**Authors:**

G. Heinzel, A. Rudiger and R. Schilling, Max-Planck-Institut für Gravitationsphysik (Albert-Einstein-Institut) Teilinstitut Hannover

**Parameters**

- **pDst** – [out] points to the output generated window
- **blockSize** – [in] number of samples in the window

**Hft169d window function (169.5 dB)**

**RISCV\_DSP\_ATTRIBUTE void riscv\_hft169d\_f32 (float32\_t \*pDst, uint32\_t blockSize)**

**RISCV\_DSP\_ATTRIBUTE void riscv\_hft169d\_f64 (float64\_t \*pDst, uint32\_t blockSize)**

*group* **Hft169d window function (169.5 dB)**

## Functions

**RISCV\_DSP\_ATTRIBUTE void riscv\_hft169d\_f32 (float32\_t \*pDst, uint32\_t blockSize)**

Hft169d window generating function (f32).

Hft169d window (float).

Parameter	Value
Peak sidelobe level	169.5 dB
Normalized equivalent noise bandwidth	4.8347 bins
3 dB bandwidth	4.7588 bins
Flatness	0.0017 dB
Recommended overlap	81.2 %

### Parameters of the window

Included in NMSIS-DSP with authorization from professor Gerhard Heinzel.

### Original article:

Spectrum and spectral density estimation by the Discrete Fourier transform (DFT), including a comprehensive list of window functions and some new flat-top windows.

### Authors:

G. Heinzel, A. Rudiger and R. Schilling, Max-Planck-Institut fur Gravitationsphysik (Albert-Einstein-Institut) Teilinstitut Hannover

### Parameters

- **pDst** – [out] points to the output generated window
- **blockSize** – [in] number of samples in the window

**RISCV\_DSP\_ATTRIBUTE void riscv\_hft169d\_f64 (float64\_t \*pDst, uint32\_t blockSize)**

Hft169d window generating function (f64).

Hft169d window (double).

Parameter	Value
Peak sidelobe level	169.5 dB
Normalized equivalent noise bandwidth	4.8347 bins
3 dB bandwidth	4.7588 bins
Flatness	0.0017 dB
Recommended overlap	81.2 %

### Parameters of the window

Included in NMSIS-DSP with authorization from professor Gerhard Heinzel.

**Original article:**

Spectrum and spectral density estimation by the Discrete Fourier transform (DFT), including a comprehensive list of window functions and some new flat-top windows.

**Authors:**

G. Heinzel, A. Rudiger and R. Schilling, Max-Planck-Institut für Gravitationsphysik (Albert-Einstein-Institut) Teilinstitut Hannover

**Parameters**

- **pDst** – [out] points to the output generated window
- **blockSize** – [in] number of samples in the window

**Hft196d window function (196.2 dB)**

```
RISCV_DSP_ATTRIBUTE void riscv_hft196d_f32 (float32_t *pDst, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_hft196d_f64 (float64_t *pDst, uint32_t blockSize)
```

*group* **Hft196d window function (196.2 dB)**

**Functions**

```
RISCV_DSP_ATTRIBUTE void riscv_hft196d_f32 (float32_t *pDst, uint32_t blockSize)
```

Hft196d window generating function (f32).

Hft196d window (float).

Parameter	Value
Peak sidelobe level	196.2 dB
Normalized equivalent noise bandwidth	5.1134 bins
3 dB bandwidth	5.0308 bins
Flatness	0.0013 dB
Recommended overlap	82.3 %

**Parameters of the window**

Included in NMSIS-DSP with authorization from professor Gerhard Heinzel.

**Original article:**

Spectrum and spectral density estimation by the Discrete Fourier transform (DFT), including a comprehensive list of window functions and some new flat-top windows.

**Authors:**

G. Heinzel, A. Rudiger and R. Schilling, Max-Planck-Institut für Gravitationsphysik (Albert-Einstein-Institut) Teilinstitut Hannover

**Parameters**

- **pDst** – [out] points to the output generated window
- **blockSize** – [in] number of samples in the window

**RISCV\_DSP\_ATTRIBUTE void riscv\_hft196d\_f64 (float64\_t \*pDst, uint32\_t blockSize)**

Hft196d window generating function (f64).

Hft196d window (double).

Parameter	Value
Peak sidelobe level	196.2 dB
Normalized equivalent noise bandwidth	5.1134 bins
3 dB bandwidth	5.0308 bins
Flatness	0.0013 dB
Recommended overlap	82.3 %

**Parameters of the window**

Included in NMSIS-DSP with authorization from professor Gerhard Heinzel.

**Original article:**

Spectrum and spectral density estimation by the Discrete Fourier transform (DFT), including a comprehensive list of window functions and some new flat-top windows.

**Authors:**

G. Heinzel, A. Rudiger and R. Schilling, Max-Planck-Institut fur Gravitationsphysik (Albert-Einstein-Institut) Teilinstitut Hannover

**Parameters**

- **pDst** – [out] points to the output generated window
- **blockSize** – [in] number of samples in the window

**Hft223d window function (223.0 dB)**

**RISCV\_DSP\_ATTRIBUTE void riscv\_hft223d\_f32 (float32\_t \*pDst, uint32\_t blockSize)**

**RISCV\_DSP\_ATTRIBUTE void riscv\_hft223d\_f64 (float64\_t \*pDst, uint32\_t blockSize)**

*group* **Hft223d window function (223.0 dB)**

## Functions

**RISCV\_DSP\_ATTRIBUTE void riscv\_hft223d\_f32 (float32\_t \*pDst, uint32\_t blockSize)**

Hft223d window generating function (f32).

Hft223d window (float).

Parameter	Value
Peak sidelobe level	223.0 dB
Normalized equivalent noise bandwidth	5.3888 bins
3 dB bandwidth	5.3000 bins
Flatness	-0.0011 dB
Recommended overlap	83.3 %

### Parameters of the window

Included in NMSIS-DSP with authorization from professor Gerhard Heinzel.

### Original article:

Spectrum and spectral density estimation by the Discrete Fourier transform (DFT), including a comprehensive list of window functions and some new flat-top windows.

### Authors:

G. Heinzel, A. Rudiger and R. Schilling, Max-Planck-Institut für Gravitationsphysik (Albert-Einstein-Institut) Teilinstitut Hannover

### Parameters

- **pDst** – [out] points to the output generated window
- **blockSize** – [in] number of samples in the window

**RISCV\_DSP\_ATTRIBUTE void riscv\_hft223d\_f64 (float64\_t \*pDst, uint32\_t blockSize)**

Hft223d window generating function (f64).

Hft223d window (double).

Parameter	Value
Peak sidelobe level	223.0 dB
Normalized equivalent noise bandwidth	5.3888 bins
3 dB bandwidth	5.3000 bins
Flatness	0.0011 dB
Recommended overlap	83.3 %

### Parameters of the window

Included in NMSIS-DSP with authorization from professor Gerhard Heinzel.

**Original article:**

Spectrum and spectral density estimation by the Discrete Fourier transform (DFT), including a comprehensive list of window functions and some new flat-top windows.

**Authors:**

G. Heinzel, A. Rudiger and R. Schilling, Max-Planck-Institut für Gravitationsphysik (Albert-Einstein-Institut) Teilinstitut Hannover

**Parameters**

- **pDst** – [out] points to the output generated window
- **blockSize** – [in] number of samples in the window

**Hft248d window function (248.4 dB)**

```
RISCV_DSP_ATTRIBUTE void riscv_hft248d_f32 (float32_t *pDst, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_hft248d_f64 (float64_t *pDst, uint32_t blockSize)
```

*group* Hft248d window function (248.4 dB)

**Functions**

```
RISCV_DSP_ATTRIBUTE void riscv_hft248d_f32 (float32_t *pDst, uint32_t blockSize)
```

Hft248d window generating function (f32).

Hft248d window (float).

Parameter	Value
Peak sidelobe level	248.4 dB
Normalized equivalent noise bandwidth	5.6512 bins
3 dB bandwidth	5.5567 bins
Flatness	0.0009 dB
Recommended overlap	84.1 %

**Parameters of the window**

Included in NMSIS-DSP with authorization from professor Gerhard Heinzel.

**Original article:**

Spectrum and spectral density estimation by the Discrete Fourier transform (DFT), including a comprehensive list of window functions and some new flat-top windows.

**Authors:**

G. Heinzel, A. Rudiger and R. Schilling, Max-Planck-Institut für Gravitationsphysik (Albert-Einstein-Institut) Teilinstitut Hannover

**Parameters**

- **pDst** – [out] points to the output generated window
- **blockSize** – [in] number of samples in the window

**RISCV\_DSP\_ATTRIBUTE void riscv\_hft248d\_f64 (float64\_t \*pDst, uint32\_t blockSize)**

Hft248d window generating function (f64).

Hft248d window (double).

Parameter	Value
Peak sidelobe level	248.4 dB
Normalized equivalent noise bandwidth	5.6512 bins
3 dB bandwidth	5.5567 bins
Flatness	0.0009 dB
Recommended overlap	84.1 %

**Parameters of the window**

Included in NMSIS-DSP with authorization from professor Gerhard Heinzel.

**Original article:**

Spectrum and spectral density estimation by the Discrete Fourier transform (DFT), including a comprehensive list of window functions and some new flat-top windows.

**Authors:**

G. Heinzel, A. Rudiger and R. Schilling, Max-Planck-Institut fur Gravitationsphysik (Albert-Einstein-Institut) Teilinstitut Hannover

**Parameters**

- **pDst** – [out] points to the output generated window
- **blockSize** – [in] number of samples in the window

**Hft90d window function (90.2 dB)**

**RISCV\_DSP\_ATTRIBUTE void riscv\_hft90d\_f32 (float32\_t \*pDst, uint32\_t blockSize)**

**RISCV\_DSP\_ATTRIBUTE void riscv\_hft90d\_f64 (float64\_t \*pDst, uint32\_t blockSize)**

*group* **Hft90d window function (90.2 dB)**

## Functions

**RISCV\_DSP\_ATTRIBUTE void riscv\_hft90d\_f32 (float32\_t \*pDst, uint32\_t blockSize)**

Hft90d window generating function (f32).

Hft90d window (float).

Parameter	Value
Peak sidelobe level	90.2 dB
Normalized equivalent noise bandwidth	3.8832 bins
3 dB bandwidth	3.8320 bins
Flatness	-0.0039 dB
Recommended overlap	76.0 %

### Parameters of the window

Included in NMSIS-DSP with authorization from professor Gerhard Heinzel.

### Original article:

Spectrum and spectral density estimation by the Discrete Fourier transform (DFT), including a comprehensive list of window functions and some new flat-top windows.

### Authors:

G. Heinzel, A. Rudiger and R. Schilling, Max-Planck-Institut fur Gravitationsphysik (Albert-Einstein-Institut) Teilinstitut Hannover

### Parameters

- **pDst** – [out] points to the output generated window
- **blockSize** – [in] number of samples in the window

**RISCV\_DSP\_ATTRIBUTE void riscv\_hft90d\_f64 (float64\_t \*pDst, uint32\_t blockSize)**

Hft90d window generating function (f64).

Hft90d window (double).

Parameter	Value
Peak sidelobe level	90.2 dB
Normalized equivalent noise bandwidth	3.8832 bins
3 dB bandwidth	3.8320 bins
Flatness	-0.0039 dB
Recommended overlap	76.0 %

### Parameters of the window

Included in NMSIS-DSP with authorization from professor Gerhard Heinzel.



**Original article:**

Spectrum and spectral density estimation by the Discrete Fourier transform (DFT), including a comprehensive list of window functions and some new flat-top windows.

**Authors:**

G. Heinzel, A. Rudiger and R. Schilling, Max-Planck-Institut für Gravitationsphysik (Albert-Einstein-Institut) Teilinstitut Hannover

**Parameters**

- **pDst** – [out] points to the output generated window
- **blockSize** – [in] number of samples in the window

**Hft95 window function (95.0 dB)**

```
RISCV_DSP_ATTRIBUTE void riscv_hft95_f32 (float32_t *pDst, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_hft95_f64 (float64_t *pDst, uint32_t blockSize)
```

*group* **Hft95 window function (95.0 dB)**

**Functions**

```
RISCV_DSP_ATTRIBUTE void riscv_hft95_f32 (float32_t *pDst, uint32_t blockSize)
```

Hft95 window generating function (f32).

Hft95 window (float).

Parameter	Value
Peak sidelobe level	95.0 dB
Normalized equivalent noise bandwidth	3.8112 bins
3 dB bandwidth	3.7590 bins
Flatness	0.0044 dB
Recommended overlap	75.6 %

**Parameters of the window**

Included in NMSIS-DSP with authorization from professor Gerhard Heinzel.

**Original article:**

Spectrum and spectral density estimation by the Discrete Fourier transform (DFT), including a comprehensive list of window functions and some new flat-top windows.

**Authors:**

G. Heinzel, A. Rudiger and R. Schilling, Max-Planck-Institut für Gravitationsphysik (Albert-Einstein-Institut) Teilinstitut Hannover

**Parameters**

- **pDst** – [out] points to the output generated window
- **blockSize** – [in] number of samples in the window

RISCV\_DSP\_ATTRIBUTE void riscv\_hft95\_f64 (float64\_t \*pDst, uint32\_t blockSize)

Hft95 window generating function (f64).

Hft95 window (double).

Parameter	Value
Peak sidelobe level	95.0 dB
Normalized equivalent noise bandwidth	3.8112 bins
3 dB bandwidth	3.7590 bins
Flatness	0.0044 dB
Recommended overlap	75.6 %

**Parameters of the window**

Included in NMSIS-DSP with authorization from professor Gerhard Heinzel.

**Original article:**

Spectrum and spectral density estimation by the Discrete Fourier transform (DFT), including a comprehensive list of window functions and some new flat-top windows.

**Authors:**

G. Heinzel, A. Rudiger and R. Schilling, Max-Planck-Institut für Gravitationsphysik (Albert-Einstein-Institut) Teilinstitut Hannover

**Parameters**

- **pDst** – [out] points to the output generated window
- **blockSize** – [in] number of samples in the window

*group* **Flat-top window functions**

Use those windows when you need to estimate the amplitude of a tone.

If just need to detect a tone or estimate the noise, you can use the regular windows.

**Regular window functions****Bartlett window function (26.5 dB)**

RISCV\_DSP\_ATTRIBUTE void riscv\_bartlett\_f32 (float32\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_bartlett\_f64 (float64\_t \*pDst, uint32\_t blockSize)

*group* **Bartlett window function (26.5 dB)**

## Functions

**RISCV\_DSP\_ATTRIBUTE void riscv\_bartlett\_f32 (float32\_t \*pDst, uint32\_t blockSize)**

Bartlett window generating function (f32).

Bartlett window (float).

Parameter	Value
Peak sidelobe level	26.5 dB
Normalized equivalent noise bandwidth	1.3333 bins
3 dB bandwidth	1.2736 bins
Flatness	-1.8242 dB
Recommended overlap	50.0 %

### Parameters of the window

#### Parameters

- **pDst** – [out] points to the output generated window
- **blockSize** – [in] number of samples in the window

**RISCV\_DSP\_ATTRIBUTE void riscv\_bartlett\_f64 (float64\_t \*pDst, uint32\_t blockSize)**

Bartlett window generating function (f64).

Bartlett window (double).

Parameter	Value
Peak sidelobe level	26.5 dB
Normalized equivalent noise bandwidth	1.3333 bins
3 dB bandwidth	1.2736 bins
Flatness	-1.8242 dB
Recommended overlap	50.0 %

### Parameters of the window

#### Parameters

- **pDst** – [out] points to the output generated window
- **blockSize** – [in] number of samples in the window

**Blackman Harris window function (92 dB)**

```
RISCV_DSP_ATTRIBUTE void riscv_blackman_harris_92db_f32 (float32_t *pDst,  
uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_blackman_harris_92db_f64 (float64_t *pDst,  
uint32_t blockSize)
```

*group* **Blackman Harris window function (92 dB)**

**Functions**

```
RISCV_DSP_ATTRIBUTE void riscv_blackman_harris_92db_f32 (float32_t *pDst,  
uint32_t blockSize)
```

92 dB Blackman Harris window generating function (f32).

92 db blackman harris window (float).

Parameter	Value
Peak sidelobe level	92.0 dB
Normalized equivalent noise bandwidth	2.0044 bins
3 dB bandwidth	1.8962 bins
Flatness	-0.8256 dB
Recommended overlap	66.1 %

**Parameters of the window****Parameters**

- **pDst** – [out] points to the output generated window
- **blockSize** – [in] number of samples in the window

```
RISCV_DSP_ATTRIBUTE void riscv_blackman_harris_92db_f64 (float64_t *pDst,  
uint32_t blockSize)
```

92 dB Blackman Harris window generating function (f64).

92 db blackman harris window (double).

Parameter	Value
Peak sidelobe level	92.0 dB
Normalized equivalent noise bandwidth	2.0044 bins
3 dB bandwidth	1.8962 bins
Flatness	-0.8256 dB
Recommended overlap	66.1 %

### Parameters of the window

#### Parameters

- **pDst** – [out] points to the output generated window
- **blockSize** – [in] number of samples in the window

### Hamming window function (42.7 dB)

RISCV\_DSP\_ATTRIBUTE void riscv\_hamming\_f32 (float32\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_hamming\_f64 (float64\_t \*pDst, uint32\_t blockSize)

*group* Hamming window function (42.7 dB)

### Functions

RISCV\_DSP\_ATTRIBUTE void riscv\_hamming\_f32 (float32\_t \*pDst, uint32\_t blockSize)

Hamming window generating function (f32).

Hamming window (float).

Parameter	Value
Peak sidelobe level	42.7 dB
Normalized equivalent noise bandwidth	1.3628 bins
3 dB bandwidth	1.3008 bins
Flatness	-1.7514 dB
Recommended overlap	50 %

### Parameters of the window

#### Parameters

- **pDst** – [out] points to the output generated window
- **blockSize** – [in] number of samples in the window

RISCV\_DSP\_ATTRIBUTE void riscv\_hamming\_f64 (float64\_t \*pDst, uint32\_t blockSize)

Hamming window generating function (f64).

Hamming window (double).

Parameter	Value
Peak sidelobe level	42.7 dB
Normalized equivalent noise bandwidth	1.3628 bins
3 dB bandwidth	1.3008 bins
Flatness	-1.7514 dB
Recommended overlap	50 %

### Parameters of the window

#### Parameters

- **pDst** – [out] points to the output generated window
- **blockSize** – [in] number of samples in the window

### Hanning window function (31.5 dB)

RISCV\_DSP\_ATTRIBUTE void riscv\_hanning\_f32 (float32\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_hanning\_f64 (float64\_t \*pDst, uint32\_t blockSize)

*group* Hanning window function (31.5 dB)

### Functions

RISCV\_DSP\_ATTRIBUTE void riscv\_hanning\_f32 (float32\_t \*pDst, uint32\_t blockSize)

Hanning window generating function (f32).

Hanning window (float).

Parameter	Value
Peak sidelobe level	31.5 dB
Normalized equivalent noise bandwidth	1.5 bins
3 dB bandwidth	1.4382 bins
Flatness	-1.4236 dB
Recommended overlap	50 %

### Parameters of the window

#### Parameters

- **pDst** – [out] points to the output generated window
- **blockSize** – [in] number of samples in the window

**RISCV\_DSP\_ATTRIBUTE void riscv\_hanning\_f64 (float64\_t \*pDst, uint32\_t blockSize)**

Hanning window generating function (f64).

Hanning window (double).

Parameter	Value
Peak sidelobe level	31.5 dB
Normalized equivalent noise bandwidth	1.5 bins
3 dB bandwidth	1.4382 bins
Flatness	-1.4236 dB
Recommended overlap	50 %

#### Parameters of the window

##### Parameters

- **pDst** – [out] points to the output generated window
- **blockSize** – [in] number of samples in the window

#### Nuttall3 window function (46.7 dB)

**RISCV\_DSP\_ATTRIBUTE void riscv\_nuttall3\_f32 (float32\_t \*pDst, uint32\_t blockSize)**

**RISCV\_DSP\_ATTRIBUTE void riscv\_nuttall3\_f64 (float64\_t \*pDst, uint32\_t blockSize)**

*group* **Nuttall3 window function (46.7 dB)**

#### Functions

**RISCV\_DSP\_ATTRIBUTE void riscv\_nuttall3\_f32 (float32\_t \*pDst, uint32\_t blockSize)**

Nuttall3 window generating function (f32).

Nuttall3 window (float).

Parameter	Value
Peak sidelobe level	46.7 dB
Normalized equivalent noise bandwidth	1.9444 bins
3 dB bandwidth	1.8496 bins
Flatness	-0.8630 dB
Recommended overlap	64.7 %

#### Parameters of the window

**Parameters**

- **pDst** – [out] points to the output generated window
- **blockSize** – [in] number of samples in the window

**RISCV\_DSP\_ATTRIBUTE void riscv\_nuttall3\_f64 (float64\_t \*pDst, uint32\_t blockSize)**

Nuttall3 window generating function (f64).

Nuttall3 window (double).

Parameter	Value
Peak sidelobe level	46.7 dB
Normalized equivalent noise bandwidth	1.9444 bins
3 dB bandwidth	1.8496 bins
Flatness	-0.863 dB
Recommended overlap	64.7 %

**Parameters of the window****Parameters**

- **pDst** – [out] points to the output generated window
- **blockSize** – [in] number of samples in the window

**Nuttall3a window function (64.2 dB)**

**RISCV\_DSP\_ATTRIBUTE void riscv\_nuttall3a\_f32 (float32\_t \*pDst, uint32\_t blockSize)**

**RISCV\_DSP\_ATTRIBUTE void riscv\_nuttall3a\_f64 (float64\_t \*pDst, uint32\_t blockSize)**

*group* **Nuttall3a window function (64.2 dB)**

**Functions**

**RISCV\_DSP\_ATTRIBUTE void riscv\_nuttall3a\_f32 (float32\_t \*pDst, uint32\_t blockSize)**

Nuttall3a window generating function (f32).

Nuttall3a window (float).

Parameter	Value
Peak sidelobe level	64.2 dB
Normalized equivalent noise bandwidth	1.7721 bins
3 dB bandwidth	1.6828 bins
Flatness	-1.0453 dB
Recommended overlap	61.2 %



### Parameters of the window

#### Parameters

- **pDst** – [out] points to the output generated window
- **blockSize** – [in] number of samples in the window

**RISCV\_DSP\_ATTRIBUTE void riscv\_nuttall3a\_f64 (float64\_t \*pDst, uint32\_t blockSize)**

Nuttall3a window generating function (f64).

Nuttall3a window (double).

Parameter	Value
Peak sidelobe level	64.2 dB
Normalized equivalent noise bandwidth	1.7721 bins
3 dB bandwidth	1.6828 bins
Flatness	-1.0453 dB
Recommended overlap	61.2 %

### Parameters of the window

#### Parameters

- **pDst** – [out] points to the output generated window
- **blockSize** – [in] number of samples in the window

### Nuttall3b window function (71.5 dB)

**RISCV\_DSP\_ATTRIBUTE void riscv\_nuttall3b\_f32 (float32\_t \*pDst, uint32\_t blockSize)**

**RISCV\_DSP\_ATTRIBUTE void riscv\_nuttall3b\_f64 (float64\_t \*pDst, uint32\_t blockSize)**

*group* Nuttall3b window function (71.5 dB)

### Functions

**RISCV\_DSP\_ATTRIBUTE void riscv\_nuttall3b\_f32 (float32\_t \*pDst, uint32\_t blockSize)**

Nuttall3b window generating function (f32).

Nuttall3b window (float).

Parameter	Value
Peak sidelobe level	71.5 dB
Normalized equivalent noise bandwidth	1.7037 bins
3 dB bandwidth	1.6162 bins
Flatness	-1.1352 dB
Recommended overlap	59.8 %

### Parameters of the window

#### Parameters

- **pDst** – [out] points to the output generated window
- **blockSize** – [in] number of samples in the window

**RISCV\_DSP\_ATTRIBUTE void riscv\_nuttall3b\_f64 (float64\_t \*pDst, uint32\_t blockSize)**

Nuttall3b window generating function (f64).

Nuttall3b window (double).

Parameter	Value
Peak sidelobe level	71.5 dB
Normalized equivalent noise bandwidth	1.7037 bins
3 dB bandwidth	1.6162 bins
Flatness	-1.1352 dB
Recommended overlap	59.8 %

### Parameters of the window

#### Parameters

- **pDst** – [out] points to the output generated window
- **blockSize** – [in] number of samples in the window

### Nuttall4 window function (60.9 dB)

**RISCV\_DSP\_ATTRIBUTE void riscv\_nuttall4\_f32 (float32\_t \*pDst, uint32\_t blockSize)**

**RISCV\_DSP\_ATTRIBUTE void riscv\_nuttall4\_f64 (float64\_t \*pDst, uint32\_t blockSize)**

*group* **Nuttall4 window function (60.9 dB)**

## Functions

**RISCV\_DSP\_ATTRIBUTE void riscv\_nuttall4\_f32 (float32\_t \*pDst, uint32\_t blockSize)**

Nuttall4 window generating function (f32).

Nuttall4 window (float).

Parameter	Value
Peak sidelobe level	60.9 dB
Normalized equivalent noise bandwidth	2.31 bins
3 dB bandwidth	2.1884 bins
Flatness	-0.6184 dB
Recommended overlap	70.5 %

### Parameters of the window

#### Parameters

- **pDst** – [out] points to the output generated window
- **blockSize** – [in] number of samples in the window

**RISCV\_DSP\_ATTRIBUTE void riscv\_nuttall4\_f64 (float64\_t \*pDst, uint32\_t blockSize)**

Nuttall4 window generating function (f64).

Nuttall4 window (double).

Parameter	Value
Peak sidelobe level	60.9 dB
Normalized equivalent noise bandwidth	2.31 bins
3 dB bandwidth	2.1884 bins
Flatness	-0.6184 dB
Recommended overlap	70.5 %

### Parameters of the window

#### Parameters

- **pDst** – [out] points to the output generated window
- **blockSize** – [in] number of samples in the window

**Nuttall4a window function (82.6 dB)**

```
RISCV_DSP_ATTRIBUTE void riscv_nuttall4a_f32 (float32_t *pDst, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_nuttall4a_f64 (float64_t *pDst, uint32_t blockSize)
```

*group* **Nuttall4a window function (82.6 dB)**

**Functions**

```
RISCV_DSP_ATTRIBUTE void riscv_nuttall4a_f32 (float32_t *pDst, uint32_t blockSize)
```

Nuttall4a window generating function (f32).

Nuttall4a window (float).

Parameter	Value
Peak sidelobe level	82.6 dB
Normalized equivalent noise bandwidth	2.1253 bins
3 dB bandwidth	2.0123 bins
Flatness	-0.7321 dB
Recommended overlap	68.0 %

**Parameters of the window****Parameters**

- **pDst** – [out] points to the output generated window
- **blockSize** – [in] number of samples in the window

```
RISCV_DSP_ATTRIBUTE void riscv_nuttall4a_f64 (float64_t *pDst, uint32_t blockSize)
```

Nuttall4a window generating function (f64).

Nuttall4a window (double).

Parameter	Value
Peak sidelobe level	82.6 dB
Normalized equivalent noise bandwidth	2.1253 bins
3 dB bandwidth	2.0123 bins
Flatness	-0.7321 dB
Recommended overlap	68.0 %

**Parameters of the window****Parameters**

- **pDst** – [out] points to the output generated window
- **blockSize** – [in] number of samples in the window

### Nuttall4b window function (93.3 dB)

```
RISCV_DSP_ATTRIBUTE void riscv_nuttall4b_f32 (float32_t *pDst, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_nuttall4b_f64 (float64_t *pDst, uint32_t blockSize)
```

*group* Nuttall4b window function (93.3 dB)

### Functions

```
RISCV_DSP_ATTRIBUTE void riscv_nuttall4b_f32 (float32_t *pDst, uint32_t blockSize)
```

Nuttall4b window generating function (f32).

Nuttall4b window (float).

Parameter	Value
Peak sidelobe level	93.3 dB
Normalized equivalent noise bandwidth	2.0212 bins
3 dB bandwidth	1.9122 bins
Flatness	-0.8118 dB
Recommended overlap	66.3 %

### Parameters of the window

#### Parameters

- **pDst** – [out] points to the output generated window
- **blockSize** – [in] number of samples in the window

```
RISCV_DSP_ATTRIBUTE void riscv_nuttall4b_f64 (float64_t *pDst, uint32_t blockSize)
```

Nuttall4b window generating function (f64).

Nuttall4b window (double).

Parameter	Value
Peak sidelobe level	93.3 dB
Normalized equivalent noise bandwidth	2.0212 bins
3 dB bandwidth	1.9122 bins
Flatness	-0.8118 dB
Recommended overlap	66.3 %

### Parameters of the window

#### Parameters

- **pDst** – [out] points to the output generated window
- **blockSize** – [in] number of samples in the window

### Nuttall4c window function (98.1 dB)

```
RISCV_DSP_ATTRIBUTE void riscv_nuttall4c_f32 (float32_t *pDst, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_nuttall4c_f64 (float64_t *pDst, uint32_t blockSize)
```

*group* Nuttall4c window function (98.1 dB)

### Functions

```
RISCV_DSP_ATTRIBUTE void riscv_nuttall4c_f32 (float32_t *pDst, uint32_t blockSize)
```

Nuttall4c window generating function (f32).

Nuttall4c window (float).

Parameter	Value
Peak sidelobe level	98.1 dB
Normalized equivalent noise bandwidth	1.9761 bins
3 dB bandwidth	1.8687 bins
Flatness	-0.8506 dB
Recommended overlap	65.6 %

### Parameters of the window

#### Parameters

- **pDst** – [out] points to the output generated window
- **blockSize** – [in] number of samples in the window

```
RISCV_DSP_ATTRIBUTE void riscv_nuttall4c_f64 (float64_t *pDst, uint32_t blockSize)
```

Nuttall4c window generating function (f64).

Nuttall4c window (double).

Parameter	Value
Peak sidelobe level	98.1 dB
Normalized equivalent noise bandwidth	1.9761 bins
3 dB bandwidth	1.8687 bins
Flatness	-0.8506 dB
Recommended overlap	65.6 %

### Parameters of the window

#### Parameters

- **pDst** – [out] points to the output generated window
- **blockSize** – [in] number of samples in the window

### Welch window function (21.3 dB)

RISCV\_DSP\_ATTRIBUTE void riscv\_welch\_f32 (float32\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_welch\_f64 (float64\_t \*pDst, uint32\_t blockSize)

*group* Welch window function (21.3 dB)

### Functions

RISCV\_DSP\_ATTRIBUTE void riscv\_welch\_f32 (float32\_t \*pDst, uint32\_t blockSize)

Welch window generating function (f32).

Welch window (float).

Parameter	Value
Peak sidelobe level	21.3 dB
Normalized equivalent noise bandwidth	1.2 bins
3 dB bandwidth	1.1535 bins
Flatness	-2.2248 dB
Recommended overlap	29.3 %

### Parameters of the window

#### Parameters

- **pDst** – [out] points to the output generated window
- **blockSize** – [in] number of samples in the window

**RISCV\_DSP\_ATTRIBUTE** void riscv\_welch\_f64 (float64\_t \*pDst, uint32\_t blockSize)

Welch window generating function (f64).

Welch window (double).

Parameter	Value
Peak sidelobe level	21.3 dB
Normalized equivalent noise bandwidth	1.2 bins
3 dB bandwidth	1.1535 bins
Flatness	-2.2248 dB
Recommended overlap	29.3 %

#### Parameters of the window

##### Parameters

- **pDst** – [out] points to the output generated window
- **blockSize** – [in] number of samples in the window

#### *group* Regular window functions

Regular window functions that can be used for detecting tones or estimating the noise. If you need to estimate the amplitude of a tones, prefer a flat top window.

#### *group* Window Functions

### 3.3.17 Generic Types

enum **riscv\_status**

*Values:*

enumerator **RISCV\_MATH\_SUCCESS**

enumerator **RISCV\_MATH\_ARGUMENT\_ERROR**

enumerator **RISCV\_MATH\_LENGTH\_ERROR**

enumerator **RISCV\_MATH\_SIZE\_MISMATCH**

enumerator **RISCV\_MATH\_NANINF**

enumerator **RISCV\_MATH\_SINGULAR**

enumerator **RISCV\_MATH\_TEST\_FAILURE**



enumerator **RISCV\_MATH\_DECOMPOSITION\_FAILURE**

typedef int8\_t **q7\_t**

typedef int16\_t **q15\_t**

typedef int32\_t **q31\_t**

typedef int64\_t **q63\_t**

typedef float **float32\_t**

typedef double **float64\_t**

*group* **Generic Types**

### Typedefs

typedef int8\_t **q7\_t**

8-bit fractional data type in 1.7 format.

typedef int16\_t **q15\_t**

16-bit fractional data type in 1.15 format.

typedef int32\_t **q31\_t**

32-bit fractional data type in 1.31 format.

typedef int64\_t **q63\_t**

64-bit fractional data type in 1.63 format.

typedef float **float32\_t**

32-bit floating-point type definition.

typedef double **float64\_t**

64-bit floating-point type definition.

## Enums

enum **riscv\_status**

vector types

Error status returned by some functions in the library.

*Values:*

enumerator **RISCV\_MATH\_SUCCESS**

No error

enumerator **RISCV\_MATH\_ARGUMENT\_ERROR**

One or more arguments are incorrect

enumerator **RISCV\_MATH\_LENGTH\_ERROR**

Length of data buffer is incorrect

enumerator **RISCV\_MATH\_SIZE\_MISMATCH**

Size of matrices is not compatible with the operation

enumerator **RISCV\_MATH\_NANINF**

Not-a-number (NaN) or infinity is generated

enumerator **RISCV\_MATH\_SINGULAR**

Input matrix is singular and cannot be inverted

enumerator **RISCV\_MATH\_TEST\_FAILURE**

Test Failed

enumerator **RISCV\_MATH\_DECOMPOSITION\_FAILURE**

Decomposition Failed

## 3.4 Changelog

### Note

NMSIS DSP Library changelog will not maintain here in future, please check [Changelog](#) (page 1287) here.

### 3.4.1 latest

See [Changelog](#) (page 1287)

### 3.4.2 V1.3.1

This is release 1.3.1 version of NMSIS-DSP library.

- Update get started guide for build NMSIS-DSP library
- Optimize fredsum, use less fredsum and more fmac for rvv implementation
- Sync cmake file changes

### 3.4.3 V1.3.0

This is release 1.3.0 version of NMSIS-DSP library.

- Sync with CMSIS-DSP Library v1.16.2
- Add initial version of NMSIS DSP Benchmark
- Fix bug found for ComplexMathFunctions when RISCV\_MATH\_LOOPUNROLL not defined

### 3.4.4 V1.2.1

This is release 1.2.1 version of NMSIS-DSP library.

- Sync with CMSIS-DSP library(CMSIS-DSP v1.15.0, commit id:8f8bb8d5)
- Add a few Nuclei DSP N2 intrinsic APIs in `core_feature_dsp.h`, they are: `__RV_DPACK32`, `__RV_DSUNPKD810`, `__RV_DSUNPKD820`, `__RV_DSUNPKD830`, `__RV_DSUNPKD831`, `__RV_DSUNPKD832`, `__RV_DZUNPKD810`, `__RV_DZUNPKD820`, `__RV_DZUNPKD830`, `__RV_DZUNPKD831`, `__RV_DZUNPKD832`. And change `__RV_DPKBB32` to `__RV_DPACK32` for better performance
- Unified instruction naming style in `core_feature_dsp.h`, such as: change `DSMMULU` to `DSMMUL.u`, change `DKWMMULU` to `DKWMMUL.u`, change `DKMMACU` to `DKMMAC.u`, change `DKMMSBU` to `DKMMSB.u`, change `DSMAQASU` to `DSMAQA.SU`, change `DDSMAQASU` to `DDSMAQA.SU`
- Optimize the rvv implementation of some MatMult and Complex MatMult functions
- Fixed some doc erros in `core_feature_dsp.h`
- Fixed `riscv_lms_q31.c` rvv bug

### 3.4.5 V1.2.0

#### Note

- This 1.2.0 version will no longer support old gcc 10 verison, and it now only support Nuclei Toolchain 2023.10(gcc13 and clang17) or later. The major changes that can be felt are as follows:
  - The prefix of toolchain has changed from `riscv-nuclei-elf-` to `riscv64-unknown-elf-`
  - The `-march` option has changed a lot, for example:
    - `b` extension changed to `_zba_zbb_zbc_zbs` extension,
    - `p` extension changed to `_xxldsp` or `_xxldspn1x` or `_xxldspn2x` or `_xxldspn3x` extensions which means stardard DSP extension, Nuclei N1, N2, N3 DSP extensions
    - `v` extension changed to `v` or `_zve32f` or `_zve64f` extensions according to the riscv cpu isa used

These extensions need be combined in a certain order to get a correct arch name to match the prebuilt library name, please be cautious

- The name of libraries changed due to `-march` in `gcc13` updated, for example, the library named `libnmsis_dsp_rv32imacb.a` is now named `libnmsis_dsp_rv32imac_zba_zbb_zbc_zbs.a` since `b` extension changed to `_zba_zbb_zbc_zbs`

This is release 1.2.0 version of NMSIS-DSP library.

- Defined `NUCLEI_DSP_DEFAULT`, `NUCLEI_DSP_N1`, `NUCLEI_DSP_N2`, `NUCLEI_DSP_N3` in `riscv_math_types.h` according to gcc options. This means that if compile with `--march=rv32imafc_xxldspn1x`, the `NUCLEI_DSP_N1` will defined, if compile with `--march=rv32imafc_xxldspn2x`, the `NUCLEI_DSP_N1` and `NUCLEI_DSP_N2` will defined, and so on
- Optimize some functions with DSP N1/N2/N3 (such as `FilteringFunctions`, `TransformFunctions`, `ComplexMathFunctions`)
- RVV intrinsic APIs is update to v0.12.0
- Add f16 support(include f16 rvv extension support)
- Fix the use of `expd80` instruction(Nuclei default dsp instruction)
- Fix some testcases bugs(such as `MatrixFunctions`, `TransformFunctions`)

### 3.4.6 V1.1.1

This is release 1.1.1 version of NMSIS-DSP library.

- Sync changes from CMSIS DSP commit 1d9e38a, version after v1.14.4
- Optimized more for RVP/RVV
- Add support for RV32 Vector
- Some bugfix(`riscv_mat_inverse_f32.c` rvv fix, `riscv_offset_q15.c` p fix, `riscv_fir_q15.c` rvv fix etc.)

### 3.4.7 V1.1.0

This is release 1.1.0 version of NMSIS-DSP library.

- Sync changes from CMSIS 5.9.0 release
- Optimized more for RVP/RVV
- Add experimental support for RV32 Vector

### 3.4.8 V1.0.3

This is release 1.0.3 version of NMSIS-DSP library.

- Update build system for NMSIS-DSP library
- Rename `RISCV_VECTOR` to `RISCV_MATH_VECTOR` in header file and source code
- Using new python script to generate NMSIS-DSP library
- Fix `riscv_float_to_q31` function for `rv64imafcv` target
- Change `vfredsum` to `vfredusum` when using vector intrinsic function due to vector spec 1.0

- Support Nuclei RISC-V GCC 10.2

### 3.4.9 V1.0.2

This is release 1.0.2 version of NMSIS-DSP library.

- Sync up to CMSIS DSP library 1.9.0
- Adding initial support for RISC-V vector extension support
- **Caution:** `riscv_math.h` is separated into several header files. Extra `PrivateInclude` folder is included as header folder.

### 3.4.10 V1.0.1

This is release V1.0.1 version of NMSIS-DSP library.

- Both Nuclei RISC-V 32 and 64 bit cores are supported now.
- Libraries are optimized for RISC-V 32 and 64 bit DSP instructions.
- The NN examples are now using Nuclei SDK as running environment.

### 3.4.11 V1.0.0

This is the first version of NMSIS-DSP library.

We adapt the CMSIS-DSP v1.6.0 library to use RISC-V DSP instructions, all the API names now are renamed from `arm_xxx` to `riscv_xxx`.



## 4.1 Overview

### 4.1.1 Introduction

This user manual describes the NMSIS NN software library, a collection of efficient neural network kernels developed to maximize the performance and minimize the memory footprint of neural networks on Nuclei N/NX/UX Class Processors cores.

The library is divided into a number of functions each covering a specific category:

- Activation Functions
- BasicMath Functions
- Concatenation Functions
- Convolution Functions
- Fully-Connected Functions
- LSTM Functions
- NNSupport Functions
- Pooling Functions
- Reshape Functions
- Softmax Functions
- SVD Functions

The library has separate functions for operating on different weight and activation data types including 8-bit integers (q7\_t) and 16-bit integers (q15\_t). The description of the kernels are included in the function description.

The implementation details are also described in this paper [CMSIS-NN: Efficient Neural Network Kernels for Arm Cortex-M CPUs](https://arxiv.org/abs/1801.06601)<sup>33</sup>.

---

<sup>33</sup> <https://arxiv.org/abs/1801.06601>

### 4.1.2 Block Diagram




Fig. 1: NMSIS NN Block Diagram

### 4.1.3 Examples

The library ships with a number of examples which demonstrate how to use the library functions.

- *Convolutional Neural Network Example* (page 1143)
- *Gated Recurrent Unit Example* (page 1144)

### 4.1.4 Pre-processor Macros

Each library project have different pre-processor macros controlled via CMakeLists.txt.

This library is only built for little endian targets.

## 4.2 Using NMSIS-NN

Here we will describe how to run the nmsis nn examples in Nuclei QEMU.

### 4.2.1 Preparation

- Nuclei SDK, master branch(>= 0.8.0 release)
- Nuclei RISC-V GNU Toolchain 2025.02
- Nuclei QEMU 2025.02
- CMake >= 3.14
- Python 3 and pip package requirements located in
  - <nuclei-sdk>/tools/scripts/requirements.txt
  - <NMSIS>/NMSIS/Scripts/requirements.txt



## 4.2.2 Tool Setup

1. Export **PATH** correctly for qemu and riscv64-unknown-elf-gcc

```
export PATH=/path/to/qemu/bin:/path/to/gcc/bin:$PATH
```

## 4.2.3 Build NMSIS NN Library

1. Download or clone NMSIS source code into **NMSIS** directory.
2. cd to **NMSIS/NMSIS/** directory, if you want to add or remove more arches to be build, you can modify **Scripts/Build/nmsis\_nn.json** file
3. Build NMSIS NN library and strip debug information using **make gen\_nn\_lib**
4. The nn library will be generated into **./Library/NN/GCC** folder
5. The nn libraries will be look like this:

```
$ ls -lhG Library/NN/GCC/
total 64M
-rw-rw-r-- 1 619K Oct 20 11:55 libnmsis_nn_rv32imac.a
-rw-rw-r-- 1 983K Oct 20 11:55 libnmsis_nn_rv32imac_xxldsp.a
-rw-rw-r-- 1 986K Oct 20 11:55 libnmsis_nn_rv32imac_xxldspn1x.a
-rw-rw-r-- 1 989K Oct 20 11:55 libnmsis_nn_rv32imac_xxldspn2x.a
-rw-rw-r-- 1 992K Oct 20 11:55 libnmsis_nn_rv32imac_xxldspn3x.a
-rw-rw-r-- 1 607K Oct 20 11:55 libnmsis_nn_rv32imac_zba_zbb_zbc_zbs.a
-rw-rw-r-- 1 961K Oct 20 11:55 libnmsis_nn_rv32imac_zba_zbb_zbc_zbs_xxldsp.a
-rw-rw-r-- 1 964K Oct 20 11:55 libnmsis_nn_rv32imac_zba_zbb_zbc_zbs_xxldspn1x.a
-rw-rw-r-- 1 966K Oct 20 11:55 libnmsis_nn_rv32imac_zba_zbb_zbc_zbs_xxldspn2x.a
-rw-rw-r-- 1 969K Oct 20 11:55 libnmsis_nn_rv32imac_zba_zbb_zbc_zbs_xxldspn3x.a
-rw-rw-r-- 1 620K Oct 20 11:55 libnmsis_nn_rv32imaafc.a
-rw-rw-r-- 1 984K Oct 20 11:55 libnmsis_nn_rv32imaafc_xxldsp.a
-rw-rw-r-- 1 987K Oct 20 11:55 libnmsis_nn_rv32imaafc_xxldspn1x.a
-rw-rw-r-- 1 990K Oct 20 11:55 libnmsis_nn_rv32imaafc_xxldspn2x.a
-rw-rw-r-- 1 993K Oct 20 11:55 libnmsis_nn_rv32imaafc_xxldspn3x.a
-rw-rw-r-- 1 608K Oct 20 11:55 libnmsis_nn_rv32imaafc_zba_zbb_zbc_zbs.a
-rw-rw-r-- 1 962K Oct 20 11:55 libnmsis_nn_rv32imaafc_zba_zbb_zbc_zbs_xxldsp.a
-rw-rw-r-- 1 965K Oct 20 11:55 libnmsis_nn_rv32imaafc_zba_zbb_zbc_zbs_xxldspn1x.a
-rw-rw-r-- 1 968K Oct 20 11:55 libnmsis_nn_rv32imaafc_zba_zbb_zbc_zbs_xxldspn2x.a
-rw-rw-r-- 1 970K Oct 20 11:55 libnmsis_nn_rv32imaafc_zba_zbb_zbc_zbs_xxldspn3x.a
-rw-rw-r-- 1 716K Oct 20 11:55 libnmsis_nn_rv32imaafc_zve32f.a
-rw-rw-r-- 1 848K Oct 20 11:55 libnmsis_nn_rv32imaafc_zve32f_xxldsp.a
-rw-rw-r-- 1 851K Oct 20 11:55 libnmsis_nn_rv32imaafc_zve32f_xxldspn1x.a
-rw-rw-r-- 1 854K Oct 20 11:55 libnmsis_nn_rv32imaafc_zve32f_xxldspn2x.a
-rw-rw-r-- 1 856K Oct 20 11:55 libnmsis_nn_rv32imaafc_zve32f_xxldspn3x.a
-rw-rw-r-- 1 695K Oct 20 11:55 libnmsis_nn_rv32imaafc_zve32f_zba_zbb_zbc_zbs.a
-rw-rw-r-- 1 825K Oct 20 11:55 libnmsis_nn_rv32imaafc_zve32f_zba_zbb_zbc_zbs_xxldsp.a
-rw-rw-r-- 1 828K Oct 20 11:55 libnmsis_nn_rv32imaafc_zve32f_zba_zbb_zbc_zbs_xxldspn1x.a
-rw-rw-r-- 1 831K Oct 20 11:55 libnmsis_nn_rv32imaafc_zve32f_zba_zbb_zbc_zbs_xxldspn2x.a
-rw-rw-r-- 1 834K Oct 20 11:55 libnmsis_nn_rv32imaafc_zve32f_zba_zbb_zbc_zbs_xxldspn3x.a
-rw-rw-r-- 1 621K Oct 20 11:55 libnmsis_nn_rv32imafdc.a
-rw-rw-r-- 1 985K Oct 20 11:55 libnmsis_nn_rv32imafdc_xxldsp.a
-rw-rw-r-- 1 988K Oct 20 11:55 libnmsis_nn_rv32imafdc_xxldspn1x.a
```

(continues on next page)

(continued from previous page)

```

-rw-rw-r-- 1 991K Oct 20 11:55 libnmsis_nn_rv32imafdc_xxldspn2x.a
-rw-rw-r-- 1 994K Oct 20 11:55 libnmsis_nn_rv32imafdc_xxldspn3x.a
-rw-rw-r-- 1 609K Oct 20 11:55 libnmsis_nn_rv32imafdc_zba_zbb_zbc_zbs.a
-rw-rw-r-- 1 963K Oct 20 11:55 libnmsis_nn_rv32imafdc_zba_zbb_zbc_zbs_xxldsp.a
-rw-rw-r-- 1 966K Oct 20 11:55 libnmsis_nn_rv32imafdc_zba_zbb_zbc_zbs_xxldspn1x.a
-rw-rw-r-- 1 969K Oct 20 11:55 libnmsis_nn_rv32imafdc_zba_zbb_zbc_zbs_xxldspn2x.a
-rw-rw-r-- 1 972K Oct 20 11:55 libnmsis_nn_rv32imafdc_zba_zbb_zbc_zbs_xxldspn3x.a
-rw-rw-r-- 1 718K Oct 20 11:55 libnmsis_nn_rv32imafdc_zve32f.a
-rw-rw-r-- 1 847K Oct 20 11:55 libnmsis_nn_rv32imafdc_zve32f_xxldsp.a
-rw-rw-r-- 1 850K Oct 20 11:55 libnmsis_nn_rv32imafdc_zve32f_xxldspn1x.a
-rw-rw-r-- 1 852K Oct 20 11:55 libnmsis_nn_rv32imafdc_zve32f_xxldspn2x.a
-rw-rw-r-- 1 855K Oct 20 11:55 libnmsis_nn_rv32imafdc_zve32f_xxldspn3x.a
-rw-rw-r-- 1 697K Oct 20 11:55 libnmsis_nn_rv32imafdc_zve32f_zba_zbb_zbc_zbs.a
-rw-rw-r-- 1 824K Oct 20 11:55 libnmsis_nn_rv32imafdc_zve32f_zba_zbb_zbc_zbs_xxldsp.a
-rw-rw-r-- 1 827K Oct 20 11:55 libnmsis_nn_rv32imafdc_zve32f_zba_zbb_zbc_zbs_xxldspn1x.a
-rw-rw-r-- 1 830K Oct 20 11:55 libnmsis_nn_rv32imafdc_zve32f_zba_zbb_zbc_zbs_xxldspn2x.a
-rw-rw-r-- 1 832K Oct 20 11:55 libnmsis_nn_rv32imafdc_zve32f_zba_zbb_zbc_zbs_xxldspn3x.a
-rw-rw-r-- 1 852K Oct 20 11:55 libnmsis_nn_rv64imac.a
-rw-rw-r-- 1 1.4M Oct 20 11:55 libnmsis_nn_rv64imac_xxldsp.a
-rw-rw-r-- 1 826K Oct 20 11:55 libnmsis_nn_rv64imac_zba_zbb_zbc_zbs.a
-rw-rw-r-- 1 1.4M Oct 20 11:55 libnmsis_nn_rv64imac_zba_zbb_zbc_zbs_xxldsp.a
-rw-rw-r-- 1 854K Oct 20 11:55 libnmsis_nn_rv64imafc.a
-rw-rw-r-- 1 1.4M Oct 20 11:55 libnmsis_nn_rv64imafc_xxldsp.a
-rw-rw-r-- 1 827K Oct 20 11:55 libnmsis_nn_rv64imafc_zba_zbb_zbc_zbs.a
-rw-rw-r-- 1 1.4M Oct 20 11:55 libnmsis_nn_rv64imafc_zba_zbb_zbc_zbs_xxldsp.a
-rw-rw-r-- 1 965K Oct 20 11:55 libnmsis_nn_rv64imafc_zve64f.a
-rw-rw-r-- 1 1.2M Oct 20 11:55 libnmsis_nn_rv64imafc_zve64f_xxldsp.a
-rw-rw-r-- 1 932K Oct 20 11:55 libnmsis_nn_rv64imafc_zve64f_zba_zbb_zbc_zbs.a
-rw-rw-r-- 1 1.2M Oct 20 11:55 libnmsis_nn_rv64imafc_zve64f_zba_zbb_zbc_zbs_xxldsp.a
-rw-rw-r-- 1 855K Oct 20 11:55 libnmsis_nn_rv64imafdc.a
-rw-rw-r-- 1 972K Oct 20 11:55 libnmsis_nn_rv64imafdcv.a
-rw-rw-r-- 1 1.2M Oct 20 11:55 libnmsis_nn_rv64imafdcv_xxldsp.a
-rw-rw-r-- 1 939K Oct 20 11:55 libnmsis_nn_rv64imafdcv_zba_zbb_zbc_zbs.a
-rw-rw-r-- 1 1.2M Oct 20 11:55 libnmsis_nn_rv64imafdcv_zba_zbb_zbc_zbs_xxldsp.a
-rw-rw-r-- 1 1.4M Oct 20 11:55 libnmsis_nn_rv64imafdc_xxldsp.a
-rw-rw-r-- 1 828K Oct 20 11:55 libnmsis_nn_rv64imafdc_zba_zbb_zbc_zbs.a
-rw-rw-r-- 1 1.4M Oct 20 11:55 libnmsis_nn_rv64imafdc_zba_zbb_zbc_zbs_xxldsp.a

```

7. library name with extra `_xxldsp` `_xxldspn1x` `_xxldspn2x` `_xxldspn3x` is built with RISC-V DSP enabled

The examples are as follows:

- `libnmsis_nn_rv32imac.a`: Build for **RISCV\_ARCH=rv32imac** without DSP
- `libnmsis_nn_rv32imac_xxldsp.a`: Build for **RISCV\_ARCH=rv32imac\_xxldsp** with Nuclei DSP enabled
- `libnmsis_nn_rv32imac_xxldspn1x.a`: Build for **RISCV\_ARCH=rv32imac\_xxldspn1x** with Nuclei N1 DSP extension enabled
- `libnmsis_nn_rv32imac_xxldspn2x.a`: Build for **RISCV\_ARCH=rv32imac\_xxldspn2x** with Nuclei N1/N2 DSP extension enabled
- `libnmsis_nn_rv32imac_xxldspn3x.a`: Build for **RISCV\_ARCH=rv32imac\_xxldspn3x** with Nuclei N1/N2/N3 DSP extension enabled

8. library name with extra `_zve32f _zve64f v` is built with RISC-V Vector enabled

The examples are as follows:

- `libnmsis_nn_rv32imafc_zve32f.a`: Build for **RISCV\_ARCH=rv32imafc\_zve32f** with Vector enabled
- `libnmsis_nn_rv32imafdc_zve32f.a`: Build for **RISCV\_ARCH=rv32imafdc\_zve32f** with Vector enabled
- `libnmsis_nn_rv64imafc_zve64f.a`: Build for **RISCV\_ARCH=rv64imafc\_zve64f** with Vector enabled
- `libnmsis_nn_rv64imafdcv.a`: Build for **RISCV\_ARCH=rv64imafdcv** with Vector enabled

#### Note

- This NMSIS 1.2.0 is a big change version, will no longer support old gcc 10 version, and it now only support Nuclei Toolchain 2023.10. The `--march` option has changed a lot, such as:
  - `b` extension changed to `_zba_zbb_zbc_zbs` extension,
  - `p` extension changed to `_xxldsp`, `_xxldspn1x`, `_xxldspn2x`, `_xxldspn3x` extensions which means standard DSP extension, Nuclei N1, N2, N3 DSP extensions
  - `v` extension changed to `v`, `_zve32f`, `_zve64f` extensions
- The name of libraries has changed with `-march`, for examples, the library named `libnmsis_nn_rv32imacb.a` is now named `libnmsis_nn_rv32imac_zba_zbb_zbc_zbs.a` since `b` extension changed to `_zba_zbb_zbc_zbs`
- `_xxldspn1x` `_xxldspn2x` `_xxldspn3x` only valid for RISC-V 32bit processor. `_xxldsp` is valid for RISC-V 32/64 bit processor
- You can also directly build both DSP and NN library using `make gen`
- You can strip the generated DSP and NN library using `make strip`
- DSP and Vector extension can be combined, such as `_xxldsp, v` and `v_xxldsp`, should notice the extension order
- Vector extension currently enabled for RISC-V 32/64 bit processor
- NN library has no float16 data type, so here have no need to build float16 library

## 4.2.4 How to run

1. Set environment variables `NUCLEI_SDK_ROOT` and `NUCLEI_SDK_NMSIS`, and set Nuclei SDK SoC to `evalsoc`, and change `ilm/dlm` size from 64K to 512K.

```
export NUCLEI_SDK_ROOT=/path/to/nuclei_sdk
export NUCLEI_SDK_NMSIS=/path/to/NMSIS/NMSIS
# Setup SDK development environment
cd $NUCLEI_SDK_ROOT
source setup.sh
cd -
# !!!!Take Care!!!!
# change this link script will make compiled example can only run on bitstream which has
↪ 512K ILM/DLM
```

(continues on next page)

(continued from previous page)

```
# For Nuclei SDK < 0.7.0
sed -i "s/64K/512K/g" $NUCLEI_SDK_ROOT/SoC/evalsoc/Board/nuclei_fpga_eval/Source/GCC/gcc_
↪evalsoc_ilm.ld
# For Nuclei SDK >= 0.7.0
sed -i 's/\([ID]LM_MEMORY_SIZE\).*\/\1 = 0x80000;/' $NUCLEI_SDK_ROOT/SoC/evalsoc/Board/
↪nuclei_fpga_eval/Source/GCC/evalsoc.memory
export SOC=evalsoc
```

2. Due to many of the examples could not be placed in 64K ILM and 64K DLM, and we are running using qemu, the ILM/DLM size in it are set to be 32MB, so we can change ilm/dlm to 512K/512K in the link script \$NUCLEI\_SDK\_ROOT/SoC/evalsoc/Board/nuclei\_fpga\_eval/Source/GCC/gcc\_evalsoc\_ilm.ld or \$NUCLEI\_SDK\_ROOT/SoC/evalsoc/Board/nuclei\_fpga\_eval/Source/GCC/evalsoc.memory

```
--- a/SoC/evalsoc/Board/nuclei_fpga_eval/Source/GCC/gcc_evalsoc_ilm.ld
+++ b/SoC/evalsoc/Board/nuclei_fpga_eval/Source/GCC/gcc_evalsoc_ilm.ld
@@ -30,8 +30,8 @@ __HEAP_SIZE = 2K;

MEMORY
{
-   ilm (rxa!w) : ORIGIN = 0x80000000, LENGTH = 64K
-   ram (wxa!r) : ORIGIN = 0x90000000, LENGTH = 64K
+   ilm (rxa!w) : ORIGIN = 0x80000000, LENGTH = 512K
+   ram (wxa!r) : ORIGIN = 0x90000000, LENGTH = 512K
}
```

3. Let us take cifar10 for example:

```
cd $NUCLEI_SDK_NMSIS/NN/Examples/RISCV/cifar10/
```

4. Run with RISCV DSP enabled and Vector enabled NMSIS-NN library for CORE nx900fd

```
# Clean project
make ARCH_EXT=v_xxldsp CORE=nx900fd clean
# Build project, enable ``v`` and ``xxldsp`` optimize
make ARCH_EXT=v_xxldsp CORE=nx900fd all
# Run application using qemu
make ARCH_EXT=v_xxldsp CORE=nx900fd run_qemu
```

5. Run with RISCV DSP disabled and Vector disabled NMSIS-NN library for CORE nx900fd

```
make ARCH_EXT= CORE=nx900fd clean
make ARCH_EXT= CORE=nx900fd all
make ARCH_EXT= CORE=nx900fd run_qemu
```

#### Note


- You can easily run this example in your hardware, if you have enough memory to run it, just modify the SOC to the one you are using in step 1.

## 4.3 NMSIS NN API

If you want to access doxygen generated NMSIS NN API, please click [NMSIS NN API Doxygen Documentation](#).

### 4.3.1 Convolutional Neural Network Example

#### *group* Convolutional Neural Network Example



#### Description:

Demonstrates a convolutional neural network (CNN) example with the use of convolution, ReLU activation, pooling and fully-connected functions.

#### Model definition:

The CNN used in this example is based on CIFAR-10 example from Caffe [1]. The neural network consists of 3 convolution layers interspersed by ReLU activation and max pooling layers, followed by a fully-connected layer at the end. The input to the network is a 32x32 pixel color image, which will be classified into one of the 10 output classes. This example model implementation needs 32.3 KB to store weights, 40 KB for activations and 3.1 KB for storing the `im2col` data.

**Refer** `riscv_nnexamples_cifar10.c`

#### Variables Description:

- `conv1_wt`, `conv2_wt`, `conv3_wt` are convolution layer weight matrices
- `conv1_bias`, `conv2_bias`, `conv3_bias` are convolution layer bias arrays
- `ip1_wt`, `ip1_bias` point to fully-connected layer weights and biases
- `input_data` points to the input image data
- `output_data` points to the classification output
- `col_buffer` is a buffer to store the `im2col` output
- `scratch_buffer` is used to store the activation data (intermediate layer outputs)

#### NMSIS NN Software Library Functions Used:

- `riscv_convolve_HWC_q7_RGB()`
- `riscv_convolve_HWC_q7_fast()`

- `riscv_relu_q7()`
- `riscv_maxpool_q7_HWC()`
- `riscv_avepool_q7_HWC()`
- `riscv_fully_connected_q7_opt()`
- `riscv_fully_connected_q7()`

[1] <https://github.com/BVLC/caffe>

### 4.3.2 Gated Recurrent Unit Example

*group* **Gated Recurrent Unit Example**


**Refer** `riscv_nnexamples_gru.c`

**Description:**

Demonstrates a gated recurrent unit (GRU) example with the use of fully-connected, Tanh/Sigmoid activation functions.

**Model definition:**

GRU is a type of recurrent neural network (RNN). It contains two sigmoid gates and one hidden state.



The computation can be summarized as:

**Variables Description:**

- `update_gate_weights`, `reset_gate_weights`, `hidden_state_weights` are weights corresponding to update gate ( $W_z$ ), reset gate ( $W_r$ ), and hidden state ( $W_n$ ).
- `update_gate_bias`, `reset_gate_bias`, `hidden_state_bias` are layer bias arrays
- `test_input1`, `test_input2`, `test_history` are the inputs and initial history

The buffer is allocated as:

| reset | input | history | update | hidden\_state |

In this way, the concatenation is automatically done since (reset, input) and (input, history) are physically concatenated in memory.

The ordering of the weight matrix should be adjusted accordingly.

#### NMSIS NN Software Library Functions Used:

- riscv\_fully\_connected\_mat\_q7\_vec\_q15\_opt()
- riscv\_nn\_activations\_direct\_q15()
- riscv\_mult\_q15()
- riscv\_offset\_q15()
- riscv\_sub\_q15()
- riscv\_copy\_q15()

### 4.3.3 Public

#### Structure Types

enum **riscv\_nn\_activation\_type**

*Values:*

enumerator **RISCV\_SIGMOID**

enumerator **RISCV\_TANH**

enum **riscv\_nmsis\_nn\_status**

*Values:*

enumerator **RISCV\_NMSIS\_NN\_SUCCESS**

enumerator **RISCV\_NMSIS\_NN\_ARG\_ERROR**

enumerator **RISCV\_NMSIS\_NN\_NO\_IMPL\_ERROR**

enumerator **RISCV\_NMSIS\_NN\_FAILURE**

struct **nmsis\_nn\_tile**

struct **nmsis\_nn\_context**

struct **nmsis\_nn\_bias\_data**

struct **nmsis\_nn\_dims**

struct **nmsis\_nn\_lstm\_dims**

struct **nmsis\_nn\_per\_channel\_quant\_params**

struct **nmsis\_nn\_per\_tensor\_quant\_params**

struct **nmsis\_nn\_quant\_params**

struct **nmsis\_nn\_activation**

struct **nmsis\_nn\_conv\_params**

struct **nmsis\_nn\_transpose\_conv\_params**

struct **nmsis\_nn\_dw\_conv\_params**

struct **nmsis\_nn\_pool\_params**

struct **nmsis\_nn\_fc\_params**

struct **nmsis\_nn\_bmm\_params**

struct **nmsis\_nn\_transpose\_params**

struct **nmsis\_nn\_svdparams**

struct **nmsis\_nn\_softmax\_lut\_s16**

struct **nmsis\_nn\_scaling**

struct **nmsis\_nn\_lstm\_gate**

struct **nmsis\_nn\_lstm\_params**

struct **nmsis\_nn\_lstm\_context**

#### *group* **Structure Types**

Enums and Data Structures used in public API.



## Enums

enum **riscv\_nn\_activation\_type**

Enum for specifying activation function types

*Values:*

enumerator **RISCV\_SIGMOID**

Sigmoid activation function

enumerator **RISCV\_TANH**

Tanh activation function

enum **riscv\_nmsis\_nn\_status**

Function return codes

*Values:*

enumerator **RISCV\_NMSIS\_NN\_SUCCESS**

No error

enumerator **RISCV\_NMSIS\_NN\_ARG\_ERROR**

One or more arguments are incorrect

enumerator **RISCV\_NMSIS\_NN\_NO\_IMPL\_ERROR**

No implementation available

enumerator **RISCV\_NMSIS\_NN\_FAILURE**

Logical error

struct **nmsis\_nn\_tile**

*#include <riscv\_nn\_types.h>* NMSIS-NN object to contain the width and height of a tile

struct **nmsis\_nn\_context**

*#include <riscv\_nn\_types.h>* NMSIS-NN object used for the function context.

struct **nmsis\_nn\_bias\_data**

*#include <riscv\_nn\_types.h>* NMSIS-NN object used to hold bias data for int16 variants.

struct **nmsis\_nn\_dims**

*#include <riscv\_nn\_types.h>* NMSIS-NN object to contain the dimensions of the tensors

struct **nmsis\_nn\_lstm\_dims**

*#include <riscv\_nn\_types.h>* NMSIS-NN object to contain LSTM specific input parameters related to dimensions

```
struct nmsis_nn_per_channel_quant_params
    #include <riscv_nn_types.h> NMSIS-NN object for the per-channel quantization parameters

struct nmsis_nn_per_tensor_quant_params
    #include <riscv_nn_types.h> NMSIS-NN object for the per-tensor quantization parameters

struct nmsis_nn_quant_params
    #include <riscv_nn_types.h> NMSIS-NN object for quantization parameters. This struct supports both
    per-tensor and per-channels requantization and is recommended for new operators.

struct nmsis_nn_activation
    #include <riscv_nn_types.h> NMSIS-NN object for the quantized Relu activation

struct nmsis_nn_conv_params
    #include <riscv_nn_types.h> NMSIS-NN object for the convolution layer parameters

struct nmsis_nn_transpose_conv_params
    #include <riscv_nn_types.h> NMSIS-NN object for the transpose convolution layer parameters

struct nmsis_nn_dw_conv_params
    #include <riscv_nn_types.h> NMSIS-NN object for the depthwise convolution layer parameters

struct nmsis_nn_pool_params
    #include <riscv_nn_types.h> NMSIS-NN object for pooling layer parameters

struct nmsis_nn_fc_params
    #include <riscv_nn_types.h> NMSIS-NN object for Fully Connected layer parameters

struct nmsis_nn_bmm_params
    #include <riscv_nn_types.h> NMSIS-NN object for Batch Matmul layer parameters

struct nmsis_nn_transpose_params
    #include <riscv_nn_types.h> NMSIS-NN object for Transpose layer parameters

struct nmsis_nn_svd_params
    #include <riscv_nn_types.h> NMSIS-NN object for SVDF layer parameters

struct nmsis_nn_softmax_lut_s16
    #include <riscv_nn_types.h> NMSIS-NN object for Softmax s16 layer parameters

struct nmsis_nn_scaling
    #include <riscv_nn_types.h> NMSIS-NN object for quantization parameters

struct nmsis_nn_lstm_gate
    #include <riscv_nn_types.h> NMSIS-NN object for LSTM gate parameters
```

```

struct nmsis_nn_lstm_params
    #include <riscv_nn_types.h> NMSIS-NN object for LSTM parameters

struct nmsis_nn_lstm_context
    #include <riscv_nn_types.h> NMSIS-NN object for LSTM scratch buffers

```

## Activation Functions

```

riscv_nmsis_nn_status (page 1145) riscv_nn_activation_s16(const int16_t *input, int16_t *output, const
    int32_t size, const int32_t left_shift, const
    riscv_nn_activation_type (page 1145) type)

void riscv_nn_activations_direct_q15(q15_t (page 1131) *data, uint16_t size, uint16_t int_width,
    riscv_nn_activation_type (page 1145) type)

void riscv_nn_activations_direct_q7(q7_t (page 1131) *data, uint16_t size, uint16_t int_width,
    riscv_nn_activation_type (page 1145) type)

void riscv_relu6_s8(int8_t *data, uint16_t size)

void riscv_relu_q15(int16_t *data, uint16_t size)

void riscv_relu_q7(int8_t *data, uint16_t size)

```

### group Activation Functions

Perform activation layers, including ReLU (Rectified Linear Unit), sigmoid and tanh

## Functions

```

riscv_nmsis_nn_status (page 1145) riscv_nn_activation_s16(const int16_t *input, int16_t *output, const
    int32_t size, const int32_t left_shift, const
    riscv_nn_activation_type (page 1145) type)

s16 neural network activation function using direct table look-up

```

Supported framework: TensorFlow Lite for Microcontrollers. This activation function must be bit precise congruent with the corresponding TFLM tanh and sigmoid activation functions

### Parameters

- **input** – [in] pointer to input data
- **output** – [out] pointer to output
- **size** – [in] number of elements
- **left\_shift** – [in] bit-width of the integer part, assumed to be smaller than 3.
- **type** – [in] type of activation functions

### Returns

The function returns RISC\_V\_NMSIS\_NN\_SUCCESS

void **riscv\_nn\_activations\_direct\_q15**(*q15\_t* (page 1131) \*data, uint16\_t size, uint16\_t int\_width, *riscv\_nn\_activation\_type* (page 1145) type)

neural network activation function using direct table look-up

Q15 neural network activation function using direct table look-up.

**Note**

Refer header file for details.

void **riscv\_nn\_activations\_direct\_q7**(*q7\_t* (page 1131) \*data, uint16\_t size, uint16\_t int\_width, *riscv\_nn\_activation\_type* (page 1145) type)

Q7 neural network activation function using direct table look-up.

This is the direct table look-up approach.

Assume here the integer part of the fixed-point is  $\leq 3$ . More than 3 just not making much sense, makes no difference with saturation followed by any of these activation functions.

**Parameters**

- **data** – [inout] pointer to input
- **size** – [in] number of elements
- **int\_width** – [in] bit-width of the integer part, assume to be smaller than 3
- **type** – [in] type of activation functions

void **riscv\_relu6\_s8**(int8\_t \*data, uint16\_t size)

s8 ReLU6 function

**Parameters**

- **data** – [inout] pointer to input
- **size** – [in] number of elements

void **riscv\_relu\_q15**(int16\_t \*data, uint16\_t size)

Q15 RELU function.

**Parameters**

- **data** – [inout] pointer to input
- **size** – [in] number of elements

void **riscv\_relu\_q7**(int8\_t \*data, uint16\_t size)

Q7 RELU function.

**Parameters**

- **data** – [inout] pointer to input
- **size** – [in] number of elements

## Elementwise Functions

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_elementwise\_add\_s16**(const int16\_t \*input\_1\_vect, const int16\_t \*input\_2\_vect, const int32\_t input\_1\_offset, const int32\_t input\_1\_mult, const int32\_t input\_1\_shift, const int32\_t input\_2\_offset, const int32\_t input\_2\_mult, const int32\_t input\_2\_shift, const int32\_t left\_shift, int16\_t \*output, const int32\_t out\_offset, const int32\_t out\_mult, const int32\_t out\_shift, const int32\_t out\_activation\_min, const int32\_t out\_activation\_max, const int32\_t block\_size)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_elementwise\_add\_s8**(const int8\_t \*input\_1\_vect, const int8\_t \*input\_2\_vect, const int32\_t input\_1\_offset, const int32\_t input\_1\_mult, const int32\_t input\_1\_shift, const int32\_t input\_2\_offset, const int32\_t input\_2\_mult, const int32\_t input\_2\_shift, const int32\_t left\_shift, int8\_t \*output, const int32\_t out\_offset, const int32\_t out\_mult, const int32\_t out\_shift, const int32\_t out\_activation\_min, const int32\_t out\_activation\_max, const int32\_t block\_size)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_elementwise\_mul\_acc\_s16**(const int16\_t \*input\_1\_vect, const int16\_t \*input\_2\_vect, const int32\_t input\_1\_offset, const int32\_t input\_2\_offset, int16\_t \*output, const int32\_t out\_offset, const int32\_t out\_mult, const int32\_t out\_shift, const int32\_t out\_activation\_min, const int32\_t out\_activation\_max, const int32\_t block\_size)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_elementwise\_mul\_s16**(const int16\_t \*input\_1\_vect, const int16\_t \*input\_2\_vect, const int32\_t input\_1\_offset, const int32\_t input\_2\_offset, int16\_t \*output, const int32\_t out\_offset, const int32\_t out\_mult, const int32\_t out\_shift, const int32\_t out\_activation\_min, const int32\_t out\_activation\_max, const int32\_t block\_size)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_elementwise\_mul\_s16\_batch\_offset**(const int16\_t \*input\_1\_vect, const int16\_t \*input\_2\_vect, int16\_t \*output, const int32\_t out\_offset, const int32\_t out\_mult, const int32\_t out\_shift, const int32\_t block\_size, const int32\_t batch\_size, const int32\_t batch\_offset)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_elementwise\_mul\_s8**(const int8\_t \*input\_1\_vect, const int8\_t \*input\_2\_vect, const int32\_t input\_1\_offset, const int32\_t input\_2\_offset, int8\_t \*output, const int32\_t out\_offset, const int32\_t out\_mult, const int32\_t out\_shift, const int32\_t out\_activation\_min, const int32\_t out\_activation\_max, const int32\_t block\_size)

### group **Elementwise Functions**

Elementwise add and multiplication functions.

### Functions

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_elementwise\_add\_s16**(const int16\_t \*input\_1\_vect, const int16\_t \*input\_2\_vect, const int32\_t input\_1\_offset, const int32\_t input\_1\_mult, const int32\_t input\_1\_shift, const int32\_t input\_2\_offset, const int32\_t input\_2\_mult, const int32\_t input\_2\_shift, const int32\_t left\_shift, int16\_t \*output, const int32\_t out\_offset, const int32\_t out\_mult, const int32\_t out\_shift, const int32\_t out\_activation\_min, const int32\_t out\_activation\_max, const int32\_t block\_size)

s16 elementwise add of two vectors

#### Parameters

- **input\_1\_vect** – [in] pointer to input vector 1
- **input\_2\_vect** – [in] pointer to input vector 2
- **input\_1\_offset** – [in] offset for input 1. Not used.
- **input\_1\_mult** – [in] multiplier for input 1
- **input\_1\_shift** – [in] shift for input 1
- **input\_2\_offset** – [in] offset for input 2. Not used.
- **input\_2\_mult** – [in] multiplier for input 2
- **input\_2\_shift** – [in] shift for input 2
- **left\_shift** – [in] input left shift
- **output** – [inout] pointer to output vector
- **out\_offset** – [in] output offset. Not used.
- **out\_mult** – [in] output multiplier
- **out\_shift** – [in] output shift
- **out\_activation\_min** – [in] minimum value to clamp output to. Min: -32768
- **out\_activation\_max** – [in] maximum value to clamp output to. Max: 32767

- **block\_size** – [in] number of samples

#### Returns

The function returns RISC\_V\_NMSIS\_NN\_SUCCESS

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_elementwise\_add\_s8**(const int8\_t \*input\_1\_vect, const int8\_t \*input\_2\_vect, const int32\_t input\_1\_offset, const int32\_t input\_1\_mult, const int32\_t input\_1\_shift, const int32\_t input\_2\_offset, const int32\_t input\_2\_mult, const int32\_t input\_2\_shift, const int32\_t left\_shift, int8\_t \*output, const int32\_t out\_offset, const int32\_t out\_mult, const int32\_t out\_shift, const int32\_t out\_activation\_min, const int32\_t out\_activation\_max, const int32\_t block\_size)

s8 elementwise add of two vectors

#### Parameters

- **input\_1\_vect** – [in] pointer to input vector 1
- **input\_2\_vect** – [in] pointer to input vector 2
- **input\_1\_offset** – [in] offset for input 1. Range: -127 to 128
- **input\_1\_mult** – [in] multiplier for input 1
- **input\_1\_shift** – [in] shift for input 1
- **input\_2\_offset** – [in] offset for input 2. Range: -127 to 128
- **input\_2\_mult** – [in] multiplier for input 2
- **input\_2\_shift** – [in] shift for input 2
- **left\_shift** – [in] input left shift
- **output** – [inout] pointer to output vector
- **out\_offset** – [in] output offset. Range: -128 to 127
- **out\_mult** – [in] output multiplier
- **out\_shift** – [in] output shift
- **out\_activation\_min** – [in] minimum value to clamp output to. Min: -128
- **out\_activation\_max** – [in] maximum value to clamp output to. Max: 127
- **block\_size** – [in] number of samples

#### Returns

The function returns RISC\_V\_NMSIS\_NN\_SUCCESS

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_elementwise\_mul\_acc\_s16**(const int16\_t \*input\_1\_vect, const int16\_t \*input\_2\_vect, const int32\_t input\_1\_offset, const int32\_t input\_2\_offset, int16\_t \*output, const int32\_t out\_offset, const int32\_t out\_mult, const int32\_t out\_shift, const int32\_t out\_activation\_min, const int32\_t out\_activation\_max, const int32\_t block\_size)

s16 element wise accumulative multiplication of two vectors

s16 elementwise multiplication. The result of the multiplication is accumulated to the passed result buffer.

#### Note

Refer header file for details.

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_elementwise\_mul\_s16**(const int16\_t \*input\_1\_vect, const int16\_t \*input\_2\_vect, const int32\_t input\_1\_offset, const int32\_t input\_2\_offset, int16\_t \*output, const int32\_t out\_offset, const int32\_t out\_mult, const int32\_t out\_shift, const int32\_t out\_activation\_min, const int32\_t out\_activation\_max, const int32\_t block\_size)

s16 element wise multiplication of two vectors

s16 elementwise multiplication

#### Note

Refer header file for details.

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_elementwise\_mul\_s16\_batch\_offset**(const int16\_t \*input\_1\_vect, const int16\_t \*input\_2\_vect, int16\_t \*output, const int32\_t out\_offset, const int32\_t out\_mult, const int32\_t out\_shift, const int32\_t block\_size, const int32\_t batch\_size, const int32\_t batch\_offset)

s16 element wise multiplication of batches of two vectors

s16 elementwise multiplication with s16 output

#### Note



Refer header file for details.

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_elementwise\_mul\_s8**(const int8\_t \*input\_1\_vect, const int8\_t \*input\_2\_vect, const int32\_t input\_1\_offset, const int32\_t input\_2\_offset, int8\_t \*output, const int32\_t out\_offset, const int32\_t out\_mult, const int32\_t out\_shift, const int32\_t out\_activation\_min, const int32\_t out\_activation\_max, const int32\_t block\_size)

s8 elementwise multiplication

Supported framework: TensorFlow Lite micro

#### Parameters

- **input\_1\_vect** – [in] pointer to input vector 1
- **input\_2\_vect** – [in] pointer to input vector 2
- **input\_1\_offset** – [in] offset for input 1. Range: -127 to 128
- **input\_2\_offset** – [in] offset for input 2. Range: -127 to 128
- **output** – [inout] pointer to output vector
- **out\_offset** – [in] output offset. Range: -128 to 127
- **out\_mult** – [in] output multiplier
- **out\_shift** – [in] output shift
- **out\_activation\_min** – [in] minimum value to clamp output to. Min: -128
- **out\_activation\_max** – [in] maximum value to clamp output to. Max: 127
- **block\_size** – [in] number of samples

#### Returns

The function returns RISC\_V\_NMSIS\_NN\_SUCCESS

### MinimumMaximum

#### Warning

doxygengroup: Cannot find group “MinimumMaximum” in doxygen xml output for project “nmsis\_nn” from directory: ../build/html/doxygen/nn/xml

#### Warning

doxygengroup: Cannot find group “MinimumMaximum” in doxygen xml output for project “nmsis\_nn” from directory: ../build/html/doxygen/nn/xml

## Concatenation Functions

```
void riscv_concatenation_s8_w(const int8_t *input, const uint16_t input_x, const uint16_t input_y, const
    uint16_t input_z, const uint16_t input_w, int8_t *output, const uint32_t
    offset_w)
```

```
void riscv_concatenation_s8_x(const int8_t *input, const uint16_t input_x, const uint16_t input_y, const
    uint16_t input_z, const uint16_t input_w, int8_t *output, const uint16_t
    output_x, const uint32_t offset_x)
```

```
void riscv_concatenation_s8_y(const int8_t *input, const uint16_t input_x, const uint16_t input_y, const
    uint16_t input_z, const uint16_t input_w, int8_t *output, const uint16_t
    output_y, const uint32_t offset_y)
```

```
void riscv_concatenation_s8_z(const int8_t *input, const uint16_t input_x, const uint16_t input_y, const
    uint16_t input_z, const uint16_t input_w, int8_t *output, const uint16_t
    output_z, const uint32_t offset_z)
```

### group Concatenation Functions

#### Functions

```
void riscv_concatenation_s8_w(const int8_t *input, const uint16_t input_x, const uint16_t input_y, const
    uint16_t input_z, const uint16_t input_w, int8_t *output, const uint32_t
    offset_w)
```

int8/uint8 concatenation function to be used for concatenating N-tensors along the W axis (Batch size) This function should be called for each input tensor to concatenate. The argument offset\_w will be used to store the input tensor in the correct position in the output tensor

i.e. offset\_w = 0 for(i = 0 i < num\_input\_tensors; ++i) { riscv\_concatenation\_s8\_w(&input[i], ..., &output, ..., ..., offset\_w) offset\_w += input\_w[i] }

This function assumes that the output tensor has:

- The same width of the input tensor
- The same height of the input tensor
- The same number o channels of the input tensor

Unless specified otherwise, arguments are mandatory.

#### Note

This function, data layout independent, can be used to concatenate either int8 or uint8 tensors because it does not involve any arithmetic operation

#### Parameters

- **input** – [in] Pointer to input tensor
- **input\_x** – [in] Width of input tensor
- **input\_y** – [in] Height of input tensor
- **input\_z** – [in] Channels in input tensor

- **input\_w** – [in] Batch size in input tensor
- **output** – [out] Pointer to output tensor. Expected to be at least  $\text{input\_x} * \text{input\_y} * \text{input\_z} * \text{input\_w}$  bytes.
- **offset\_w** – [in] The offset on the W axis to start concatenating the input tensor It is user responsibility to provide the correct value

```
void riscv_concatenation_s8_x(const int8_t *input, const uint16_t input_x, const uint16_t input_y, const
                             uint16_t input_z, const uint16_t input_w, int8_t *output, const uint16_t
                             output_x, const uint32_t offset_x)
```

int8/uint8 concatenation function to be used for concatenating N-tensors along the X axis This function should be called for each input tensor to concatenate. The argument `offset_x` will be used to store the input tensor in the correct position in the output tensor

i.e. `offset_x = 0` for `(i = 0 i < num_input_tensors; ++i) { riscv_concatenation_s8_x(&input[i], ..., &output, ..., ..., offset_x) offset_x += input_x[i] }`

This function assumes that the output tensor has:

- The same height of the input tensor
- The same number of channels of the input tensor
- The same batch size of the input tensor

Unless specified otherwise, arguments are mandatory.

**Input constraints** `offset_x` is less than `output_x`

#### Note

This function, data layout independent, can be used to concatenate either int8 or uint8 tensors because it does not involve any arithmetic operation

#### Parameters

- **input** – [in] Pointer to input tensor. Input tensor must not overlap with the output tensor.
- **input\_x** – [in] Width of input tensor
- **input\_y** – [in] Height of input tensor
- **input\_z** – [in] Channels in input tensor
- **input\_w** – [in] Batch size in input tensor
- **output** – [out] Pointer to output tensor. Expected to be at least  $(\text{input\_x} * \text{input\_y} * \text{input\_z} * \text{input\_w}) + \text{offset\_x}$  bytes.
- **output\_x** – [in] Width of output tensor
- **offset\_x** – [in] The offset (in number of elements) on the X axis to start concatenating the input tensor It is user responsibility to provide the correct value

```
void riscv_concatenation_s8_y(const int8_t *input, const uint16_t input_x, const uint16_t input_y, const
                             uint16_t input_z, const uint16_t input_w, int8_t *output, const uint16_t
                             output_y, const uint32_t offset_y)
```

int8/uint8 concatenation function to be used for concatenating N-tensors along the Y axis This function should be called for each input tensor to concatenate. The argument `offset_y` will be used to store the input tensor in the correct position in the output tensor

i.e. `offset_y = 0` for(`i = 0` `i < num_input_tensors`; `++i`) { `riscv_concatenation_s8_y(&input[i], ..., &output, ..., ..., offset_y)` `offset_y += input_y[i]` }

This function assumes that the output tensor has:

- The same width of the input tensor
- The same number of channels of the input tensor
- The same batch size of the input tensor

Unless specified otherwise, arguments are mandatory.

**Input constraints** `offset_y` is less than `output_y`

#### Note

This function, data layout independent, can be used to concatenate either `int8` or `uint8` tensors because it does not involve any arithmetic operation

#### Parameters

- **input** – [in] Pointer to input tensor. Input tensor must not overlap with the output tensor.
- **input\_x** – [in] Width of input tensor
- **input\_y** – [in] Height of input tensor
- **input\_z** – [in] Channels in input tensor
- **input\_w** – [in] Batch size in input tensor
- **output** – [out] Pointer to output tensor. Expected to be at least  $(\text{input\_z} * \text{input\_w} * \text{input\_x} * \text{input\_y}) + \text{offset\_y}$  bytes.
- **output\_y** – [in] Height of output tensor
- **offset\_y** – [in] The offset on the Y axis to start concatenating the input tensor It is user responsibility to provide the correct value

```
void riscv_concatenation_s8_z(const int8_t *input, const uint16_t input_x, const uint16_t input_y, const
                             uint16_t input_z, const uint16_t input_w, int8_t *output, const uint16_t
                             output_z, const uint32_t offset_z)
```

`int8/uint8` concatenation function to be used for concatenating N-tensors along the Z axis This function should be called for each input tensor to concatenate. The argument `offset_z` will be used to store the input tensor in the correct position in the output tensor

i.e. `offset_z = 0` for(`i = 0` `i < num_input_tensors`; `++i`) { `riscv_concatenation_s8_z(&input[i], ..., &output, ..., ..., offset_z)` `offset_z += input_z[i]` }

This function assumes that the output tensor has:

- The same width of the input tensor
- The same height of the input tensor
- The same batch size of the input tensor

Unless specified otherwise, arguments are mandatory.

**Input constraints** `offset_z` is less than `output_z`

**Note**

This function, data layout independent, can be used to concatenate either int8 or uint8 tensors because it does not involve any arithmetic operation

**Parameters**

- **input** – [in] Pointer to input tensor. Input tensor must not overlap with output tensor.
- **input\_x** – [in] Width of input tensor
- **input\_y** – [in] Height of input tensor
- **input\_z** – [in] Channels in input tensor
- **input\_w** – [in] Batch size in input tensor
- **output** – [out] Pointer to output tensor. Expected to be at least  $(\text{input\_x} * \text{input\_y} * \text{input\_z} * \text{input\_w}) + \text{offset\_z}$  bytes.
- **output\_z** – [in] Channels in output tensor
- **offset\_z** – [in] The offset on the Z axis to start concatenating the input tensor. It is user responsibility to provide the correct value

**Convolution Functions****GetBufferSizeNNConv**

```
int32_t riscv_convolve_s16_get_buffer_size(const nmsis_nn_dims (page 1146) *input_dims, const
                                           nmsis_nn_dims (page 1146) *filter_dims)
```

```
int32_t riscv_convolve_wrapper_s16_get_buffer_size(const nmsis_nn_conv_params (page 1146)
                                                    *conv_params, const nmsis_nn_dims (page 1146)
                                                    *input_dims, const nmsis_nn_dims (page 1146)
                                                    *filter_dims, const nmsis_nn_dims (page 1146)
                                                    *output_dims)
```

```
int32_t riscv_convolve_wrapper_s16_get_buffer_size_dsp(const nmsis_nn_conv_params (page 1146)
                                                         *conv_params, const nmsis_nn_dims
                                                         (page 1146) *input_dims, const nmsis_nn_dims
                                                         (page 1146) *filter_dims, const nmsis_nn_dims
                                                         (page 1146) *output_dims)
```

```
int32_t riscv_convolve_s4_get_buffer_size(const nmsis_nn_dims (page 1146) *input_dims, const
                                           nmsis_nn_dims (page 1146) *filter_dims)
```

```
int32_t riscv_convolve_1_x_n_s4_get_buffer_size(const nmsis_nn_conv_params (page 1146)
                                                  *conv_params, const nmsis_nn_dims (page 1146)
                                                  *input_dims, const nmsis_nn_dims (page 1146)
                                                  *filter_dims, const nmsis_nn_dims (page 1146)
                                                  *output_dims)
```

```
int32_t riscv_convolve_1x1_s4_fast_get_buffer_size(const nmsis_nn_dims (page 1146) *input_dims)
```

```
int32_t riscv_convolve_wrapper_s4_get_buffer_size(const nmsis_nn_conv_params (page 1146)
                                                *conv_params, const nmsis_nn_dims (page 1146)
                                                *input_dims, const nmsis_nn_dims (page 1146)
                                                *filter_dims, const nmsis_nn_dims (page 1146)
                                                *output_dims)
```

```
int32_t riscv_convolve_wrapper_s4_get_buffer_size_dsp(const nmsis_nn_conv_params (page 1146)
                                                      *conv_params, const nmsis_nn_dims
                                                      (page 1146) *input_dims, const nmsis_nn_dims
                                                      (page 1146) *filter_dims, const nmsis_nn_dims
                                                      (page 1146) *output_dims)
```

```
__STATIC_INLINE int32_t riscv_convolve_1x1_s8_fast_get_buffer_size_dsp (const nmsis_nn_dims *input_dims,
```

```
int32_t riscv_convolve_s8_get_buffer_size(const nmsis_nn_dims (page 1146) *input_dims, const
                                           nmsis_nn_dims (page 1146) *filter_dims)
```

```
int32_t riscv_convolve_1_x_n_s8_get_buffer_size(const nmsis_nn_conv_params (page 1146)
                                                  *conv_params, const nmsis_nn_dims (page 1146)
                                                  *input_dims, const nmsis_nn_dims (page 1146)
                                                  *filter_dims, const nmsis_nn_dims (page 1146)
                                                  *output_dims)
```

```
int32_t riscv_convolve_1x1_s8_fast_get_buffer_size(const nmsis_nn_dims (page 1146) *input_dims)
```

```
int32_t riscv_convolve_wrapper_s8_get_buffer_size(const nmsis_nn_conv_params (page 1146)
                                                    *conv_params, const nmsis_nn_dims (page 1146)
                                                    *input_dims, const nmsis_nn_dims (page 1146)
                                                    *filter_dims, const nmsis_nn_dims (page 1146)
                                                    *output_dims)
```

```
int32_t riscv_convolve_wrapper_s8_get_buffer_size_dsp(const nmsis_nn_conv_params (page 1146)
                                                        *conv_params, const nmsis_nn_dims
                                                        (page 1146) *input_dims, const nmsis_nn_dims
                                                        (page 1146) *filter_dims, const nmsis_nn_dims
                                                        (page 1146) *output_dims)
```

```
__STATIC_INLINE int32_t riscv_depthwise_conv_fast_s16_get_buffer_size_dsp (const nmsis_nn_dims *input_d,
const nmsis_nn_dims *filter_dims)
```

```
int32_t riscv_depthwise_conv_fast_s16_get_buffer_size(const nmsis_nn_dims (page 1146) *input_dims,
                                                         const nmsis_nn_dims (page 1146) *filter_dims)
```

```
int32_t riscv_depthwise_conv_wrapper_s16_get_buffer_size(const nmsis_nn_dw_conv_params
                                                         (page 1146) *dw_conv_params, const
                                                         nmsis_nn_dims (page 1146) *input_dims,
                                                         const nmsis_nn_dims (page 1146)
                                                         *filter_dims, const nmsis_nn_dims
                                                         (page 1146) *output_dims)
```

```
int32_t riscv_depthwise_conv_wrapper_s16_get_buffer_size_dsp(const nmsis_nn_dw_conv_params
    (page 1146) *dw_conv_params, const
    nmsis_nn_dims (page 1146)
    *input_dims, const nmsis_nn_dims
    (page 1146) *filter_dims, const
    nmsis_nn_dims (page 1146)
    *output_dims)
```

```
int32_t riscv_depthwise_conv_s4_opt_get_buffer_size(const nmsis_nn_dims (page 1146) *input_dims,
    const nmsis_nn_dims (page 1146) *filter_dims)
```

```
int32_t riscv_depthwise_conv_wrapper_s4_get_buffer_size(const nmsis_nn_dw_conv_params (page 1146)
    *dw_conv_params, const nmsis_nn_dims
    (page 1146) *input_dims, const
    nmsis_nn_dims (page 1146) *filter_dims,
    const nmsis_nn_dims (page 1146)
    *output_dims)
```

```
int32_t riscv_depthwise_conv_wrapper_s4_get_buffer_size_dsp(const nmsis_nn_dw_conv_params
    (page 1146) *dw_conv_params, const
    nmsis_nn_dims (page 1146)
    *input_dims, const nmsis_nn_dims
    (page 1146) *filter_dims, const
    nmsis_nn_dims (page 1146)
    *output_dims)
```

```
int32_t riscv_depthwise_conv_s8_opt_get_buffer_size_dsp(const nmsis_nn_dims (page 1146)
    *input_dims, const nmsis_nn_dims
    (page 1146) *filter_dims)
```

```
int32_t riscv_depthwise_conv_s8_opt_get_buffer_size(const nmsis_nn_dims (page 1146) *input_dims,
    const nmsis_nn_dims (page 1146) *filter_dims)
```

```
int32_t riscv_depthwise_conv_wrapper_s8_get_buffer_size(const nmsis_nn_dw_conv_params (page 1146)
    *dw_conv_params, const nmsis_nn_dims
    (page 1146) *input_dims, const
    nmsis_nn_dims (page 1146) *filter_dims,
    const nmsis_nn_dims (page 1146)
    *output_dims)
```

```
int32_t riscv_depthwise_conv_wrapper_s8_get_buffer_size_dsp(const nmsis_nn_dw_conv_params
    (page 1146) *dw_conv_params, const
    nmsis_nn_dims (page 1146)
    *input_dims, const nmsis_nn_dims
    (page 1146) *filter_dims, const
    nmsis_nn_dims (page 1146)
    *output_dims)
```

```
int32_t riscv_transpose_conv_s8_get_buffer_size(const nmsis_nn_transpose_conv_params (page 1146)
    *transpose_conv_params, const nmsis_nn_dims
    (page 1146) *input_dims, const nmsis_nn_dims
    (page 1146) *filter_dims, const nmsis_nn_dims
    (page 1146) *out_dims)
```

int32\_t **riscv\_transpose\_conv\_s8\_get\_reverse\_conv\_buffer\_size**(const *nmsis\_nn\_transpose\_conv\_params* (page 1146) \*transpose\_conv\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims)

group **GetBufferSizeNNConv**

## Functions

int32\_t **riscv\_convolve\_s16\_get\_buffer\_size**(const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims)

Get the required buffer size for s16 convolution function.

### Parameters

- **input\_dims** – [in] Input (activation) tensor dimensions. Format: [N, H, W, C\_IN]
- **filter\_dims** – [in] Filter tensor dimensions. Format: [C\_OUT, HK, WK, C\_IN] where HK and WK are the spatial filter dimensions

### Returns

The function returns required buffer size(bytes)

int32\_t **riscv\_convolve\_wrapper\_s16\_get\_buffer\_size**(const *nmsis\_nn\_conv\_params* (page 1146) \*conv\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const *nmsis\_nn\_dims* (page 1146) \*output\_dims)

Get the required buffer size for riscv\_convolve\_wrapper\_s16.

### Parameters

- **conv\_params** – [in] Convolution parameters (e.g. strides, dilations, pads,...). conv\_params->input\_offset : Not used conv\_params->output\_offset : Not used
- **input\_dims** – [in] Input (activation) dimensions. Format: [N, H, W, C\_IN]
- **filter\_dims** – [in] Filter dimensions. Format: [C\_OUT, HK, WK, C\_IN] where HK and WK are the spatial filter dimensions
- **output\_dims** – [in] Output tensor dimensions. Format: [N, H, W, C\_OUT]

### Returns

The function returns required buffer size(bytes)

int32\_t **riscv\_convolve\_wrapper\_s16\_get\_buffer\_size\_dsp**(const *nmsis\_nn\_conv\_params* (page 1146) \*conv\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const *nmsis\_nn\_dims* (page 1146) \*output\_dims)

Get the required buffer size for riscv\_convolve\_wrapper\_s16 for processors with DSP extension. Refer to riscv\_convolve\_wrapper\_s16\_get\_buffer\_size() for function argument details.



**Note**

Intended for compilation on Host. If compiling for an Riscv target, use `riscv_convolve_wrapper_s16_get_buffer_size()`.

`int32_t riscv_convolve_s4_get_buffer_size(const nmsis_nn_dims (page 1146) *input_dims, const nmsis_nn_dims (page 1146) *filter_dims)`

Get the required buffer size for s4 convolution function.

**Parameters**

- **input\_dims** – [in] Input (activation) tensor dimensions. Format: [N, H, W, C\_IN]
- **filter\_dims** – [in] Filter tensor dimensions. Format: [C\_OUT, HK, WK, C\_IN] where HK and WK are the spatial filter dimensions

**Returns**

The function returns required buffer size(bytes)

`int32_t riscv_convolve_1x_n_s4_get_buffer_size(const nmsis_nn_conv_params (page 1146) *conv_params, const nmsis_nn_dims (page 1146) *input_dims, const nmsis_nn_dims (page 1146) *filter_dims, const nmsis_nn_dims (page 1146) *output_dims)`

Get the required additional buffer size for 1xn convolution.

**Parameters**

- **conv\_params** – [in] Convolution parameters (e.g. strides, dilations, pads,...). Range of `conv_params->input_offset` : [-127, 128] Range of `conv_params->output_offset` : [-128, 127]
- **input\_dims** – [in] Input (activation) tensor dimensions. Format: [N, H, W, C\_IN]
- **filter\_dims** – [in] Filter tensor dimensions. Format: [C\_OUT, 1, WK, C\_IN] where WK is the horizontal spatial filter dimension
- **output\_dims** – [in] Output tensor dimensions. Format: [N, H, W, C\_OUT]

**Returns**

The function returns required buffer size(bytes)

`int32_t riscv_convolve_1x1_s4_fast_get_buffer_size(const nmsis_nn_dims (page 1146) *input_dims)`

Get the required buffer size for `riscv_convolve_1x1_s4_fast`.

**Parameters**

**input\_dims** – [in] Input (activation) dimensions

**Returns**

The function returns the required buffer size in bytes

`int32_t riscv_convolve_wrapper_s4_get_buffer_size(const nmsis_nn_conv_params (page 1146) *conv_params, const nmsis_nn_dims (page 1146) *input_dims, const nmsis_nn_dims (page 1146) *filter_dims, const nmsis_nn_dims (page 1146) *output_dims)`

Get the required buffer size for `riscv_convolve_wrapper_s4`.

**Parameters**

- **conv\_params** – [in] Convolution parameters (e.g. strides, dilations, pads,...). Range of conv\_params->input\_offset : [-127, 128] Range of conv\_params->output\_offset : [-128, 127]
- **input\_dims** – [in] Input (activation) dimensions. Format: [N, H, W, C\_IN]
- **filter\_dims** – [in] Filter dimensions. Format: [C\_OUT, HK, WK, C\_IN] where HK and WK are the spatial filter dimensions
- **output\_dims** – [in] Output tensor dimensions. Format: [N, H, W, C\_OUT]

#### Returns

The function returns required buffer size(bytes)

```
int32_t riscv_convolve_wrapper_s4_get_buffer_size_dsp(const nmsis_nn_conv_params (page 1146)
                                                    *conv_params, const nmsis_nn_dims
                                                    (page 1146) *input_dims, const
                                                    nmsis_nn_dims (page 1146) *filter_dims,
                                                    const nmsis_nn_dims (page 1146)
                                                    *output_dims)
```

Get the required buffer size for riscv\_convolve\_wrapper\_s4 for processors with DSP extension. Refer to riscv\_convolve\_wrapper\_s4\_get\_buffer\_size() for function argument details.

#### Note

Intended for compilation on Host. If compiling for an Riscv target, use riscv\_convolve\_wrapper\_s4\_get\_buffer\_size().

```
__STATIC_INLINE int32_t riscv_convolve_1x1_s8_fast_get_buffer_size_dsp (const nmsis_nn_dims *input,
```

```
int32_t riscv_convolve_s8_get_buffer_size(const nmsis_nn_dims (page 1146) *input_dims, const
                                           nmsis_nn_dims (page 1146) *filter_dims)
```

Get the required buffer size for s8 convolution function.

#### Parameters

- **input\_dims** – [in] Input (activation) tensor dimensions. Format: [N, H, W, C\_IN]
- **filter\_dims** – [in] Filter tensor dimensions. Format: [C\_OUT, HK, WK, C\_IN] where HK and WK are the spatial filter dimensions

#### Returns

The function returns required buffer size(bytes)

```
int32_t riscv_convolve_1_x_n_s8_get_buffer_size(const nmsis_nn_conv_params (page 1146)
                                                *conv_params, const nmsis_nn_dims (page 1146)
                                                *input_dims, const nmsis_nn_dims (page 1146)
                                                *filter_dims, const nmsis_nn_dims (page 1146)
                                                *output_dims)
```

Get the required additional buffer size for 1xn convolution.

#### Parameters

- **conv\_params** – [in] Convolution parameters (e.g. strides, dilations, pads,...). Range of conv\_params->input\_offset : [-127, 128] Range of conv\_params->output\_offset : [-128, 127]
- **input\_dims** – [in] Input (activation) tensor dimensions. Format: [N, H, W, C\_IN]

- **filter\_dims** – [in] Filter tensor dimensions. Format: [C\_OUT, 1, WK, C\_IN] where WK is the horizontal spatial filter dimension
- **output\_dims** – [in] Output tensor dimensions. Format: [N, H, W, C\_OUT]

**Returns**

The function returns required buffer size(bytes)

```
int32_t riscv_convolve_1x1_s8_fast_get_buffer_size(const nmsis_nn_dims (page 1146)
                                                    *input_dims)
```

Get the required buffer size for riscv\_convolve\_1x1\_s8\_fast.

**Parameters**

**input\_dims** – [in] Input (activation) dimensions

**Returns**

The function returns the required buffer size in bytes

```
int32_t riscv_convolve_wrapper_s8_get_buffer_size(const nmsis_nn_conv_params (page 1146)
                                                    *conv_params, const nmsis_nn_dims
                                                    (page 1146) *input_dims, const nmsis_nn_dims
                                                    (page 1146) *filter_dims, const nmsis_nn_dims
                                                    (page 1146) *output_dims)
```

Get the required buffer size for riscv\_convolve\_wrapper\_s8.

**Parameters**

- **conv\_params** – [in] Convolution parameters (e.g. strides, dilations, pads,...). Range of conv\_params->input\_offset : [-127, 128] Range of conv\_params->output\_offset : [-128, 127]
- **input\_dims** – [in] Input (activation) dimensions. Format: [N, H, W, C\_IN]
- **filter\_dims** – [in] Filter dimensions. Format: [C\_OUT, HK, WK, C\_IN] where HK and WK are the spatial filter dimensions
- **output\_dims** – [in] Output tensor dimensions. Format: [N, H, W, C\_OUT]

**Returns**

The function returns required buffer size(bytes)

```
int32_t riscv_convolve_wrapper_s8_get_buffer_size_dsp(const nmsis_nn_conv_params (page 1146)
                                                       *conv_params, const nmsis_nn_dims
                                                       (page 1146) *input_dims, const
                                                       nmsis_nn_dims (page 1146) *filter_dims,
                                                       const nmsis_nn_dims (page 1146)
                                                       *output_dims)
```

Get the required buffer size for riscv\_convolve\_wrapper\_s8 for processors with DSP extension. Refer to riscv\_convolve\_wrapper\_s8\_get\_buffer\_size() for function argument details.

**Note**

Intended for compilation on Host. If compiling for an Riscv target, use riscv\_convolve\_wrapper\_s8\_get\_buffer\_size().

```
__STATIC_INLINE int32_t riscv_depthwise_conv_fast_s16_get_buffer_size_dsp (const nmsis_nn_dims *inp
const nmsis_nn_dims *filter_dims)
```

```
int32_t riscv_depthwise_conv_fast_s16_get_buffer_size(const nmsis_nn_dims (page 1146)
                                                    *input_dims, const nmsis_nn_dims
                                                    (page 1146) *filter_dims)
```

Get the required buffer size for optimized s16 depthwise convolution function with constraint that in\_channel equals out\_channel.

#### Parameters

- **input\_dims** – [in] Input (activation) tensor dimensions. Format: [1, H, W, C\_IN] Batch argument N is not used.
- **filter\_dims** – [in] Filter tensor dimensions. Format: [1, H, W, C\_OUT]

#### Returns

The function returns required buffer size in bytes

```
int32_t riscv_depthwise_conv_wrapper_s16_get_buffer_size(const nmsis_nn_dw_conv_params
                                                         (page 1146) *dw_conv_params, const
                                                         nmsis_nn_dims (page 1146)
                                                         *input_dims, const nmsis_nn_dims
                                                         (page 1146) *filter_dims, const
                                                         nmsis_nn_dims (page 1146)
                                                         *output_dims)
```

Get size of additional buffer required by riscv\_depthwise\_conv\_wrapper\_s16()

#### Parameters

- **dw\_conv\_params** – [in] Depthwise convolution parameters (e.g. strides, dilations, pads,...) Range of dw\_conv\_params->input\_offset : Not used Range of dw\_conv\_params->input\_offset : Not used
- **input\_dims** – [in] Input (activation) tensor dimensions. Format: [H, W, C\_IN] Batch argument N is not used and assumed to be 1.
- **filter\_dims** – [in] Filter tensor dimensions. Format: [1, H, W, C\_OUT]
- **output\_dims** – [in] Output tensor dimensions. Format: [1, H, W, C\_OUT]

#### Returns

Size of additional memory required for optimizations in bytes.

```
int32_t riscv_depthwise_conv_wrapper_s16_get_buffer_size_dsp(const
                                                             nmsis_nn_dw_conv_params
                                                             (page 1146) *dw_conv_params,
                                                             const nmsis_nn_dims (page 1146)
                                                             *input_dims, const
                                                             nmsis_nn_dims (page 1146)
                                                             *filter_dims, const
                                                             nmsis_nn_dims (page 1146)
                                                             *output_dims)
```

Get size of additional buffer required by riscv\_depthwise\_conv\_wrapper\_s16() for processors with DSP extension. Refer to riscv\_depthwise\_conv\_wrapper\_s16\_get\_buffer\_size() for function argument details.

#### Note

Intended for compilation on Host. If compiling for an Riscv target, use riscv\_depthwise\_conv\_wrapper\_s16\_get\_buffer\_size().

int32\_t **riscv\_depthwise\_conv\_s4\_opt\_get\_buffer\_size**(const *nmsis\_nn\_dims* (page 1146)  
   \*input\_dims, const *nmsis\_nn\_dims*  
   (page 1146) \*filter\_dims)

Get the required buffer size for optimized s4 depthwise convolution function with constraint that in\_channel equals out\_channel.

#### Parameters

- **input\_dims** – [in] Input (activation) tensor dimensions. Format: [1, H, W, C\_IN] Batch argument N is not used.
- **filter\_dims** – [in] Filter tensor dimensions. Format: [1, H, W, C\_OUT]

#### Returns

The function returns required buffer size in bytes

int32\_t **riscv\_depthwise\_conv\_wrapper\_s4\_get\_buffer\_size**(const *nmsis\_nn\_dw\_conv\_params*  
   (page 1146) \*dw\_conv\_params, const  
   *nmsis\_nn\_dims* (page 1146)  
   \*input\_dims, const *nmsis\_nn\_dims*  
   (page 1146) \*filter\_dims, const  
   *nmsis\_nn\_dims* (page 1146)  
   \*output\_dims)

Get size of additional buffer required by riscv\_depthwise\_conv\_wrapper\_s4()

#### Parameters

- **dw\_conv\_params** – [in] Depthwise convolution parameters (e.g. strides, dilations, pads,...) Range of dw\_conv\_params->input\_offset : [-127, 128] Range of dw\_conv\_params->input\_offset : [-128, 127]
- **input\_dims** – [in] Input (activation) tensor dimensions. Format: [H, W, C\_IN] Batch argument N is not used and assumed to be 1.
- **filter\_dims** – [in] Filter tensor dimensions. Format: [1, H, W, C\_OUT]
- **output\_dims** – [in] Output tensor dimensions. Format: [1, H, W, C\_OUT]

#### Returns

Size of additional memory required for optimizations in bytes.

int32\_t **riscv\_depthwise\_conv\_wrapper\_s4\_get\_buffer\_size\_dsp**(const *nmsis\_nn\_dw\_conv\_params*  
   (page 1146) \*dw\_conv\_params,  
   const *nmsis\_nn\_dims* (page 1146)  
   \*input\_dims, const *nmsis\_nn\_dims*  
   (page 1146) \*filter\_dims, const  
   *nmsis\_nn\_dims* (page 1146)  
   \*output\_dims)

Get size of additional buffer required by riscv\_depthwise\_conv\_wrapper\_s4() for processors with DSP extension. Refer to riscv\_depthwise\_conv\_wrapper\_s4\_get\_buffer\_size() for function argument details.

#### Note

Intended for compilation on Host. If compiling for an Riscv target, use riscv\_depthwise\_conv\_wrapper\_s4\_get\_buffer\_size().

int32\_t **riscv\_depthwise\_conv\_s8\_opt\_get\_buffer\_size\_dsp**(const *nmsis\_nn\_dims* (page 1146)  
   \*input\_dims, const *nmsis\_nn\_dims*  
   (page 1146) \*filter\_dims)

Get the required buffer size for optimized s8 depthwise convolution function with constraint that in\_channel equals out\_channel. This is for processors with DSP extension. Refer to riscv\_depthwise\_conv\_s8\_opt\_get\_buffer\_size() for function argument details.

#### Note

Intended for compilation on Host. If compiling for an Riscv target, use riscv\_depthwise\_conv\_s8\_opt\_get\_buffer\_size(). Note also this is a support function, so not recommended to call directly even on Host.

int32\_t **riscv\_depthwise\_conv\_s8\_opt\_get\_buffer\_size**(const *nmsis\_nn\_dims* (page 1146)  
\*input\_dims, const *nmsis\_nn\_dims*  
(page 1146) \*filter\_dims)

Get the required buffer size for optimized s8 depthwise convolution function with constraint that in\_channel equals out\_channel.

#### Parameters

- **input\_dims** – [in] Input (activation) tensor dimensions. Format: [1, H, W, C\_IN] Batch argument N is not used.
- **filter\_dims** – [in] Filter tensor dimensions. Format: [1, H, W, C\_OUT]

#### Returns

The function returns required buffer size in bytes

int32\_t **riscv\_depthwise\_conv\_wrapper\_s8\_get\_buffer\_size**(const *nmsis\_nn\_dw\_conv\_params*  
(page 1146) \*dw\_conv\_params, const  
*nmsis\_nn\_dims* (page 1146)  
\*input\_dims, const *nmsis\_nn\_dims*  
(page 1146) \*filter\_dims, const  
*nmsis\_nn\_dims* (page 1146)  
\*output\_dims)

Get size of additional buffer required by riscv\_depthwise\_conv\_wrapper\_s8()

#### Parameters

- **dw\_conv\_params** – [in] Depthwise convolution parameters (e.g. strides, dilations, pads,...) Range of dw\_conv\_params->input\_offset : [-127, 128] Range of dw\_conv\_params->input\_offset : [-128, 127]
- **input\_dims** – [in] Input (activation) tensor dimensions. Format: [H, W, C\_IN] Batch argument N is not used and assumed to be 1.
- **filter\_dims** – [in] Filter tensor dimensions. Format: [1, H, W, C\_OUT]
- **output\_dims** – [in] Output tensor dimensions. Format: [1, H, W, C\_OUT]

#### Returns

Size of additional memory required for optimizations in bytes.

int32\_t **riscv\_depthwise\_conv\_wrapper\_s8\_get\_buffer\_size\_dsp**(const *nmsis\_nn\_dw\_conv\_params*  
(page 1146) \*dw\_conv\_params,  
const *nmsis\_nn\_dims* (page 1146)  
\*input\_dims, const *nmsis\_nn\_dims*  
(page 1146) \*filter\_dims, const  
*nmsis\_nn\_dims* (page 1146)  
\*output\_dims)

Get size of additional buffer required by `riscv_depthwise_conv_wrapper_s8()` for processors with DSP extension. Refer to `riscv_depthwise_conv_wrapper_s8_get_buffer_size()` for function argument details.

#### Note

Intended for compilation on Host. If compiling for an Riscv target, use `riscv_depthwise_conv_wrapper_s8_get_buffer_size()`.

```
int32_t riscv_transpose_conv_s8_get_buffer_size(const nmsis_nn_transpose_conv_params
                                                (page 1146) *transpose_conv_params, const
                                                nmsis_nn_dims (page 1146) *input_dims, const
                                                nmsis_nn_dims (page 1146) *filter_dims, const
                                                nmsis_nn_dims (page 1146) *out_dims)
```

Get the required buffer size for ctx in s8 transpose conv function.

#### Parameters

- **transposed\_conv\_params** – [in] Transposed convolution parameters
- **input\_dims** – [in] Input (activation) tensor dimensions. Format: [N, H, W, C\_IN]
- **filter\_dims** – [in] Filter tensor dimensions. Format: [C\_OUT, HK, WK, C\_IN] where HK and WK are the spatial filter dimensions
- **out\_dims** – [in] Output tensor dimensions. Format: [N, H, W, C\_OUT]

#### Returns

The function returns required buffer size(bytes)

```
int32_t riscv_transpose_conv_s8_get_reverse_conv_buffer_size(const nm-
                                                             sis_nn_transpose_conv_params
                                                             (page 1146)
                                                             *transpose_conv_params, const
                                                             nmsis_nn_dims (page 1146)
                                                             *input_dims, const
                                                             nmsis_nn_dims (page 1146)
                                                             *filter_dims)
```

Get the required buffer size for output\_ctx in s8 transpose conv function.

#### Parameters

- **transposed\_conv\_params** – [in] Transposed convolution parameters
- **input\_dims** – [in] Input (activation) tensor dimensions. Format: [N, H, W, C\_IN]
- **filter\_dims** – [in] Filter tensor dimensions. Format: [C\_OUT, HK, WK, C\_IN] where HK and WK are the spatial filter dimensions

#### Returns

The function returns required buffer size(bytes)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_convolve\_1\_x\_n\_s4**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_conv\_params* (page 1146) \*conv\_params, const *nmsis\_nn\_per\_channel\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int8\_t \*input\_data, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const int8\_t \*filter\_data, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const int32\_t \*bias\_data, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int8\_t \*output\_data)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_convolve\_1\_x\_n\_s8**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_conv\_params* (page 1146) \*conv\_params, const *nmsis\_nn\_per\_channel\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int8\_t \*input\_data, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const int8\_t \*filter\_data, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const int32\_t \*bias\_data, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int8\_t \*output\_data)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_convolve\_1x1\_HWC\_q7\_fast\_nonsquare**(const *q7\_t* (page 1131) \*Im\_in, const uint16\_t dim\_im\_in\_x, const uint16\_t dim\_im\_in\_y, const uint16\_t ch\_im\_in, const *q7\_t* (page 1131) \*wt, const uint16\_t ch\_im\_out, const uint16\_t dim\_kernel\_x, const uint16\_t dim\_kernel\_y, const uint16\_t padding\_x, const uint16\_t padding\_y, const uint16\_t stride\_x, const uint16\_t stride\_y, const *q7\_t* (page 1131) \*bias, const uint16\_t bias\_shift, const uint16\_t out\_shift, *q7\_t* (page 1131) \*Im\_out, const uint16\_t dim\_im\_out\_x, const uint16\_t dim\_im\_out\_y, *q15\_t* (page 1131) \*bufferA, *q7\_t* (page 1131) \*bufferB)



*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_convolve\_1x1\_s4**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_conv\_params* (page 1146) \*conv\_params, const *nmsis\_nn\_per\_channel\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int8\_t \*input\_data, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const int8\_t \*filter\_data, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const int32\_t \*bias\_data, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int8\_t \*output\_data)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_convolve\_1x1\_s4\_fast**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_conv\_params* (page 1146) \*conv\_params, const *nmsis\_nn\_per\_channel\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int8\_t \*input\_data, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const int8\_t \*filter\_data, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const int32\_t \*bias\_data, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int8\_t \*output\_data)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_convolve\_1x1\_s8**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_conv\_params* (page 1146) \*conv\_params, const *nmsis\_nn\_per\_channel\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int8\_t \*input\_data, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const int8\_t \*filter\_data, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const int32\_t \*bias\_data, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int8\_t \*output\_data)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_convolve\_1x1\_s8\_fast**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_conv\_params* (page 1146) \*conv\_params, const *nmsis\_nn\_per\_channel\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int8\_t \*input\_data, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const int8\_t \*filter\_data, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const int32\_t \*bias\_data, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int8\_t \*output\_data)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_convolve\_even\_s4**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_conv\_params* (page 1146) \*conv\_params, const *nmsis\_nn\_per\_channel\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int8\_t \*input\_data, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const int8\_t \*packed\_filter\_data, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const int32\_t \*bias\_data, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int8\_t \*output\_data)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_convolve\_HWC\_q15\_basic**(const *q15\_t* (page 1131) \*Im\_in, const uint16\_t dim\_im\_in, const uint16\_t ch\_im\_in, const *q15\_t* (page 1131) \*wt, const uint16\_t ch\_im\_out, const uint16\_t dim\_kernel, const uint16\_t padding, const uint16\_t stride, const *q15\_t* (page 1131) \*bias, const uint16\_t bias\_shift, const uint16\_t out\_shift, *q15\_t* (page 1131) \*Im\_out, const uint16\_t dim\_im\_out, *q15\_t* (page 1131) \*bufferA, *q7\_t* (page 1131) \*bufferB)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_convolve\_HWC\_q15\_fast**(const *q15\_t* (page 1131) \*Im\_in, const uint16\_t dim\_im\_in, const uint16\_t ch\_im\_in, const *q15\_t* (page 1131) \*wt, const uint16\_t ch\_im\_out, const uint16\_t dim\_kernel, const uint16\_t padding, const uint16\_t stride, const *q15\_t* (page 1131) \*bias, const uint16\_t bias\_shift, const uint16\_t out\_shift, *q15\_t* (page 1131) \*Im\_out, const uint16\_t dim\_im\_out, *q15\_t* (page 1131) \*bufferA, *q7\_t* (page 1131) \*bufferB)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_convolve\_HWC\_q15\_fast\_nonsquare**(const *q15\_t* (page 1131) \*Im\_in, const uint16\_t dim\_im\_in\_x, const uint16\_t dim\_im\_in\_y, const uint16\_t ch\_im\_in, const *q15\_t* (page 1131) \*wt, const uint16\_t ch\_im\_out, const uint16\_t dim\_kernel\_x, const uint16\_t dim\_kernel\_y, const uint16\_t padding\_x, const uint16\_t padding\_y, const uint16\_t stride\_x, const uint16\_t stride\_y, const *q15\_t* (page 1131) \*bias, const uint16\_t bias\_shift, const uint16\_t out\_shift, *q15\_t* (page 1131) \*Im\_out, const uint16\_t dim\_im\_out\_x, const uint16\_t dim\_im\_out\_y, *q15\_t* (page 1131) \*bufferA, *q7\_t* (page 1131) \*bufferB)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_convolve\_HWC\_q7\_basic**(const *q7\_t* (page 1131) \*Im\_in, const uint16\_t dim\_im\_in, const uint16\_t ch\_im\_in, const *q7\_t* (page 1131) \*wt, const uint16\_t ch\_im\_out, const uint16\_t dim\_kernel, const uint16\_t padding, const uint16\_t stride, const *q7\_t* (page 1131) \*bias, const uint16\_t bias\_shift, const uint16\_t out\_shift, *q7\_t* (page 1131) \*Im\_out, const uint16\_t dim\_im\_out, *q15\_t* (page 1131) \*bufferA, *q7\_t* (page 1131) \*bufferB)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_convolve\_HWC\_q7\_basic\_nonsquare**(const *q7\_t* (page 1131) \*Im\_in, const uint16\_t dim\_im\_in\_x, const uint16\_t dim\_im\_in\_y, const uint16\_t ch\_im\_in, const *q7\_t* (page 1131) \*wt, const uint16\_t ch\_im\_out, const uint16\_t dim\_kernel\_x, const uint16\_t dim\_kernel\_y, const uint16\_t padding\_x, const uint16\_t padding\_y, const uint16\_t stride\_x, const uint16\_t stride\_y, const *q7\_t* (page 1131) \*bias, const uint16\_t bias\_shift, const uint16\_t out\_shift, *q7\_t* (page 1131) \*Im\_out, const uint16\_t dim\_im\_out\_x, const uint16\_t dim\_im\_out\_y, *q15\_t* (page 1131) \*bufferA, *q7\_t* (page 1131) \*bufferB)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_convolve\_HWC\_q7\_fast**(const *q7\_t* (page 1131) \*Im\_in, const uint16\_t dim\_im\_in, const uint16\_t ch\_im\_in, const *q7\_t* (page 1131) \*wt, const uint16\_t ch\_im\_out, const uint16\_t dim\_kernel, const uint16\_t padding, const uint16\_t stride, const *q7\_t* (page 1131) \*bias, const uint16\_t bias\_shift, const uint16\_t out\_shift, *q7\_t* (page 1131) \*Im\_out, const uint16\_t dim\_im\_out, *q15\_t* (page 1131) \*bufferA, *q7\_t* (page 1131) \*bufferB)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_convolve\_HWC\_q7\_fast\_nonsquare**(const *q7\_t* (page 1131) \*Im\_in, const uint16\_t dim\_im\_in\_x, const uint16\_t dim\_im\_in\_y, const uint16\_t ch\_im\_in, const *q7\_t* (page 1131) \*wt, const uint16\_t ch\_im\_out, const uint16\_t dim\_kernel\_x, const uint16\_t dim\_kernel\_y, const uint16\_t padding\_x, const uint16\_t padding\_y, const uint16\_t stride\_x, const uint16\_t stride\_y, const *q7\_t* (page 1131) \*bias, const uint16\_t bias\_shift, const uint16\_t out\_shift, *q7\_t* (page 1131) \*Im\_out, const uint16\_t dim\_im\_out\_x, const uint16\_t dim\_im\_out\_y, *q15\_t* (page 1131) \*bufferA, *q7\_t* (page 1131) \*bufferB)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_convolve\_HWC\_q7\_RGB**(const *q7\_t* (page 1131) \*Im\_in, const uint16\_t dim\_im\_in, const uint16\_t ch\_im\_in, const *q7\_t* (page 1131) \*wt, const uint16\_t ch\_im\_out, const uint16\_t dim\_kernel, const uint16\_t padding, const uint16\_t stride, const *q7\_t* (page 1131) \*bias, const uint16\_t bias\_shift, const uint16\_t out\_shift, *q7\_t* (page 1131) \*Im\_out, const uint16\_t dim\_im\_out, *q15\_t* (page 1131) \*bufferA, *q7\_t* (page 1131) \*bufferB)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_convolve\_s16**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_conv\_params* (page 1146) \*conv\_params, const *nmsis\_nn\_per\_channel\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int16\_t \*input\_data, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const int8\_t \*filter\_data, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const *nmsis\_nn\_bias\_data* (page 1145) \*bias\_data, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int16\_t \*output\_data)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_convolve\_s4**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_conv\_params* (page 1146) \*conv\_params, const *nmsis\_nn\_per\_channel\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int8\_t \*input\_data, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const int8\_t \*packed\_filter\_data, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const int32\_t \*bias\_data, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int8\_t \*output\_data)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_convolve\_s8**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_conv\_params* (page 1146) \*conv\_params, const *nmsis\_nn\_per\_channel\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int8\_t \*input\_data, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const int8\_t \*filter\_data, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const int32\_t \*bias\_data, const *nmsis\_nn\_dims* (page 1146) \*upscale\_dims, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int8\_t \*output\_data)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_convolve\_wrapper\_s16**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_conv\_params* (page 1146) \*conv\_params, const *nmsis\_nn\_per\_channel\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int16\_t \*input\_data, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const int8\_t \*filter\_data, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const *nmsis\_nn\_bias\_data* (page 1145) \*bias\_data, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int16\_t \*output\_data)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_convolve\_wrapper\_s4**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_conv\_params* (page 1146) \*conv\_params, const *nmsis\_nn\_per\_channel\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int8\_t \*input\_data, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const int8\_t \*filter\_data, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const int32\_t \*bias\_data, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int8\_t \*output\_data)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_convolve\_wrapper\_s8**(const *nmsis\_nn\_context* (page 1145) \*ctx,  
const *nmsis\_nn\_conv\_params* (page 1146)  
\*conv\_params, const  
*nmsis\_nn\_per\_channel\_quant\_params*  
(page 1146) \*quant\_params, const  
*nmsis\_nn\_dims* (page 1146) \*input\_dims, const  
int8\_t \*input\_data, const *nmsis\_nn\_dims*  
(page 1146) \*filter\_dims, const int8\_t  
\*filter\_data, const *nmsis\_nn\_dims* (page 1146)  
\*bias\_dims, const int32\_t \*bias\_data, const  
*nmsis\_nn\_dims* (page 1146) \*output\_dims,  
int8\_t \*output\_data)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_depthwise\_conv\_3x3\_s8**(const *nmsis\_nn\_context* (page 1145) \*ctx,  
const *nmsis\_nn\_dw\_conv\_params*  
(page 1146) \*dw\_conv\_params, const  
*nmsis\_nn\_per\_channel\_quant\_params*  
(page 1146) \*quant\_params, const  
*nmsis\_nn\_dims* (page 1146) \*input\_dims,  
const int8\_t \*input, const *nmsis\_nn\_dims*  
(page 1146) \*filter\_dims, const int8\_t  
\*kernel, const *nmsis\_nn\_dims* (page 1146)  
\*bias\_dims, const int32\_t \*bias, const  
*nmsis\_nn\_dims* (page 1146) \*output\_dims,  
int8\_t \*output)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_depthwise\_conv\_fast\_s16**(const *nmsis\_nn\_context* (page 1145) \*ctx,  
const *nmsis\_nn\_dw\_conv\_params*  
(page 1146) \*dw\_conv\_params, const  
*nmsis\_nn\_per\_channel\_quant\_params*  
(page 1146) \*quant\_params, const  
*nmsis\_nn\_dims* (page 1146) \*input\_dims,  
const int16\_t \*input, const  
*nmsis\_nn\_dims* (page 1146) \*filter\_dims,  
const int8\_t \*kernel, const *nmsis\_nn\_dims*  
(page 1146) \*bias\_dims, const int64\_t  
\*bias, const *nmsis\_nn\_dims* (page 1146)  
\*output\_dims, int16\_t \*output)

**static void \_\_attribute\_\_((unused))**

**static void depthwise\_conv\_s16\_generic\_s16**(const int16\_t \*input, const uint16\_t input\_batches, const uint16\_t  
input\_x, const uint16\_t input\_y, const uint16\_t input\_ch, const  
int8\_t \*kernel, const uint16\_t ch\_mult, const uint16\_t kernel\_x,  
const uint16\_t kernel\_y, const uint16\_t pad\_x, const uint16\_t  
pad\_y, const uint16\_t stride\_x, const uint16\_t stride\_y, const  
int64\_t \*bias, int16\_t \*output, const int32\_t \*output\_shift, const  
int32\_t \*output\_mult, const uint16\_t output\_x, const uint16\_t  
output\_y, const int32\_t output\_activation\_min, const int32\_t  
output\_activation\_max, const uint16\_t dilation\_x, const uint16\_t  
dilation\_y)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_depthwise\_conv\_s16**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_dw\_conv\_params* (page 1146) \*dw\_conv\_params, const *nmsis\_nn\_per\_channel\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int16\_t \*input, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const int8\_t \*kernel, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const int64\_t \*bias, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int16\_t \*output)

static void **depthwise\_conv\_s4\_generic**(const int8\_t \*input, const int32\_t input\_batches, const int32\_t input\_x, const int32\_t input\_y, const int32\_t input\_ch, const int8\_t \*kernel, const int32\_t output\_ch, const int32\_t ch\_mult, const int32\_t kernel\_x, const int32\_t kernel\_y, const int32\_t pad\_x, const int32\_t pad\_y, const int32\_t stride\_x, const int32\_t stride\_y, const int32\_t \*bias, int8\_t \*output, const int32\_t \*output\_shift, const int32\_t \*output\_mult, const int32\_t output\_x, const int32\_t output\_y, const int32\_t output\_offset, const int32\_t input\_offset, const int32\_t output\_activation\_min, const int32\_t output\_activation\_max, const int32\_t dilation\_x, const int32\_t dilation\_y)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_depthwise\_conv\_s4**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_dw\_conv\_params* (page 1146) \*dw\_conv\_params, const *nmsis\_nn\_per\_channel\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int8\_t \*input, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const int8\_t \*kernel, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const int32\_t \*bias, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int8\_t \*output)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_depthwise\_conv\_s4\_opt**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_dw\_conv\_params* (page 1146) \*dw\_conv\_params, const *nmsis\_nn\_per\_channel\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int8\_t \*input, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const int8\_t \*kernel, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const int32\_t \*bias, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int8\_t \*output)

static void **depthwise\_conv\_s8\_mult\_4**(const int8\_t \*input, const int32\_t input\_x, const int32\_t input\_y, const int32\_t input\_ch, const int8\_t \*kernel, const int32\_t output\_ch, const int32\_t ch\_mult, const int32\_t kernel\_x, const int32\_t kernel\_y, const int32\_t pad\_x, const int32\_t pad\_y, const int32\_t stride\_x, const int32\_t stride\_y, const int32\_t \*bias, int8\_t \*output, const int32\_t \*output\_shift, const int32\_t \*output\_mult, const int32\_t output\_x, const int32\_t output\_y, const int32\_t output\_offset, const int32\_t input\_offset, const int32\_t output\_activation\_min, const int32\_t output\_activation\_max)

```
static void depthwise_conv_s8_generic(const int8_t *input, const uint16_t input_batches, const uint16_t
    input_x, const uint16_t input_y, const uint16_t input_ch, const int8_t
    *kernel, const uint16_t output_ch, const uint16_t ch_mult, const
    uint16_t kernel_x, const uint16_t kernel_y, const uint16_t pad_x, const
    uint16_t pad_y, const uint16_t stride_x, const uint16_t stride_y, const
    int32_t *bias, int8_t *output, const int32_t *output_shift, const int32_t
    *output_mult, const uint16_t output_x, const uint16_t output_y, const
    int32_t output_offset, const int32_t input_offset, const int32_t
    output_activation_min, const int32_t output_activation_max, const
    uint16_t dilation_x, const uint16_t dilation_y)
```

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_depthwise\_conv\_s8**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_dw\_conv\_params* (page 1146) \*dw\_conv\_params, const *nmsis\_nn\_per\_channel\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int8\_t \*input, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const int8\_t \*kernel, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const int32\_t \*bias, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int8\_t \*output)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_depthwise\_conv\_s8\_opt**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_dw\_conv\_params* (page 1146) \*dw\_conv\_params, const *nmsis\_nn\_per\_channel\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int8\_t \*input, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const int8\_t \*kernel, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const int32\_t \*bias, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int8\_t \*output)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_depthwise\_conv\_wrapper\_s16**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_dw\_conv\_params* (page 1146) \*dw\_conv\_params, const *nmsis\_nn\_per\_channel\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int16\_t \*input, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const int8\_t \*filter, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const int64\_t \*bias, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int16\_t \*output)



*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_depthwise\_conv\_wrapper\_s4**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_dw\_conv\_params* (page 1146) \*dw\_conv\_params, const *nmsis\_nn\_per\_channel\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int8\_t \*input, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const int8\_t \*filter, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const int32\_t \*bias, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int8\_t \*output)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_depthwise\_conv\_wrapper\_s8**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_dw\_conv\_params* (page 1146) \*dw\_conv\_params, const *nmsis\_nn\_per\_channel\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int8\_t \*input, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const int8\_t \*filter, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const int32\_t \*bias, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int8\_t \*output)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_depthwise\_separable\_conv\_HWC\_q7**(const *q7\_t* (page 1131) \*Im\_in, const uint16\_t dim\_im\_in, const uint16\_t ch\_im\_in, const *q7\_t* (page 1131) \*wt, const uint16\_t ch\_im\_out, const uint16\_t dim\_kernel, const uint16\_t padding, const uint16\_t stride, const *q7\_t* (page 1131) \*bias, const uint16\_t bias\_shift, const uint16\_t out\_shift, *q7\_t* (page 1131) \*Im\_out, const uint16\_t dim\_im\_out, *q15\_t* (page 1131) \*bufferA, *q7\_t* (page 1131) \*bufferB)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_depthwise\_separable\_conv\_HWC\_q7\_nonsquare**(const *q7\_t* (page 1131) \*Im\_in, const uint16\_t dim\_im\_in\_x, const uint16\_t dim\_im\_in\_y, const uint16\_t ch\_im\_in, const *q7\_t* (page 1131) \*wt, const uint16\_t ch\_im\_out, const uint16\_t dim\_kernel\_x, const uint16\_t dim\_kernel\_y, const uint16\_t padding\_x, const uint16\_t padding\_y, const uint16\_t stride\_x, const uint16\_t stride\_y, const *q7\_t* (page 1131) \*bias, const uint16\_t bias\_shift, const uint16\_t out\_shift, *q7\_t* (page 1131) \*Im\_out, const uint16\_t dim\_im\_out\_x, const uint16\_t dim\_im\_out\_y, *q15\_t* (page 1131) \*bufferA, *q7\_t* (page 1131) \*bufferB)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_transpose\_conv\_s8**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_context* (page 1145) \*output\_ctx, const *nmsis\_nn\_transpose\_conv\_params* (page 1146) \*transpose\_conv\_params, const *nmsis\_nn\_per\_channel\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int8\_t \*input\_data, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const int8\_t \*filter\_data, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const int32\_t \*bias\_data, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int8\_t \*output\_data)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_transpose\_conv\_wrapper\_s8**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_context* (page 1145) \*reverse\_conv\_ctx, const *nmsis\_nn\_transpose\_conv\_params* (page 1146) \*transpose\_conv\_params, const *nmsis\_nn\_per\_channel\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int8\_t \*input\_data, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const int8\_t \*filter\_data, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const int32\_t \*bias\_data, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int8\_t \*output\_data)

### group Convolution Functions

Collection of convolution, depthwise convolution functions and their variants.

The convolution is implemented in 2 steps: im2col and General Matrix Multiplication(GEMM)

im2col is a process of converting each patch of image data into a column. After im2col, the convolution is computed as matrix-matrix multiplication.

To reduce the memory footprint, the im2col is performed partially. Each iteration, only a few column (i.e., patches) are generated followed by GEMM.

### Functions

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_convolve\_1\_x\_n\_s4**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_conv\_params* (page 1146) \*conv\_params, const *nmsis\_nn\_per\_channel\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int8\_t \*input\_data, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const int8\_t \*filter\_data, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const int32\_t \*bias\_data, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int8\_t \*output\_data)

1xn convolution for s4 weights

- Supported framework : TensorFlow Lite Micro
- The following constraints on the arguments apply
  - a. stride.w \* input\_dims->c is a multiple of 4
  - b. Explicit constraints(since it is for 1xN convolution) -## input\_dims->h equals 1 -## output\_dims->h equals 1 -## filter\_dims->h equals 1

*Todo:*

Remove constraint on output\_dims->w to make the function generic.

### Parameters

- **ctx** – [inout] Function context that contains the additional buffer if required by the function. riscv\_convolve\_1\_x\_n\_s4\_get\_buffer\_size will return the buffer\_size if required The caller is expected to clear the buffer, if applicable, for security reasons.
- **conv\_params** – [in] Convolution parameters (e.g. strides, dilations, pads,...). Range of conv\_params->input\_offset : [-127, 128] Range of conv\_params->output\_offset : [-128, 127]
- **quant\_params** – [in] Per-channel quantization info. It contains the multiplier and shift values to be applied to each output channel
- **input\_dims** – [in] Input (activation) tensor dimensions. Format: [N, H, W, C\_IN]
- **input\_data** – [in] Input (activation) data pointer. Data type: int8
- **filter\_dims** – [in] Filter tensor dimensions. Format: [C\_OUT, 1, WK, C\_IN] where WK is the horizontal spatial filter dimension
- **filter\_data** – [in] Filter data pointer. Data type: int8 as packed int4
- **bias\_dims** – [in] Bias tensor dimensions. Format: [C\_OUT]
- **bias\_data** – [in] Optional bias data pointer. Data type: int32
- **output\_dims** – [in] Output tensor dimensions. Format: [N, H, W, C\_OUT]
- **output\_data** – [out] Output data pointer. Data type: int8

### Returns

The function returns either RISCV\_NMSIS\_NN\_ARG\_ERROR if argument constraints fail. or, RISCV\_NMSIS\_NN\_SUCCESS on successful completion.

```
riscv_nmsis_nn_status (page 1145) riscv_convolve_1_x_n_s8(const nmsis_nn_context (page 1145) *ctx,
                                                         const nmsis_nn_conv_params (page 1146)
                                                         *conv_params, const
                                                         nmsis_nn_per_channel_quant_params
                                                         (page 1146) *quant_params, const
                                                         nmsis_nn_dims (page 1146) *input_dims,
                                                         const int8_t *input_data, const
                                                         nmsis_nn_dims (page 1146) *filter_dims,
                                                         const int8_t *filter_data, const
                                                         nmsis_nn_dims (page 1146) *bias_dims,
                                                         const int32_t *bias_data, const
                                                         nmsis_nn_dims (page 1146) *output_dims,
                                                         int8_t *output_data)
```

1xn convolution

- Supported framework : TensorFlow Lite Micro
- The following constraints on the arguments apply
  - a. input\_dims->n equals 1
  - b. output\_dims->w is a multiple of 4

- c. Explicit constraints(since it is for 1xN convolution) -## input\_dims->h equals 1 -## output\_dims->h equals 1 -## filter\_dims->h equals 1

*Todo:*

Remove constraint on output\_dims->w to make the function generic.

### Parameters

- **ctx** – [inout] Function context that contains the additional buffer if required by the function. riscv\_convolve\_1\_x\_n\_s8\_get\_buffer\_size will return the buffer\_size if required The caller is expected to clear the buffer, if applicable, for security reasons.
- **conv\_params** – [in] Convolution parameters (e.g. strides, dilations, pads,...). Range of conv\_params->input\_offset : [-127, 128] Range of conv\_params->output\_offset : [-128, 127]
- **quant\_params** – [in] Per-channel quantization info. It contains the multiplier and shift values to be applied to each output channel
- **input\_dims** – [in] Input (activation) tensor dimensions. Format: [N, H, W, C\_IN]
- **input\_data** – [in] Input (activation) data pointer. Data type: int8
- **filter\_dims** – [in] Filter tensor dimensions. Format: [C\_OUT, 1, WK, C\_IN] where WK is the horizontal spatial filter dimension
- **filter\_data** – [in] Filter data pointer. Data type: int8
- **bias\_dims** – [in] Bias tensor dimensions. Format: [C\_OUT]
- **bias\_data** – [in] Optional bias data pointer. Data type: int32
- **output\_dims** – [in] Output tensor dimensions. Format: [N, H, W, C\_OUT]
- **output\_data** – [out] Output data pointer. Data type: int8

### Returns

The function returns either RISC\_V\_NMSIS\_NN\_ARG\_ERROR if argument constraints fail. or, RISC\_V\_NMSIS\_NN\_SUCCESS on successful completion.

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_convolve\_1x1\_HWC\_q7\_fast\_nonsquare**(const *q7\_t* (page 1131) \*Im\_in, const uint16\_t dim\_im\_in\_x, const uint16\_t dim\_im\_in\_y, const uint16\_t ch\_im\_in, const *q7\_t* (page 1131) \*wt, const uint16\_t ch\_im\_out, const uint16\_t dim\_kernel\_x, const uint16\_t dim\_kernel\_y, const uint16\_t padding\_x, const uint16\_t padding\_y, const uint16\_t stride\_x, const uint16\_t stride\_y, const *q7\_t* (page 1131) \*bias, const uint16\_t bias\_shift, const uint16\_t out\_shift, *q7\_t* (page 1131) \*Im\_out, const uint16\_t dim\_im\_out\_x, const uint16\_t dim\_im\_out\_y, *q15\_t* (page 1131) \*bufferA, *q7\_t* (page 1131) \*bufferB)

Fast Q7 version of 1x1 convolution (non-square shape)

This function is optimized for convolution with 1x1 kernel size (i.e., dim\_kernel\_x=1 and dim\_kernel\_y=1). It can be used for the second half of MobileNets [1] after depthwise separable convolution.

This function is the version with full list of optimization tricks, but with some constraints: ch\_im\_in is multiple of 4 ch\_im\_out is multiple of 2

[1] MobileNets: Efficient Convolutional Neural Networks for Mobile Vision Applications <https://arxiv.org/abs/1704.04861>

#### Parameters

- **Im\_in** – [in] pointer to input tensor
- **dim\_im\_in\_x** – [in] input tensor dimension x
- **dim\_im\_in\_y** – [in] input tensor dimension y
- **ch\_im\_in** – [in] number of input tensor channels
- **wt** – [in] pointer to kernel weights

- **ch\_im\_out** – [in] number of filters, i.e., output tensor channels
- **dim\_kernel\_x** – [in] filter kernel size x
- **dim\_kernel\_y** – [in] filter kernel size y
- **padding\_x** – [in] padding size x
- **padding\_y** – [in] padding size y
- **stride\_x** – [in] convolution stride x
- **stride\_y** – [in] convolution stride y
- **bias** – [in] pointer to bias
- **bias\_shift** – [in] amount of left-shift for bias
- **out\_shift** – [in] amount of right-shift for output
- **Im\_out** – [inout] pointer to output tensor
- **dim\_im\_out\_x** – [in] output tensor dimension x
- **dim\_im\_out\_y** – [in] output tensor dimension y
- **bufferA** – [inout] pointer to buffer space for input
- **bufferB** – [inout] pointer to buffer space for output

#### Returns

The function returns either `RISCV_NMSIS_NN_SIZE_MISMATCH` or `RISCV_NMSIS_NN_SUCCESS` based on the outcome of size checking.

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_convolve\_1x1\_s4**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_conv\_params* (page 1146) \*conv\_params, const *nmsis\_nn\_per\_channel\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int8\_t \*input\_data, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const int8\_t \*filter\_data, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const int32\_t \*bias\_data, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int8\_t \*output\_data)

s4 version for 1x1 convolution with support for non-unity stride values

- Supported framework : TensorFlow Lite Micro
- The following constrains on the arguments apply
  - a. conv\_params->padding.w = conv\_params->padding.h = 0

#### Parameters

- **ctx** – [inout] Function context that contains the additional buffer if required by the function. None is required by this function.
- **conv\_params** – [in] Convolution parameters (e.g. strides, dilations, pads,...). Range of conv\_params->input\_offset : [-127, 128] Range of conv\_params->output\_offset : [-128, 127]

- **quant\_params** – [in] Per-channel quantization info. It contains the multiplier and shift values to be applied to each output channel
- **input\_dims** – [in] Input (activation) tensor dimensions. Format: [N, H, W, C\_IN]
- **input\_data** – [in] Input (activation) data pointer. Data type: int8
- **filter\_dims** – [in] Filter tensor dimensions. Format: [C\_OUT, 1, 1, C\_IN]
- **filter\_data** – [in] Filter data pointer. Data type: int8 packed with 2x int4
- **bias\_dims** – [in] Bias tensor dimensions. Format: [C\_OUT]
- **bias\_data** – [in] Optional bias data pointer. Data type: int32
- **output\_dims** – [in] Output tensor dimensions. Format: [N, H, W, C\_OUT]
- **output\_data** – [out] Output data pointer. Data type: int8

#### Returns

The function returns either RISC\_V\_NMSIS\_NN\_ARG\_ERROR if argument constraints fail. or, RISC\_V\_NMSIS\_NN\_SUCCESS on successful completion.

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_convolve\_1x1\_s4\_fast**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_conv\_params* (page 1146) \*conv\_params, const *nmsis\_nn\_per\_channel\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int8\_t \*input\_data, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const int8\_t \*filter\_data, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const int32\_t \*bias\_data, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int8\_t \*output\_data)

Fast s4 version for 1x1 convolution (non-square shape)

- Supported framework : TensorFlow Lite Micro
- The following constraints on the arguments apply
  - a. conv\_params->padding.w = conv\_params->padding.h = 0
  - b. conv\_params->stride.w = conv\_params->stride.h = 1

#### Parameters

- **ctx** – [inout] Function context that contains the additional buffer if required by the function. *riscv\_convolve\_1x1\_s4\_fast\_get\_buffer\_size* will return the buffer\_size if required. The caller is expected to clear the buffer, if applicable, for security reasons.
- **conv\_params** – [in] Convolution parameters (e.g. strides, dilations, pads,...). Range of conv\_params->input\_offset : [-127, 128] Range of conv\_params->output\_offset : [-128, 127]
- **quant\_params** – [in] Per-channel quantization info. It contains the multiplier and shift values to be applied to each output channel
- **input\_dims** – [in] Input (activation) tensor dimensions. Format: [N, H, W, C\_IN]



- **input\_data** – [in] Input (activation) data pointer. Data type: int8
- **filter\_dims** – [in] Filter tensor dimensions. Format: [C\_OUT, 1, 1, C\_IN]
- **filter\_data** – [in] Filter data pointer. Data type: int8 packed with 2x int4
- **bias\_dims** – [in] Bias tensor dimensions. Format: [C\_OUT]
- **bias\_data** – [in] Optional bias data pointer. Data type: int32
- **output\_dims** – [in] Output tensor dimensions. Format: [N, H, W, C\_OUT]
- **output\_data** – [out] Output data pointer. Data type: int8

#### Returns

The function returns either RISC\_V\_NMSIS\_NN\_ARG\_ERROR if argument constraints fail. or, RISC\_V\_NMSIS\_NN\_SUCCESS on successful completion.

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_convolve\_1x1\_s8**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_conv\_params* (page 1146) \*conv\_params, const *nmsis\_nn\_per\_channel\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int8\_t \*input\_data, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const int8\_t \*filter\_data, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const int32\_t \*bias\_data, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int8\_t \*output\_data)

s8 version for 1x1 convolution with support for non-unity stride values

- Supported framework : TensorFlow Lite Micro
- The following constraints on the arguments apply
  - a. conv\_params->padding.w = conv\_params->padding.h = 0

#### Parameters

- **ctx** – [inout] Function context that contains the additional buffer if required by the function. None is required by this function.
- **conv\_params** – [in] Convolution parameters (e.g. strides, dilations, pads,...). Range of conv\_params->input\_offset : [-127, 128] Range of conv\_params->output\_offset : [-128, 127]
- **quant\_params** – [in] Per-channel quantization info. It contains the multiplier and shift values to be applied to each output channel
- **input\_dims** – [in] Input (activation) tensor dimensions. Format: [N, H, W, C\_IN]
- **input\_data** – [in] Input (activation) data pointer. Data type: int8
- **filter\_dims** – [in] Filter tensor dimensions. Format: [C\_OUT, 1, 1, C\_IN]
- **filter\_data** – [in] Filter data pointer. Data type: int8
- **bias\_dims** – [in] Bias tensor dimensions. Format: [C\_OUT]
- **bias\_data** – [in] Optional bias data pointer. Data type: int32

- **output\_dims** – [in] Output tensor dimensions. Format: [N, H, W, C\_OUT]
- **output\_data** – [out] Output data pointer. Data type: int8

#### Returns

The function returns either RISC\_V\_NMSIS\_NN\_ARG\_ERROR if argument constraints fail. or, RISC\_V\_NMSIS\_NN\_SUCCESS on successful completion.

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_convolve\_1x1\_s8\_fast**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_conv\_params* (page 1146) \*conv\_params, const *nmsis\_nn\_per\_channel\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int8\_t \*input\_data, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const int8\_t \*filter\_data, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const int32\_t \*bias\_data, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int8\_t \*output\_data)

Fast s8 version for 1x1 convolution (non-square shape)

- Supported framework : TensorFlow Lite Micro
- The following constraints on the arguments apply
  - a. conv\_params->padding.w = conv\_params->padding.h = 0
  - b. conv\_params->stride.w = conv\_params->stride.h = 1
- Supported framework : TensorFlow Lite Micro
- The following constraints on the arguments apply
  - a. input\_dims->c is a multiple of 4
  - b. conv\_params->padding.w = conv\_params->padding.h = 0
  - c. conv\_params->stride.w = conv\_params->stride.h = 1

#### Parameters

- **ctx** – [inout] Function context that contains the additional buffer if required by the function. *riscv\_convolve\_1x1\_s8\_fast\_get\_buffer\_size* will return the buffer\_size if required. The caller is expected to clear the buffer, if applicable, for security reasons.
- **conv\_params** – [in] Convolution parameters (e.g. strides, dilations, pads,...). Range of conv\_params->input\_offset : [-127, 128] Range of conv\_params->output\_offset : [-128, 127]
- **quant\_params** – [in] Per-channel quantization info. It contains the multiplier and shift values to be applied to each output channel
- **input\_dims** – [in] Input (activation) tensor dimensions. Format: [N, H, W, C\_IN]
- **input\_data** – [in] Input (activation) data pointer. Data type: int8
- **filter\_dims** – [in] Filter tensor dimensions. Format: [C\_OUT, 1, 1, C\_IN]

- **filter\_data** – [in] Filter data pointer. Data type: int8
- **bias\_dims** – [in] Bias tensor dimensions. Format: [C\_OUT]
- **bias\_data** – [in] Optional bias data pointer. Data type: int32
- **output\_dims** – [in] Output tensor dimensions. Format: [N, H, W, C\_OUT]
- **output\_data** – [out] Output data pointer. Data type: int8
- **ctx** – [inout] Function context that contains the additional buffer if required by the function. `riscv_convolve_1x1_s8_fast_get_buffer_size` will return the `buffer_size` if required
- **conv\_params** – [in] Convolution parameters (e.g. strides, dilations, pads,...). Range of `conv_params->input_offset` : [-127, 128] Range of `conv_params->output_offset` : [-128, 127]
- **quant\_params** – [in] Per-channel quantization info. It contains the multiplier and shift values to be applied to each output channel
- **input\_dims** – [in] Input (activation) tensor dimensions. Format: [N, H, W, C\_IN]
- **input\_data** – [in] Input (activation) data pointer. Data type: int8
- **filter\_dims** – [in] Filter tensor dimensions. Format: [C\_OUT, 1, 1, C\_IN]
- **filter\_data** – [in] Filter data pointer. Data type: int8
- **bias\_dims** – [in] Bias tensor dimensions. Format: [C\_OUT]
- **bias\_data** – [in] Optional bias data pointer. Data type: int32
- **output\_dims** – [in] Output tensor dimensions. Format: [N, H, W, C\_OUT]
- **output\_data** – [out] Output data pointer. Data type: int8

#### Returns

The function returns either `RISCV_NMSIS_NN_ARG_ERROR` if argument constraints fail. or, `RISCV_NMSIS_NN_SUCCESS` on successful completion.

#### Returns

The function returns either `RISCV_NMSIS_NN_SIZE_MISMATCH` if argument constraints fail. or, `RISCV_NMSIS_NN_SUCCESS` on successful completion.

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_convolve\_even\_s4**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_conv\_params* (page 1146) \*conv\_params, const *nmsis\_nn\_per\_channel\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int8\_t \*input\_data, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const int8\_t \*packed\_filter\_data, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const int32\_t \*bias\_data, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int8\_t \*output\_data)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_convolve\_HWC\_q15\_basic**(const *q15\_t* (page 1131) \*Im\_in, const uint16\_t dim\_im\_in, const uint16\_t ch\_im\_in, const *q15\_t* (page 1131) \*wt, const uint16\_t ch\_im\_out, const uint16\_t dim\_kernel, const uint16\_t padding, const uint16\_t stride, const *q15\_t* (page 1131) \*bias, const uint16\_t bias\_shift, const uint16\_t out\_shift, *q15\_t* (page 1131) \*Im\_out, const uint16\_t dim\_im\_out, *q15\_t* (page 1131) \*bufferA, *q7\_t* (page 1131) \*bufferB)

Basic Q15 convolution function.

**Buffer size:**

bufferA size: ch\_im\_in\*dim\_kernel\*dim\_kernel

bufferB size: 0

This basic version is designed to work for any input tensor and weight dimension.

**Parameters**

- **Im\_in** – [in] pointer to input tensor
- **dim\_im\_in** – [in] input tensor dimension
- **ch\_im\_in** – [in] number of input tensor channels
- **wt** – [in] pointer to kernel weights
- **ch\_im\_out** – [in] number of filters, i.e., output tensor channels
- **dim\_kernel** – [in] filter kernel size
- **padding** – [in] padding sizes
- **stride** – [in] convolution stride
- **bias** – [in] pointer to bias
- **bias\_shift** – [in] amount of left-shift for bias
- **out\_shift** – [in] amount of right-shift for output
- **Im\_out** – [inout] pointer to output tensor
- **dim\_im\_out** – [in] output tensor dimension
- **bufferA** – [inout] pointer to buffer space for input
- **bufferB** – [inout] pointer to buffer space for output

**Returns**

The function returns RISC\_V\_NMSIS\_NN\_SUCCESS

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_convolve\_HWC\_q15\_fast**(const *q15\_t* (page 1131) \*Im\_in, const uint16\_t dim\_im\_in, const uint16\_t ch\_im\_in, const *q15\_t* (page 1131) \*wt, const uint16\_t ch\_im\_out, const uint16\_t dim\_kernel, const uint16\_t padding, const uint16\_t stride, const *q15\_t* (page 1131) \*bias, const uint16\_t bias\_shift, const uint16\_t out\_shift, *q15\_t* (page 1131) \*Im\_out, const uint16\_t dim\_im\_out, *q15\_t* (page 1131) \*bufferA, *q7\_t* (page 1131) \*bufferB)

Fast Q15 convolution function.

**Buffer size:**

bufferA size: 2\*ch\_im\_in\*dim\_kernel\*dim\_kernel

bufferB size: 0

**Input dimension constraints:**

ch\_im\_in is multiple of 2

ch\_im\_out is multiple of 2

dim\_im\_out is a multiple of 2

**Parameters**

- **Im\_in** – [in] pointer to input tensor
- **dim\_im\_in** – [in] input tensor dimension
- **ch\_im\_in** – [in] number of input tensor channels
- **wt** – [in] pointer to kernel weights
- **ch\_im\_out** – [in] number of filters, i.e., output tensor channels
- **dim\_kernel** – [in] filter kernel size
- **padding** – [in] padding sizes
- **stride** – [in] convolution stride
- **bias** – [in] pointer to bias
- **bias\_shift** – [in] amount of left-shift for bias
- **out\_shift** – [in] amount of right-shift for output
- **Im\_out** – [inout] pointer to output tensor
- **dim\_im\_out** – [in] output tensor dimension
- **bufferA** – [inout] pointer to buffer space for input
- **bufferB** – [inout] pointer to buffer space for output

**Returns**

The function returns either **RISCV\_NMSIS\_NN\_SIZE\_MISMATCH** or **RISCV\_NMSIS\_NN\_SUCCESS** based on the outcome of size checking.

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_convolve\_HWC\_q15\_fast\_nonsquare**(const *q15\_t* (page 1131) \*Im\_in, const uint16\_t dim\_im\_in\_x, const uint16\_t dim\_im\_in\_y, const uint16\_t ch\_im\_in, const *q15\_t* (page 1131) \*wt, const uint16\_t ch\_im\_out, const uint16\_t dim\_kernel\_x, const uint16\_t dim\_kernel\_y, const uint16\_t padding\_x, const uint16\_t padding\_y, const uint16\_t stride\_x, const uint16\_t stride\_y, const *q15\_t* (page 1131) \*bias, const uint16\_t bias\_shift, const uint16\_t out\_shift, *q15\_t* (page 1131) \*Im\_out, const uint16\_t dim\_im\_out\_x, const uint16\_t dim\_im\_out\_y, *q15\_t* (page 1131) \*bufferA, *q7\_t* (page 1131) \*bufferB)

Fast Q15 convolution function (non-square shape)

**Buffer size:**

bufferA size: 2\*ch\_im\_in\*dim\_kernel\*dim\_kernel

bufferB size: 0

**Input dimension constraints:**

ch\_im\_in is multiple of 2

ch\_im\_out is multiple of 2

**Parameters**

- **Im\_in** – [in] pointer to input tensor
- **dim\_im\_in\_x** – [in] input tensor dimension x
- **dim\_im\_in\_y** – [in] input tensor dimension y
- **ch\_im\_in** – [in] number of input tensor channels
- **wt** – [in] pointer to kernel weights
- **ch\_im\_out** – [in] number of filters, i.e., output tensor channels
- **dim\_kernel\_x** – [in] filter kernel size x
- **dim\_kernel\_y** – [in] filter kernel size y
- **padding\_x** – [in] padding size x
- **padding\_y** – [in] padding size y
- **stride\_x** – [in] convolution stride x

- **stride\_y** – [in] convolution stride y
- **bias** – [in] pointer to bias
- **bias\_shift** – [in] amount of left-shift for bias
- **out\_shift** – [in] amount of right-shift for output
- **Im\_out** – [inout] pointer to output tensor
- **dim\_im\_out\_x** – [in] output tensor dimension x
- **dim\_im\_out\_y** – [in] output tensor dimension y
- **bufferA** – [inout] pointer to buffer space for input
- **bufferB** – [inout] pointer to buffer space for output

#### Returns

The function returns either `RISCV_NMSIS_NN_SIZE_MISMATCH` or `RISCV_NMSIS_NN_SUCCESS` based on the outcome of size checking.

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_convolve\_HWC\_q7\_basic**(const *q7\_t* (page 1131) \*Im\_in, const uint16\_t dim\_im\_in, const uint16\_t ch\_im\_in, const *q7\_t* (page 1131) \*wt, const uint16\_t ch\_im\_out, const uint16\_t dim\_kernel, const uint16\_t padding, const uint16\_t stride, const *q7\_t* (page 1131) \*bias, const uint16\_t bias\_shift, const uint16\_t out\_shift, *q7\_t* (page 1131) \*Im\_out, const uint16\_t dim\_im\_out, *q15\_t* (page 1131) \*bufferA, *q7\_t* (page 1131) \*bufferB)

Basic Q7 convolution function.

#### Buffer size:

bufferA size: 2\*ch\_im\_in\*dim\_kernel\*dim\_kernel

bufferB size: 0

This basic version is designed to work for any input tensor and weight dimension.

#### Parameters

- **Im\_in** – [in] pointer to input tensor
- **dim\_im\_in** – [in] input tensor dimension
- **ch\_im\_in** – [in] number of input tensor channels
- **wt** – [in] pointer to kernel weights
- **ch\_im\_out** – [in] number of filters, i.e., output tensor channels
- **dim\_kernel** – [in] filter kernel size
- **padding** – [in] padding sizes
- **stride** – [in] convolution stride
- **bias** – [in] pointer to bias
- **bias\_shift** – [in] amount of left-shift for bias
- **out\_shift** – [in] amount of right-shift for output

- **Im\_out** – [inout] pointer to output tensor
- **dim\_im\_out** – [in] output tensor dimension
- **bufferA** – [inout] pointer to buffer space for input
- **bufferB** – [inout] pointer to buffer space for output

**Returns**

The function returns RISC\_V\_NMSIS\_NN\_SUCCESS

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_convolve\_HWC\_q7\_basic\_nonsquare**(const *q7\_t* (page 1131) \*Im\_in, const uint16\_t dim\_im\_in\_x, const uint16\_t dim\_im\_in\_y, const uint16\_t ch\_im\_in, const *q7\_t* (page 1131) \*wt, const uint16\_t ch\_im\_out, const uint16\_t dim\_kernel\_x, const uint16\_t dim\_kernel\_y, const uint16\_t padding\_x, const uint16\_t padding\_y, const uint16\_t stride\_x, const uint16\_t stride\_y, const *q7\_t* (page 1131) \*bias, const uint16\_t bias\_shift, const uint16\_t out\_shift, *q7\_t* (page 1131) \*Im\_out, const uint16\_t dim\_im\_out\_x, const uint16\_t dim\_im\_out\_y, *q15\_t* (page 1131) \*bufferA, *q7\_t* (page 1131) \*bufferB)

Basic Q7 convolution function (non-square shape)

Basic Q7 convolution function (non-square shape)

**Parameters**

- **Im\_in** – [in] pointer to input tensor
- **dim\_im\_in\_x** – [in] input tensor dimension x
- **dim\_im\_in\_y** – [in] input tensor dimension y
- **ch\_im\_in** – [in] number of input tensor channels
- **wt** – [in] pointer to kernel weights
- **ch\_im\_out** – [in] number of filters, i.e., output tensor channels
- **dim\_kernel\_x** – [in] filter kernel size x
- **dim\_kernel\_y** – [in] filter kernel size y
- **padding\_x** – [in] padding size x
- **padding\_y** – [in] padding size y



- **stride\_x** – [in] convolution stride x
- **stride\_y** – [in] convolution stride y
- **bias** – [in] pointer to bias
- **bias\_shift** – [in] amount of left-shift for bias
- **out\_shift** – [in] amount of right-shift for output
- **Im\_out** – [inout] pointer to output tensor
- **dim\_im\_out\_x** – [in] output tensor dimension x
- **dim\_im\_out\_y** – [in] output tensor dimension y
- **bufferA** – [inout] pointer to buffer space for input
- **bufferB** – [inout] pointer to buffer space for output

#### Returns

The function returns RISC\_V\_NMSIS\_NN\_SUCCESS

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_convolve\_HWC\_q7\_fast**(const *q7\_t* (page 1131) \*Im\_in, const uint16\_t dim\_im\_in, const uint16\_t ch\_im\_in, const *q7\_t* (page 1131) \*wt, const uint16\_t ch\_im\_out, const uint16\_t dim\_kernel, const uint16\_t padding, const uint16\_t stride, const *q7\_t* (page 1131) \*bias, const uint16\_t bias\_shift, const uint16\_t out\_shift, *q7\_t* (page 1131) \*Im\_out, const uint16\_t dim\_im\_out, *q15\_t* (page 1131) \*bufferA, *q7\_t* (page 1131) \*bufferB)

Fast Q7 convolution function.

#### Buffer size:

bufferA size: 2\*ch\_im\_in\*dim\_kernel\*dim\_kernel

bufferB size: 0

#### Input dimension constraints:

ch\_im\_in is multiple of 4 ( because of the SIMD32 read and swap )

ch\_im\_out is multiple of 2 ( because 2x2 mat\_mult kernel )

The im2col converts the Q7 tensor input into Q15 column, which is stored in bufferA. There is reordering happenning during this im2col process with riscv\_q7\_to\_q15\_reordered\_no\_shift. For every four elements, the second and third elements are swapped.

The computation kernel riscv\_nn\_mat\_mult\_kernel\_q7\_q15\_reordered does the GEMM computation with the reordered columns.

To speed-up the determination of the padding condition, we split the computation into 3x3 parts, i.e., {top, mid, bottom} X {left, mid, right}. This reduces the total number of boundary condition checks and improves the data copying performance.

#### Parameters

- **Im\_in** – [in] pointer to input tensor
- **dim\_im\_in** – [in] input tensor dimention

- **ch\_im\_in** – [in] number of input tensor channels
- **wt** – [in] pointer to kernel weights
- **ch\_im\_out** – [in] number of filters, i.e., output tensor channels
- **dim\_kernel** – [in] filter kernel size
- **padding** – [in] padding sizes
- **stride** – [in] convolution stride
- **bias** – [in] pointer to bias
- **bias\_shift** – [in] amount of left-shift for bias
- **out\_shift** – [in] amount of right-shift for output
- **Im\_out** – [inout] pointer to output tensor
- **dim\_im\_out** – [in] output tensor dimension
- **bufferA** – [inout] pointer to buffer space for input
- **bufferB** – [inout] pointer to buffer space for output

#### Returns

The function returns either `RISCV_NMSIS_NN_SIZE_MISMATCH` or `RISCV_NMSIS_NN_SUCCESS` based on the outcome of size checking.

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_convolve\_HWC\_q7\_fast\_nonsquare**(const *q7\_t* (page 1131) \*Im\_in, const uint16\_t dim\_im\_in\_x, const uint16\_t dim\_im\_in\_y, const uint16\_t ch\_im\_in, const *q7\_t* (page 1131) \*wt, const uint16\_t ch\_im\_out, const uint16\_t dim\_kernel\_x, const uint16\_t dim\_kernel\_y, const uint16\_t padding\_x, const uint16\_t padding\_y, const uint16\_t stride\_x, const uint16\_t stride\_y, const *q7\_t* (page 1131) \*bias, const uint16\_t bias\_shift, const uint16\_t out\_shift, *q7\_t* (page 1131) \*Im\_out, const uint16\_t dim\_im\_out\_x, const uint16\_t dim\_im\_out\_y, *q15\_t* (page 1131) \*bufferA, *q7\_t* (page 1131) \*bufferB)

Fast Q7 convolution function (non-square shape)

This function is the version with full list of optimization tricks, but with some constraints: ch\_im\_in is multiple of 4 ch\_im\_out is multiple of 2

**Parameters**

- **Im\_in** – [in] pointer to input tensor
- **dim\_im\_in\_x** – [in] input tensor dimension x
- **dim\_im\_in\_y** – [in] input tensor dimension y
- **ch\_im\_in** – [in] number of input tensor channels
- **wt** – [in] pointer to kernel weights
- **ch\_im\_out** – [in] number of filters, i.e., output tensor channels
- **dim\_kernel\_x** – [in] filter kernel size x
- **dim\_kernel\_y** – [in] filter kernel size y
- **padding\_x** – [in] padding size x
- **padding\_y** – [in] padding size y
- **stride\_x** – [in] convolution stride x
- **stride\_y** – [in] convolution stride y
- **bias** – [in] pointer to bias
- **bias\_shift** – [in] amount of left-shift for bias
- **out\_shift** – [in] amount of right-shift for output
- **Im\_out** – [inout] pointer to output tensor
- **dim\_im\_out\_x** – [in] output tensor dimension x
- **dim\_im\_out\_y** – [in] output tensor dimension y
- **bufferA** – [inout] pointer to buffer space for input
- **bufferB** – [inout] pointer to buffer space for output

**Returns**

The function returns either `RISCV_NMSIS_NN_SIZE_MISMATCH` or `RISCV_NMSIS_NN_SUCCESS` based on the outcome of size checking.

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_convolve\_HWC\_q7\_RGB**(const *q7\_t* (page 1131) \*Im\_in, const uint16\_t dim\_im\_in, const uint16\_t ch\_im\_in, const *q7\_t* (page 1131) \*wt, const uint16\_t ch\_im\_out, const uint16\_t dim\_kernel, const uint16\_t padding, const uint16\_t stride, const *q7\_t* (page 1131) \*bias, const uint16\_t bias\_shift, const uint16\_t out\_shift, *q7\_t* (page 1131) \*Im\_out, const uint16\_t dim\_im\_out, *q15\_t* (page 1131) \*bufferA, *q7\_t* (page 1131) \*bufferB)

Q7 convolution function for RGB image.

Q7 version of convolution for RGB image.

**Buffer size:**

bufferA size: 2\*ch\_im\_in\*dim\_kernel\*dim\_kernel

bufferB size: 0

**Input dimension constraints:**

ch\_im\_in equals 3

This kernel is written exclusively for convolution with ch\_im\_in equals 3. This applies on the first layer of CNNs which has input image with RGB format.

**Parameters**

- **Im\_in** – [in] pointer to input tensor
- **dim\_im\_in** – [in] input tensor dimension
- **ch\_im\_in** – [in] number of input tensor channels
- **wt** – [in] pointer to kernel weights
- **ch\_im\_out** – [in] number of filters, i.e., output tensor channels
- **dim\_kernel** – [in] filter kernel size
- **padding** – [in] padding sizes
- **stride** – [in] convolution stride
- **bias** – [in] pointer to bias
- **bias\_shift** – [in] amount of left-shift for bias
- **out\_shift** – [in] amount of right-shift for output
- **Im\_out** – [inout] pointer to output tensor
- **dim\_im\_out** – [in] output tensor dimension
- **bufferA** – [inout] pointer to buffer space for input
- **bufferB** – [inout] pointer to buffer space for output

**Returns**

The function returns either `RISCV_NMSIS_NN_SIZE_MISMATCH` or `RISCV_NMSIS_NN_SUCCESS` based on the outcome of size checking.

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_convolve\_s16**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_conv\_params* (page 1146) \*conv\_params, const *nmsis\_nn\_per\_channel\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int16\_t \*input\_data, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const int8\_t \*filter\_data, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const *nmsis\_nn\_bias\_data* (page 1145) \*bias\_data, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int16\_t \*output\_data)

Basic s16 convolution function.

- a. Supported framework: TensorFlow Lite micro
- b. Additional memory is required for optimization. Refer to argument 'ctx' for details.

**Parameters**

- **ctx** – [inout] Function context that contains the additional buffer if required by the function. `riscv_convolve_s16_get_buffer_size` will return the `buffer_size` if required. The caller is expected to clear the buffer, if applicable, for security reasons.
- **conv\_params** – [in] Convolution parameters (e.g. strides, dilations, pads,...). `conv_params->input_offset` : Not used `conv_params->output_offset` : Not used
- **quant\_params** – [in] Per-channel quantization info. It contains the multiplier and shift values to be applied to each output channel
- **input\_dims** – [in] Input (activation) tensor dimensions. Format: [N, H, W, C\_IN]
- **input\_data** – [in] Input (activation) data pointer. Data type: int16
- **filter\_dims** – [in] Filter tensor dimensions. Format: [C\_OUT, HK, WK, C\_IN] where HK and WK are the spatial filter dimensions
- **filter\_data** – [in] Filter data pointer. Data type: int8
- **bias\_dims** – [in] Bias tensor dimensions. Format: [C\_OUT]
- **bias\_data** – [in] Struct with optional bias data pointer. Bias data type can be int64 or int32 depending flag in struct.
- **output\_dims** – [in] Output tensor dimensions. Format: [N, H, W, C\_OUT]
- **output\_data** – [out] Output data pointer. Data type: int16

#### Returns

The function returns `RISCV_NMSIS_NN_SUCCESS` if successful or `RISCV_NMSIS_NN_ARG_ERROR` if incorrect arguments or `RISCV_NMSIS_NN_NO_IMPL_ERROR`

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_convolve\_s4**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_conv\_params* (page 1146) \*conv\_params, const *nmsis\_nn\_per\_channel\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int8\_t \*input\_data, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const int8\_t \*packed\_filter\_data, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const int32\_t \*bias\_data, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int8\_t \*output\_data)

Basic s4 convolution function.

- Supported framework: TensorFlow Lite micro
- Additional memory is required for optimization. Refer to argument 'ctx' for details.

#### Parameters

- **ctx** – [inout] Function context that contains the additional buffer if required by the function. `riscv_convolve_s4_get_buffer_size` will return the `buffer_size` if required. The caller is expected to clear the buffer, if applicable, for security reasons.
- **conv\_params** – [in] Convolution parameters (e.g. strides, dilations, pads,...). Range of `conv_params->input_offset` : [-127, 128] Range of `conv_params->output_offset` : [-128, 127]

- **quant\_params** – [in] Per-channel quantization info. It contains the multiplier and shift values to be applied to each output channel
- **input\_dims** – [in] Input (activation) tensor dimensions. Format: [N, H, W, C\_IN]
- **input\_data** – [in] Input (activation) data pointer. Data type: int8
- **filter\_dims** – [in] Filter tensor dimensions. Format: [C\_OUT, HK, WK, C\_IN] where HK and WK are the spatial filter dimensions
- **filter\_data** – [in] Packed Filter data pointer. Data type: int8 packed with 2x int4
- **bias\_dims** – [in] Bias tensor dimensions. Format: [C\_OUT]
- **bias\_data** – [in] Optional bias data pointer. Data type: int32
- **output\_dims** – [in] Output tensor dimensions. Format: [N, H, W, C\_OUT]
- **output\_data** – [out] Output data pointer. Data type: int8

#### Returns

The function returns RISC\_V\_NMSIS\_NN\_SUCCESS

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_convolve\_s8**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_conv\_params* (page 1146) \*conv\_params, const *nmsis\_nn\_per\_channel\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int8\_t \*input\_data, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const int8\_t \*filter\_data, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const int32\_t \*bias\_data, const *nmsis\_nn\_dims* (page 1146) \*upscale\_dims, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int8\_t \*output\_data)

Basic s8 convolution function.

- a. Supported framework: TensorFlow Lite micro
- b. Additional memory is required for optimization. Refer to argument 'ctx' for details.

#### Parameters

- **ctx** – [inout] Function context that contains the additional buffer if required by the function. *riscv\_convolve\_s8\_get\_buffer\_size* will return the buffer\_size if required. The caller is expected to clear the buffer, if applicable, for security reasons.
- **conv\_params** – [in] Convolution parameters (e.g. strides, dilations, pads,...). Range of conv\_params->input\_offset : [-127, 128] Range of conv\_params->output\_offset : [-128, 127]
- **quant\_params** – [in] Per-channel quantization info. It contains the multiplier and shift values to be applied to each output channel
- **input\_dims** – [in] Input (activation) tensor dimensions. Format: [N, H, W, C\_IN]
- **input\_data** – [in] Input (activation) data pointer. Data type: int8

- **filter\_dims** – [in] Filter tensor dimensions. Format: [C\_OUT, HK, WK, CK] where HK, WK and CK are the spatial filter dimensions. CK != C\_IN is used for grouped convolution, in which case the required conditions are C\_IN = N \* CK and C\_OUT = N \* M for N groups of size M.
- **filter\_data** – [in] Filter data pointer. Data type: int8
- **bias\_dims** – [in] Bias tensor dimensions. Format: [C\_OUT]
- **bias\_data** – [in] Optional bias data pointer. Data type: int32
- **upscale\_dims** – [in] Inserts zeroes to upscale the input in h/w dimensions if set to 2. This is used for tranposed convolution.
- **output\_dims** – [in] Output tensor dimensions. Format: [N, H, W, C\_OUT]
- **output\_data** – [out] Output data pointer. Data type: int8

#### Returns

The function returns RISC\_V\_NMSIS\_NN\_SUCCESS if successful or RISC\_V\_NMSIS\_NN\_ARG\_ERROR if incorrect arguments or RISC\_V\_NMSIS\_NN\_NO\_IMPL\_ERROR

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_convolve\_wrapper\_s16**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_conv\_params* (page 1146) \*conv\_params, const *nmsis\_nn\_per\_channel\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int16\_t \*input\_data, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const int8\_t \*filter\_data, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const *nmsis\_nn\_bias\_data* (page 1145) \*bias\_data, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int16\_t \*output\_data)

s16 convolution layer wrapper function with the main purpose to call the optimal kernel available in nmsis-nn to perform the convolution.

#### Parameters

- **ctx** – [inout] Function context that contains the additional buffer if required by the function. `riscv_convolve_wrapper_s8_get_buffer_size` will return the `buffer_size` if required. The caller is expected to clear the buffer, if applicable, for security reasons.
- **conv\_params** – [in] Convolution parameters (e.g. strides, dilations, pads,...). `conv_params->input_offset` : Not used `conv_params->output_offset` : Not used
- **quant\_params** – [in] Per-channel quantization info. It contains the multiplier and shift values to be applied to each output channel
- **input\_dims** – [in] Input (activation) tensor dimensions. Format: [N, H, W, C\_IN]
- **input\_data** – [in] Input (activation) data pointer. Data type: int16
- **filter\_dims** – [in] Filter tensor dimensions. Format: [C\_OUT, HK, WK, C\_IN] where HK and WK are the spatial filter dimensions
- **filter\_data** – [in] Filter data pointer. Data type: int8
- **bias\_dims** – [in] Bias tensor dimensions. Format: [C\_OUT]

- **bias\_data** – [in] Struct with optional bias data pointer. Bias data type can be int64 or int32 depending flag in struct.
- **output\_dims** – [in] Output tensor dimensions. Format: [N, H, W, C\_OUT]
- **output\_data** – [out] Output data pointer. Data type: int16

#### Returns

The function returns either RISC\_V\_NMSIS\_NN\_ARG\_ERROR if argument constraints fail. or, RISC\_V\_NMSIS\_NN\_SUCCESS on successful completion.

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_convolve\_wrapper\_s4**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_conv\_params* (page 1146) \*conv\_params, const *nmsis\_nn\_per\_channel\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int8\_t \*input\_data, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const int8\_t \*filter\_data, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const int32\_t \*bias\_data, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int8\_t \*output\_data)

s4 convolution layer wrapper function with the main purpose to call the optimal kernel available in nmsis-nn to perform the convolution.

#### Parameters

- **ctx** – [inout] Function context that contains the additional buffer if required by the function. `riscv_convolve_wrapper_s4_get_buffer_size` will return the `buffer_size` if required. The caller is expected to clear the buffer ,if applicable, for security reasons.
- **conv\_params** – [in] Convolution parameters (e.g. strides, dilations, pads,...). Range of `conv_params->input_offset` : [-127, 128] Range of `conv_params->output_offset` : [-128, 127]
- **quant\_params** – [in] Per-channel quantization info. It contains the multiplier and shift values to be applied to each output channel
- **input\_dims** – [in] Input (activation) tensor dimensions. Format: [N, H, W, C\_IN]
- **input\_data** – [in] Input (activation) data pointer. Data type: int8
- **filter\_dims** – [in] Filter tensor dimensions. Format: [C\_OUT, HK, WK, C\_IN] where HK and WK are the spatial filter dimensions
- **filter\_data** – [in] Filter data pointer. Data type: int8 packed with 2x int4
- **bias\_dims** – [in] Bias tensor dimensions. Format: [C\_OUT]
- **bias\_data** – [in] Bias data pointer. Data type: int32
- **output\_dims** – [in] Output tensor dimensions. Format: [N, H, W, C\_OUT]
- **output\_data** – [out] Output data pointer. Data type: int8

#### Returns

The function returns either RISC\_V\_NMSIS\_NN\_ARG\_ERROR if argument constraints fail. or, RISC\_V\_NMSIS\_NN\_SUCCESS on successful completion.



*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_convolve\_wrapper\_s8**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_conv\_params* (page 1146) \*conv\_params, const *nmsis\_nn\_per\_channel\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int8\_t \*input\_data, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const int8\_t \*filter\_data, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const int32\_t \*bias\_data, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int8\_t \*output\_data)

s8 convolution layer wrapper function with the main purpose to call the optimal kernel available in nmsis-nn to perform the convolution.

#### Parameters

- **ctx** – [inout] Function context that contains the additional buffer if required by the function. `riscv_convolve_wrapper_s8_get_buffer_size` will return the `buffer_size` if required. The caller is expected to clear the buffer, if applicable, for security reasons.
- **conv\_params** – [in] Convolution parameters (e.g. strides, dilations, pads,...). Range of `conv_params->input_offset` : [-127, 128] Range of `conv_params->output_offset` : [-128, 127]
- **quant\_params** – [in] Per-channel quantization info. It contains the multiplier and shift values to be applied to each output channel
- **input\_dims** – [in] Input (activation) tensor dimensions. Format: [N, H, W, C\_IN]
- **input\_data** – [in] Input (activation) data pointer. Data type: int8
- **filter\_dims** – [in] Filter tensor dimensions. Format: [C\_OUT, HK, WK, C\_IN] where HK and WK are the spatial filter dimensions
- **filter\_data** – [in] Filter data pointer. Data type: int8
- **bias\_dims** – [in] Bias tensor dimensions. Format: [C\_OUT]
- **bias\_data** – [in] Bias data pointer. Data type: int32
- **output\_dims** – [in] Output tensor dimensions. Format: [N, H, W, C\_OUT]
- **output\_data** – [out] Output data pointer. Data type: int8

#### Returns

The function returns either `RISCV_NMSIS_NN_ARG_ERROR` if argument constraints fail. or, `RISCV_NMSIS_NN_SUCCESS` on successful completion.

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_depthwise\_conv\_3x3\_s8**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_dw\_conv\_params* (page 1146) \*dw\_conv\_params, const *nm-sis\_nn\_per\_channel\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int8\_t \*input, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const int8\_t \*kernel, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const int32\_t \*bias, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int8\_t \*output)

Optimized s8 depthwise convolution function for 3x3 kernel size with some constraints on the input arguments(documented below). Refer `riscv_depthwise_conv_s8()` for function argument details.

- Supported framework : TensorFlow Lite Micro
- The following constrains on the arguments apply
  - a. Number of input channel equals number of output channels
  - b. Filter height and width equals 3
  - c. Padding along x is either 0 or 1.

#### Returns

The function returns one of the following RISC\_V\_NMSIS\_NN\_ARG\_ERROR - Unsupported dimension of tensors

- Unsupported pad size along the x axis RISC\_V\_NMSIS\_NN\_SUCCESS - Successful operation

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_depthwise\_conv\_fast\_s16**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_dw\_conv\_params* (page 1146) \*dw\_conv\_params, const *nm-sis\_nn\_per\_channel\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int16\_t \*input, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const int8\_t \*kernel, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const int64\_t \*bias, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int16\_t \*output)

Optimized s16 depthwise convolution function with constraint that in\_channel equals out\_channel. Refer `riscv_depthwise_conv_s16()` for function argument details.

RISC\_V\_NMSIS\_NN\_SUCCESS - Successful operation

- Supported framework: TensorFlow Lite
- The following constraints on the arguments apply
  - a. Number of input channel equals number of output channels or `ch_mult` equals 1
- Recommended when number of channels is 4 or greater.

#### Returns

The function returns one of the following `RISCV_NMSIS_NN_ARG_ERROR` - `ctx-buff == NULL` and `riscv_depthwise_conv_fast_s16_get_buffer_size() > 0` or `input channel != output channel` or `ch_mult != 1`

**static void \_\_attribute\_\_((unused))**

**static void depthwise\_conv\_s16\_generic\_s16**(const int16\_t \*input, const uint16\_t input\_batches, const uint16\_t input\_x, const uint16\_t input\_y, const uint16\_t input\_ch, const int8\_t \*kernel, const uint16\_t ch\_mult, const uint16\_t kernel\_x, const uint16\_t kernel\_y, const uint16\_t pad\_x, const uint16\_t pad\_y, const uint16\_t stride\_x, const uint16\_t stride\_y, const int64\_t \*bias, int16\_t \*output, const int32\_t \*output\_shift, const int32\_t \*output\_mult, const uint16\_t output\_x, const uint16\_t output\_y, const int32\_t output\_activation\_min, const int32\_t output\_activation\_max, const uint16\_t dilation\_x, const uint16\_t dilation\_y)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_depthwise\_conv\_s16**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_dw\_conv\_params* (page 1146) \*dw\_conv\_params, const *nmsis\_nn\_per\_channel\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int16\_t \*input, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const int8\_t \*kernel, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const int64\_t \*bias, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int16\_t \*output)

Basic s16 depthwise convolution function that doesn't have any constraints on the input dimensions.

- Supported framework: TensorFlow Lite

#### Parameters

- **ctx** – [inout] Function context (e.g. temporary buffer). Check the function definition file to see if an additional buffer is required. Optional function `{API}_get_buffer_size()` provides the buffer size if an additional buffer is required. exists if additional memory is. The caller is expected to clear the buffer, if applicable, for security reasons.
- **dw\_conv\_params** – [in] Depthwise convolution parameters (e.g. strides, dilations, pads,...) `conv_params->input_offset` : Not used `conv_params->output_offset` : Not used
- **quant\_params** – [in] Per-channel quantization info. It contains the multiplier and shift values to be applied to each output channel

- **input\_dims** – [in] Input (activation) tensor dimensions. Format: [N, H, W, C\_IN] Batch argument N is not used.
- **input\_data** – [in] Input (activation) data pointer. Data type: int8
- **filter\_dims** – [in] Filter tensor dimensions. Format: [1, H, W, C\_OUT]
- **filter\_data** – [in] Filter data pointer. Data type: int8
- **bias\_dims** – [in] Bias tensor dimensions. Format: [C\_OUT]
- **bias\_data** – [in] Bias data pointer. Data type: int64
- **output\_dims** – [in] Output tensor dimensions. Format: [N, H, W, C\_OUT]
- **output\_data** – [inout] Output data pointer. Data type: int16

#### Returns

The function returns RISC\_V\_NMSIS\_NN\_SUCCESS

```
static void depthwise_conv_s4_generic(const int8_t *input, const int32_t input_batches, const int32_t
    input_x, const int32_t input_y, const int32_t input_ch, const int8_t
    *kernel, const int32_t output_ch, const int32_t ch_mult, const
    int32_t kernel_x, const int32_t kernel_y, const int32_t pad_x,
    const int32_t pad_y, const int32_t stride_x, const int32_t stride_y,
    const int32_t *bias, int8_t *output, const int32_t *output_shift,
    const int32_t *output_mult, const int32_t output_x, const int32_t
    output_y, const int32_t output_offset, const int32_t input_offset,
    const int32_t output_activation_min, const int32_t
    output_activation_max, const int32_t dilation_x, const int32_t
    dilation_y)
```

```
riscv_nmsis_nn_status (page 1145) riscv_depthwise_conv_s4(const nmsis_nn_context (page 1145) *ctx,
    const nmsis_nn_dw_conv_params
    (page 1146) *dw_conv_params, const
    nmsis_nn_per_channel_quant_params
    (page 1146) *quant_params, const
    nmsis_nn_dims (page 1146) *input_dims,
    const int8_t *input, const nmsis_nn_dims
    (page 1146) *filter_dims, const int8_t
    *kernel, const nmsis_nn_dims (page 1146)
    *bias_dims, const int32_t *bias, const
    nmsis_nn_dims (page 1146) *output_dims,
    int8_t *output)
```

Basic s4 depthwise convolution function that doesn't have any constraints on the input dimensions.

- Supported framework: TensorFlow Lite

#### Parameters

- **ctx** – [inout] Function context (e.g. temporary buffer). Check the function definition file to see if an additional buffer is required. Optional function {API}\_get\_buffer\_size() provides the buffer size if an additional buffer is required exists if additional memory is. The caller is expected to clear the buffer ,if applicable, for security reasons.
- **dw\_conv\_params** – [in] Depthwise convolution parameters (e.g. strides, dilations, pads,...) dw\_conv\_params->dilation is not used. Range of dw\_conv\_params->input\_offset : [-127, 128] Range of dw\_conv\_params->input\_offset : [-128, 127]

- **quant\_params** – [in] Per-channel quantization info. It contains the multiplier and shift values to be applied to each output channel
- **input\_dims** – [in] Input (activation) tensor dimensions. Format: [N, H, W, C\_IN] Batch argument N is not used.
- **input** – [in] Input (activation) data pointer. Data type: int8
- **filter\_dims** – [in] Filter tensor dimensions. Format: [1, H, W, C\_OUT]
- **kernel** – [in] Filter data pointer. Data type: int8\_t packed 4-bit weights, e.g four sequential weights [0x1, 0x2, 0x3, 0x4] packed as [0x21, 0x43].
- **bias\_dims** – [in] Bias tensor dimensions. Format: [C\_OUT]
- **bias** – [in] Bias data pointer. Data type: int32
- **output\_dims** – [in] Output tensor dimensions. Format: [N, H, W, C\_OUT]
- **output** – [inout] Output data pointer. Data type: int8

#### Returns

The function returns RISC\_V\_NMSIS\_NN\_SUCCESS

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_depthwise\_conv\_s4\_opt**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_dw\_conv\_params* (page 1146) \*dw\_conv\_params, const *nmsis\_nn\_per\_channel\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int8\_t \*input, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const int8\_t \*kernel, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const int32\_t \*bias, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int8\_t \*output)

Optimized s4 depthwise convolution function with constraint that in\_channel equals out\_channel. Refer riscv\_depthwise\_conv\_s4() for function argument details.

- Supported framework: TensorFlow Lite
- The following constraints on the arguments apply
  - a. Number of input channel equals number of output channels or ch\_mult equals 1
- Recommended when number of channels is 4 or greater.

#### Returns

The function returns one of the following RISC\_V\_NMSIS\_NN\_ARG\_ERROR - input channel != output channel or ch\_mult != 1 RISC\_V\_NMSIS\_NN\_SUCCESS - Successful operation

```
static void depthwise_conv_s8_mult_4(const int8_t *input, const int32_t input_x, const int32_t input_y,
                                     const int32_t input_ch, const int8_t *kernel, const int32_t
                                     output_ch, const int32_t ch_mult, const int32_t kernel_x, const
                                     int32_t kernel_y, const int32_t pad_x, const int32_t pad_y, const
                                     int32_t stride_x, const int32_t stride_y, const int32_t *bias, int8_t
                                     *output, const int32_t *output_shift, const int32_t *output_mult,
                                     const int32_t output_x, const int32_t output_y, const int32_t
                                     output_offset, const int32_t input_offset, const int32_t
                                     output_activation_min, const int32_t output_activation_max)
```

```
static void depthwise_conv_s8_generic(const int8_t *input, const uint16_t input_batches, const uint16_t
                                     input_x, const uint16_t input_y, const uint16_t input_ch, const
                                     int8_t *kernel, const uint16_t output_ch, const uint16_t ch_mult,
                                     const uint16_t kernel_x, const uint16_t kernel_y, const uint16_t
                                     pad_x, const uint16_t pad_y, const uint16_t stride_x, const
                                     uint16_t stride_y, const int32_t *bias, int8_t *output, const
                                     int32_t *output_shift, const int32_t *output_mult, const uint16_t
                                     output_x, const uint16_t output_y, const int32_t output_offset,
                                     const int32_t input_offset, const int32_t output_activation_min,
                                     const int32_t output_activation_max, const uint16_t dilation_x,
                                     const uint16_t dilation_y)
```

```
riscv_nmsis_nn_status (page 1145) riscv_depthwise_conv_s8(const nmsis_nn_context (page 1145) *ctx,
                                                         const nmsis_nn_dw_conv_params
                                                         (page 1146) *dw_conv_params, const
                                                         nmsis_nn_per_channel_quant_params
                                                         (page 1146) *quant_params, const
                                                         nmsis_nn_dims (page 1146) *input_dims,
                                                         const int8_t *input, const nmsis_nn_dims
                                                         (page 1146) *filter_dims, const int8_t
                                                         *kernel, const nmsis_nn_dims (page 1146)
                                                         *bias_dims, const int32_t *bias, const
                                                         nmsis_nn_dims (page 1146) *output_dims,
                                                         int8_t *output)
```

Basic s8 depthwise convolution function that doesn't have any constraints on the input dimensions.

- Supported framework: TensorFlow Lite

#### Parameters

- **ctx** – [inout] Function context (e.g. temporary buffer). Check the function definition file to see if an additional buffer is required. Optional function {API}\_get\_buffer\_size() provides the buffer size if an additional buffer is required exists if additional memory is. The caller is expected to clear the buffer, if applicable, for security reasons.
- **dw\_conv\_params** – [in] Depthwise convolution parameters (e.g. strides, dilations, pads,...) dw\_conv\_params->dilation is not used. Range of dw\_conv\_params->input\_offset : [-127, 128] Range of dw\_conv\_params->input\_offset : [-128, 127]
- **quant\_params** – [in] Per-channel quantization info. It contains the multiplier and shift values to be applied to each output channel
- **input\_dims** – [in] Input (activation) tensor dimensions. Format: [N, H, W, C\_IN] Batch argument N is not used.
- **input\_data** – [in] Input (activation) data pointer. Data type: int8

- **filter\_dims** – [in] Filter tensor dimensions. Format: [1, H, W, C\_OUT]
- **filter\_data** – [in] Filter data pointer. Data type: int8
- **bias\_dims** – [in] Bias tensor dimensions. Format: [C\_OUT]
- **bias\_data** – [in] Bias data pointer. Data type: int32
- **output\_dims** – [in] Output tensor dimensions. Format: [N, H, W, C\_OUT]
- **output\_data** – [inout] Output data pointer. Data type: int8

#### Returns

The function returns RISC\_V\_NMSIS\_NN\_SUCCESS

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_depthwise\_conv\_s8\_opt**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_dw\_conv\_params* (page 1146) \*dw\_conv\_params, const *nmsis\_nn\_per\_channel\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int8\_t \*input, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const int8\_t \*kernel, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const int32\_t \*bias, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int8\_t \*output)

Optimized s8 depthwise convolution function with constraint that in\_channel equals out\_channel. Refer riscv\_depthwise\_conv\_s8() for function argument details.

- Supported framework: TensorFlow Lite
- The following constraints on the arguments apply
  - a. Number of input channel equals number of output channels or ch\_mult equals 1
- Recommended when number of channels is 4 or greater.

#### Returns

The function returns one of the following RISC\_V\_NMSIS\_NN\_ARG\_ERROR - input channel != output channel or ch\_mult != 1 RISC\_V\_NMSIS\_NN\_SUCCESS - Successful operation

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_depthwise\_conv\_wrapper\_s16**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_dw\_conv\_params* (page 1146) \*dw\_conv\_params, const *nmsis\_nn\_per\_channel\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int16\_t \*input, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const int8\_t \*filter, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const int64\_t \*bias, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int16\_t \*output)

Wrapper function to pick the right optimized s16 depthwise convolution function.

- Supported framework: TensorFlow Lite
- Picks one of the the following functions
  - a. `riscv_depthwise_conv_s16()`
  - b. `riscv_depthwise_conv_fast_s16()` - RISC-V CPUs with DSP extension only

#### Parameters

- **ctx** – [inout] Function context (e.g. temporary buffer). Check the function definition file to see if an additional buffer is required. Optional function {API}\_get\_buffer\_size() provides the buffer size if required. The caller is expected to clear the buffer, if applicable, for security reasons.
- **dw\_conv\_params** – [in] Depthwise convolution parameters (e.g. strides, dilations, pads,...) `dw_conv_params->dilation` is not used. Range of `dw_conv_params->input_offset` : Not used Range of `dw_conv_params->output_offset` : Not used
- **quant\_params** – [in] Per-channel quantization info. It contains the multiplier and shift values to be applied to each output channel
- **input\_dims** – [in] Input (activation) tensor dimensions. Format: [H, W, C\_IN] Batch argument N is not used and assumed to be 1.
- **input\_data** – [in] Input (activation) data pointer. Data type: int16
- **filter\_dims** – [in] Filter tensor dimensions. Format: [1, H, W, C\_OUT]
- **filter\_data** – [in] Filter data pointer. Data type: int8
- **bias\_dims** – [in] Bias tensor dimensions. Format: [C\_OUT]
- **bias\_data** – [in] Bias data pointer. Data type: int64
- **output\_dims** – [in] Output tensor dimensions. Format: [1, H, W, C\_OUT]
- **output\_data** – [inout] Output data pointer. Data type: int16

#### Returns

The function returns `RISCV_NMSIS_NN_SUCCESS` - Successful completion.



*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_depthwise\_conv\_wrapper\_s4**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_dw\_conv\_params* (page 1146) \*dw\_conv\_params, const *nmsis\_nn\_per\_channel\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int8\_t \*input, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const int8\_t \*filter, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const int32\_t \*bias, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int8\_t \*output)

Wrapper function to pick the right optimized s4 depthwise convolution function.

- Supported framework: TensorFlow Lite

#### Parameters

- **ctx** – [inout] Function context (e.g. temporary buffer). Check the function definition file to see if an additional buffer is required. Optional function {API}\_get\_buffer\_size() provides the buffer size if required. The caller is expected to clear the buffer ,if applicable, for security reasons.
- **dw\_conv\_params** – [in] Depthwise convolution parameters (e.g. strides, dilations, pads,...) dw\_conv\_params->dilation is not used. Range of dw\_conv\_params->input\_offset : [-127, 128] Range of dw\_conv\_params->output\_offset : [-128, 127]
- **quant\_params** – [in] Per-channel quantization info. It contains the multiplier and shift values to be applied to each output channel
- **input\_dims** – [in] Input (activation) tensor dimensions. Format: [H, W, C\_IN] Batch argument N is not used and assumed to be 1.
- **input\_data** – [in] Input (activation) data pointer. Data type: int8
- **filter\_dims** – [in] Filter tensor dimensions. Format: [1, H, W, C\_OUT]
- **filter\_data** – [in] Filter data pointer. Data type: int8\_t packed 4-bit weights, e.g four sequential weights [0x1, 0x2, 0x3, 0x4] packed as [0x21, 0x43].
- **bias\_dims** – [in] Bias tensor dimensions. Format: [C\_OUT]
- **bias\_data** – [in] Bias data pointer. Data type: int32
- **output\_dims** – [in] Output tensor dimensions. Format: [1, H, W, C\_OUT]
- **output\_data** – [inout] Output data pointer. Data type: int8

#### Returns

The function returns RISC\_V\_NMSIS\_NN\_SUCCESS - Successful completion.

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_depthwise\_conv\_wrapper\_s8**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_dw\_conv\_params* (page 1146) \*dw\_conv\_params, const *nmsis\_nn\_per\_channel\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int8\_t \*input, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const int8\_t \*filter, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const int32\_t \*bias, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int8\_t \*output)

Wrapper function to pick the right optimized s8 depthwise convolution function.

- Supported framework: TensorFlow Lite
- Picks one of the the following functions
  - a. `riscv_depthwise_conv_s8()`
  - b. `riscv_depthwise_conv_3x3_s8()` - RISC-V CPUs with DSP extension only
  - c. `riscv_depthwise_conv_s8_opt()`
- Check details of `riscv_depthwise_conv_s8_opt()` for potential data that can be accessed outside of the boundary.

#### Parameters

- **ctx** – [inout] Function context (e.g. temporary buffer). Check the function definition file to see if an additional buffer is required. Optional function {API}\_get\_buffer\_size() provides the buffer size if required. The caller is expected to clear the buffer, if applicable, for security reasons.
- **dw\_conv\_params** – [in] Depthwise convolution parameters (e.g. strides, dilations, pads,...) `dw_conv_params->dilation` is not used. Range of `dw_conv_params->input_offset` : [-127, 128] Range of `dw_conv_params->output_offset` : [-128, 127]
- **quant\_params** – [in] Per-channel quantization info. It contains the multiplier and shift values to be applied to each output channel
- **input\_dims** – [in] Input (activation) tensor dimensions. Format: [H, W, C\_IN] Batch argument N is not used and assumed to be 1.
- **input\_data** – [in] Input (activation) data pointer. Data type: int8
- **filter\_dims** – [in] Filter tensor dimensions. Format: [1, H, W, C\_OUT]
- **filter\_data** – [in] Filter data pointer. Data type: int8
- **bias\_dims** – [in] Bias tensor dimensions. Format: [C\_OUT]
- **bias\_data** – [in] Bias data pointer. Data type: int32
- **output\_dims** – [in] Output tensor dimensions. Format: [1, H, W, C\_OUT]

- **output\_data** – [inout] Output data pointer. Data type: int8

#### Returns

The function returns RISC\_V\_NMSIS\_NN\_SUCCESS - Successful completion.

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_depthwise\_separable\_conv\_HWC\_q7** (const *q7\_t* (page 1131) \*Im\_in, const uint16\_t dim\_im\_in, const uint16\_t ch\_im\_in, const *q7\_t* (page 1131) \*wt, const uint16\_t ch\_im\_out, const uint16\_t dim\_kernel, const uint16\_t padding, const uint16\_t stride, const *q7\_t* (page 1131) \*bias, const uint16\_t bias\_shift, const uint16\_t out\_shift, *q7\_t* (page 1131) \*Im\_out, const uint16\_t dim\_im\_out, *q15\_t* (page 1131) \*bufferA, *q7\_t* (page 1131) \*bufferB)

Q7 depthwise separable convolution function.

#### Buffer size:

bufferA size: 2\*ch\_im\_in\*dim\_kernel\*dim\_kernel

bufferB size: 0

#### Input dimension constraints:

ch\_im\_in equals ch\_im\_out

Implementation: There are 3 nested loop here: Inner loop: calculate each output value with MAC instruction over an accumulator Mid loop: loop over different output channel Outer loop: loop over different output (x, y)

#### Parameters

- **Im\_in** – [in] pointer to input tensor
- **dim\_im\_in** – [in] input tensor dimension
- **ch\_im\_in** – [in] number of input tensor channels
- **wt** – [in] pointer to kernel weights
- **ch\_im\_out** – [in] number of filters, i.e., output tensor channels
- **dim\_kernel** – [in] filter kernel size
- **padding** – [in] padding sizes
- **stride** – [in] convolution stride
- **bias** – [in] pointer to bias
- **bias\_shift** – [in] amount of left-shift for bias

- **out\_shift** – [in] amount of right-shift for output
- **Im\_out** – [inout] pointer to output tensor
- **dim\_im\_out** – [in] output tensor dimension
- **bufferA** – [inout] pointer to buffer space for input
- **bufferB** – [inout] pointer to buffer space for output

**Returns**

The function returns either `RISCV_NMSIS_NN_SIZE_MISMATCH` or `RISCV_NMSIS_NN_SUCCESS` based on the outcome of size checking.

---

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_depthwise\_separable\_conv\_HWC\_q7\_nonsquare**(const *q7\_t*  
 (page 1131)  
 \*Im\_in,  
 const  
 uint16\_t  
 dim\_im\_in\_x,  
 const  
 uint16\_t  
 dim\_im\_in\_y,  
 const  
 uint16\_t  
 ch\_im\_in,  
 const *q7\_t*  
 (page 1131)  
 \*wt, const  
 uint16\_t  
 ch\_im\_out,  
 const  
 uint16\_t  
 dim\_kernel\_x,  
 const  
 uint16\_t  
 dim\_kernel\_y,  
 const  
 uint16\_t  
 padding\_x,  
 const  
 uint16\_t  
 padding\_y,  
 const  
 uint16\_t  
 stride\_x,  
 const  
 uint16\_t  
 stride\_y,  
 const *q7\_t*  
 (page 1131)  
 \*bias, const  
 uint16\_t  
 bias\_shift,  
 const  
 uint16\_t  
 out\_shift,  
*q7\_t*  
 (page 1131)  
 \*Im\_out,  
 const  
 uint16\_t  
 dim\_im\_out\_x,  
 const  
 uint16\_t  
 dim\_im\_out\_y,  
*q15\_t*  
 (page 1131)  
 \*bufferA,  
*q7\_t*  
 (page 1131)  
 \*bufferB)

---

Q7 depthwise separable convolution function (non-square shape)

This function is the version with full list of optimization tricks, but with some constraints: `ch_im_in` is equal to `ch_im_out`

#### Parameters

- **Im\_in** – [in] pointer to input tensor
- **dim\_im\_in\_x** – [in] input tensor dimension x
- **dim\_im\_in\_y** – [in] input tensor dimension y
- **ch\_im\_in** – [in] number of input tensor channels
- **wt** – [in] pointer to kernel weights
- **ch\_im\_out** – [in] number of filters, i.e., output tensor channels
- **dim\_kernel\_x** – [in] filter kernel size x
- **dim\_kernel\_y** – [in] filter kernel size y
- **padding\_x** – [in] padding sizes x
- **padding\_y** – [in] padding sizes y
- **stride\_x** – [in] convolution stride x
- **stride\_y** – [in] convolution stride y
- **bias** – [in] pointer to bias
- **bias\_shift** – [in] amount of left-shift for bias
- **out\_shift** – [in] amount of right-shift for output
- **Im\_out** – [inout] pointer to output tensor
- **dim\_im\_out\_x** – [in] output tensor dimension x
- **dim\_im\_out\_y** – [in] output tensor dimension y
- **bufferA** – [inout] pointer to buffer space for input
- **bufferB** – [inout] pointer to buffer space for output

#### Returns

The function returns either `RISCV_NMSIS_NN_SIZE_MISMATCH` or `RISCV_NMSIS_NN_SUCCESS` based on the outcome of size checking.

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_transpose\_conv\_s8**(const *nmsis\_nn\_context* (page 1145) \*ctx,  
const *nmsis\_nn\_context* (page 1145)  
\*output\_ctx, const  
*nmsis\_nn\_transpose\_conv\_params*  
(page 1146) \*transpose\_conv\_params,  
const  
*nmsis\_nn\_per\_channel\_quant\_params*  
(page 1146) \*quant\_params, const  
*nmsis\_nn\_dims* (page 1146) \*input\_dims,  
const int8\_t \*input\_data, const  
*nmsis\_nn\_dims* (page 1146) \*filter\_dims,  
const int8\_t \*filter\_data, const  
*nmsis\_nn\_dims* (page 1146) \*bias\_dims,  
const int32\_t \*bias\_data, const  
*nmsis\_nn\_dims* (page 1146) \*output\_dims,  
int8\_t \*output\_data)

Basic s8 transpose convolution function.

- a. Supported framework: TensorFlow Lite micro
- b. Additional memory is required for optimization. Refer to arguments 'ctx' and 'output\_ctx' for details.

#### Parameters

- **ctx** – [inout] Function context that contains the additional buffer if required by the function. *riscv\_transpose\_conv\_s8\_get\_buffer\_size* will return the *buffer\_size* if required. The caller is expected to clear the buffer, if applicable, for security reasons.
- **output\_ctx** – [inout] Temporary scratch buffer. The size required size is: output width \* output height \* output channel \* 4 The caller is expected to clear the buffer, if applicable, for security reasons.
- **transpose\_conv\_params** – [in] Convolution parameters (e.g. strides, dilations, pads,...). Range of *transpose\_conv\_params->input\_offset* : [-127, 128] Range of *transpose\_conv\_params->output\_offset* : [-128, 127]
- **quant\_params** – [in] Per-channel quantization info. It contains the multiplier and shift values to be applied to each out channel.
- **input\_dims** – [in] Input (activation) tensor dimensions. Format: [N, H, W, C\_IN]
- **input\_data** – [in] Input (activation) data pointer. Data type: int8
- **filter\_dims** – [in] Filter tensor dimensions. Format: [C\_OUT, HK, WK, C\_IN] where HK and WK are the spatial filter dimensions
- **filter\_data** – [in] Filter data pointer. Data type: int8
- **bias\_dims** – [in] Bias tensor dimensions. Format: [C\_OUT]
- **bias\_data** – [in] Optional bias data pointer. Data type: int32
- **output\_dims** – [in] Output tensor dimensions. Format: [N, H, W, C\_OUT]
- **output\_data** – [out] Output data pointer. Data type: int8

#### Returns

The function returns either *RISCV\_NMSIS\_NN\_ARG\_ERROR* if argument constraints fail. or, *RISCV\_NMSIS\_NN\_SUCCESS* on successful completion.

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_transpose\_conv\_wrapper\_s8**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_context* (page 1145) \*reverse\_conv\_ctx, const *nmsis\_nn\_transpose\_conv\_params* (page 1146) \*transpose\_conv\_params, const *nmsis\_nn\_per\_channel\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int8\_t \*input\_data, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const int8\_t \*filter\_data, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const int32\_t \*bias\_data, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int8\_t \*output\_data)

Wrapper to select optimal transposed convolution algorithm depending on parameters.

- a. Supported framework: TensorFlow Lite micro
- b. Additional memory is required for optimization. Refer to arguments 'ctx' and 'output\_ctx' for details.

#### Parameters

- **ctx** – [inout] Function context that contains the additional buffer if required by the function. `riscv_transpose_conv_s8_get_buffer_size` will return the `buffer_size` if required. The caller is expected to clear the buffer, if applicable, for security reasons.
- **output\_ctx** – [inout] Temporary scratch buffer. The size required size is: output width \* output height \* output channel \* 4 The caller is expected to clear the buffer, if applicable, for security reasons.
- **transpose\_conv\_params** – [in] Convolution parameters (e.g. strides, dilations, pads,...). Range of `transpose_conv_params->input_offset` : [-127, 128] Range of `transpose_conv_params->output_offset` : [-128, 127]
- **quant\_params** – [in] Per-channel quantization info. It contains the multiplier and shift values to be applied to each out channel.
- **input\_dims** – [in] Input (activation) tensor dimensions. Format: [N, H, W, C\_IN]
- **input\_data** – [in] Input (activation) data pointer. Data type: int8
- **filter\_dims** – [in] Filter tensor dimensions. Format: [C\_OUT, HK, WK, C\_IN] where HK and WK are the spatial filter dimensions
- **filter\_data** – [in] Filter data pointer. Data type: int8
- **bias\_dims** – [in] Bias tensor dimensions. Format: [C\_OUT]
- **bias\_data** – [in] Optional bias data pointer. Data type: int32
- **output\_dims** – [in] Output tensor dimensions. Format: [N, H, W, C\_OUT]



- **output\_data** – [out] Output data pointer. Data type: int8

#### Returns

The function returns either RISC\_V\_NMSIS\_NN\_ARG\_ERROR if argument constraints fail. or, RISC\_V\_NMSIS\_NN\_SUCCESS on successful completion.

### Fully-connected Layer Functions

#### GetBufferSizeFC

int32\_t **riscv\_fully\_connected\_s16\_get\_buffer\_size**(const *nmsis\_nn\_dims* (page 1146) \*filter\_dims)

int32\_t **riscv\_fully\_connected\_s16\_get\_buffer\_size\_dsp**(const *nmsis\_nn\_dims* (page 1146) \*filter\_dims)

int32\_t **riscv\_fully\_connected\_s8\_get\_buffer\_size\_dsp**(const *nmsis\_nn\_dims* (page 1146) \*filter\_dims)

int32\_t **riscv\_fully\_connected\_s8\_get\_buffer\_size**(const *nmsis\_nn\_dims* (page 1146) \*filter\_dims)

group **GetBufferSizeFC**

#### Functions

int32\_t **riscv\_fully\_connected\_s16\_get\_buffer\_size**(const *nmsis\_nn\_dims* (page 1146) \*filter\_dims)

Get size of additional buffer required by riscv\_fully\_connected\_s16().

#### Parameters

**filter\_dims** – [in] dimension of filter

#### Returns

The function returns required buffer size in bytes

int32\_t **riscv\_fully\_connected\_s16\_get\_buffer\_size\_dsp**(const *nmsis\_nn\_dims* (page 1146) \*filter\_dims)

Get size of additional buffer required by riscv\_fully\_connected\_s16() for processors with DSP extension. Refer to riscv\_fully\_connected\_s16\_get\_buffer\_size() for function argument details.

#### Note

Intended for compilation on Host. If compiling for an Arm target, use riscv\_fully\_connected\_s16\_get\_buffer\_size().

int32\_t **riscv\_fully\_connected\_s8\_get\_buffer\_size\_dsp**(const *nmsis\_nn\_dims* (page 1146) \*filter\_dims)

Get size of additional buffer required by riscv\_fully\_connected\_s8() for processors with DSP extension. Refer to riscv\_fully\_connected\_s8\_get\_buffer\_size() for function argument details.

#### Note

Intended for compilation on Host. If compiling for an Riscv target, use riscv\_fully\_connected\_s8\_get\_buffer\_size().

int32\_t **riscv\_fully\_connected\_s8\_get\_buffer\_size**(const *nmsis\_nn\_dims* (page 1146) \*filter\_dims)

Get size of additional buffer required by `riscv_fully_connected_s8()`. See also `riscv_vector_sum_s8`, which is required if buffer size is > 0.

**Parameters**

**filter\_dims** – [in] dimension of filter

**Returns**

The function returns required buffer size in bytes

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_batch\_matmul\_s16**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_bmm\_params* (page 1146) \*bmm\_params, const *nmsis\_nn\_per\_tensor\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_lhs\_dims, const int16\_t \*input\_lhs, const *nmsis\_nn\_dims* (page 1146) \*input\_rhs\_dims, const int16\_t \*input\_rhs, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int16\_t \*output)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_batch\_matmul\_s8**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_bmm\_params* (page 1146) \*bmm\_params, const *nmsis\_nn\_per\_tensor\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_lhs\_dims, const int8\_t \*input\_lhs, const *nmsis\_nn\_dims* (page 1146) \*input\_rhs\_dims, const int8\_t \*input\_rhs, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int8\_t \*output)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_fully\_connected\_mat\_q7\_vec\_q15**(const *q15\_t* (page 1131) \*pV, const *q7\_t* (page 1131) \*pM, const uint16\_t dim\_vec, const uint16\_t num\_of\_rows, const uint16\_t bias\_shift, const uint16\_t out\_shift, const *q7\_t* (page 1131) \*bias, *q15\_t* (page 1131) \*pOut, *q15\_t* (page 1131) \*vec\_buffer)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_fully\_connected\_mat\_q7\_vec\_q15\_opt**(const *q15\_t* (page 1131) \*pV, const *q7\_t* (page 1131) \*pM, const uint16\_t dim\_vec, const uint16\_t num\_of\_rows, const uint16\_t bias\_shift, const uint16\_t out\_shift, const *q7\_t* (page 1131) \*bias, *q15\_t* (page 1131) \*pOut, *q15\_t* (page 1131) \*vec\_buffer)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_fully\_connected\_per\_channel\_s8**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_fc\_params* (page 1146) \*fc\_params, const *nmsis\_nn\_per\_channel\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int8\_t \*input\_data, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const int8\_t \*kernel, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const int32\_t \*bias\_data, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int8\_t \*output\_data)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_fully\_connected\_q15**(const *q15\_t* (page 1131) \*pV, const *q15\_t* (page 1131) \*pM, const uint16\_t dim\_vec, const uint16\_t num\_of\_rows, const uint16\_t bias\_shift, const uint16\_t out\_shift, const *q15\_t* (page 1131) \*bias, *q15\_t* (page 1131) \*pOut, *q15\_t* (page 1131) \*vec\_buffer)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_fully\_connected\_q15\_opt**(const *q15\_t* (page 1131) \*pV, const *q15\_t* (page 1131) \*pM, const uint16\_t dim\_vec, const uint16\_t num\_of\_rows, const uint16\_t bias\_shift, const uint16\_t out\_shift, const *q15\_t* (page 1131) \*bias, *q15\_t* (page 1131) \*pOut, *q15\_t* (page 1131) \*vec\_buffer)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_fully\_connected\_q7**(const *q7\_t* (page 1131) \*pV, const *q7\_t* (page 1131) \*pM, const uint16\_t dim\_vec, const uint16\_t num\_of\_rows, const uint16\_t bias\_shift, const uint16\_t out\_shift, const *q7\_t* (page 1131) \*bias, *q7\_t* (page 1131) \*pOut, *q15\_t* (page 1131) \*vec\_buffer)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_fully\_connected\_q7\_opt**(const *q7\_t* (page 1131) \*pV, const *q7\_t* (page 1131) \*pM, const uint16\_t dim\_vec, const uint16\_t num\_of\_rows, const uint16\_t bias\_shift, const uint16\_t out\_shift, const *q7\_t* (page 1131) \*bias, *q7\_t* (page 1131) \*pOut, *q15\_t* (page 1131) \*vec\_buffer)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_fully\_connected\_s16**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_fc\_params* (page 1146) \*fc\_params, const *nmsis\_nn\_per\_tensor\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int16\_t \*input, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const int8\_t \*kernel, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const int64\_t \*bias, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int16\_t \*output)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_fully\_connected\_s4**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_fc\_params* (page 1146) \*fc\_params, const *nmsis\_nn\_per\_tensor\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int8\_t \*input, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const int8\_t \*kernel, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const int32\_t \*bias, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int8\_t \*output)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_fully\_connected\_s8**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_fc\_params* (page 1146) \*fc\_params, const *nmsis\_nn\_per\_tensor\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int8\_t \*input, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const int8\_t \*kernel, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const int32\_t \*bias, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int8\_t \*output)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_fully\_connected\_wrapper\_s8**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_fc\_params* (page 1146) \*fc\_params, const *nmsis\_nn\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int8\_t \*input\_data, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const int8\_t \*filter\_data, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const int32\_t \*bias\_data, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int8\_t \*output\_data)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_vector\_sum\_s8**(int32\_t \*vector\_sum\_buf, const int32\_t vector\_cols, const int32\_t vector\_rows, const int8\_t \*vector\_data, const int32\_t lhs\_offset, const int32\_t rhs\_offset, const int32\_t \*bias\_data)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_vector\_sum\_s8\_s64**(int64\_t \*vector\_sum\_buf, const int32\_t vector\_cols, const int32\_t vector\_rows, const int8\_t \*vector\_data, const int32\_t lhs\_offset, const int64\_t \*bias\_data)

### group Fully-connected Layer Functions

Collection of fully-connected and matrix multiplication functions.

Fully-connected layer is basically a matrix-vector multiplication with bias. The matrix is the weights and the input/output vectors are the activation values. Supported {weight, activation} precisions include {8-bit, 8-bit} and {8-bit, 16-bit}

### Functions

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_batch\_matmul\_s16**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_bmm\_params* (page 1146) \*bmm\_params, const *nmsis\_nn\_per\_tensor\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_lhs\_dims, const int16\_t \*input\_lhs, const *nmsis\_nn\_dims* (page 1146) \*input\_rhs\_dims, const int16\_t \*input\_rhs, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int16\_t \*output)

Batch matmul function with 16 bit input and output.

- a. Supported framework: TensorFlow Lite Micro
- b. Performs row \* row matrix multiplication with the RHS transposed.

### Parameters

- **ctx** – [in] Temporary scratch buffer The caller is expected to clear the buffer, if applicable, for security reasons. Optional function `riscv_fully_connected_s8_get_buffer_size()` provides the buffer size if an additional buffer is required.
- **bmm\_params** – [in] Batch matmul Parameters Adjoint flags are currently unused.
- **quant\_params** – [in] Quantization parameters
- **input\_lhs\_dims** – [in] Input lhs tensor dimensions. This should be NHWC where LHS.C = RHS.C
- **input\_lhs** – [in] Pointer to input tensor
- **input\_rhs\_dims** – [in] Input rhs tensor dimensions. This is expected to be transposed so should be NHWC where LHS.C = RHS.C
- **input\_rhs** – [in] Pointer to transposed input tensor
- **output\_dims** – [in] Output tensor dimensions
- **output** – [out] Pointer to the output tensor

### Returns

The function returns `RISCV_NMSIS_NN_SUCCESS`

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_batch\_matmul\_s8**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_bmm\_params* (page 1146) \*bmm\_params, const *nmsis\_nn\_per\_tensor\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_lhs\_dims, const int8\_t \*input\_lhs, const *nmsis\_nn\_dims* (page 1146) \*input\_rhs\_dims, const int8\_t \*input\_rhs, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int8\_t \*output)

Batch matmul function with 8 bit input and output.

- a. Supported framework: TensorFlow Lite Micro
- b. Performs row \* row matrix multiplication with the RHS transposed.

#### Parameters

- **ctx** – [in] Temporary scratch buffer The caller is expected to clear the buffer, if applicable, for security reasons. Optional function *riscv\_fully\_connected\_s8\_get\_buffer\_size()* provides the buffer size if an additional buffer is required.
- **bmm\_params** – [in] Batch matmul Parameters Adjoint flags are currently unused.
- **quant\_params** – [in] Quantization parameters
- **input\_lhs\_dims** – [in] Input lhs tensor dimensions. This should be NHWC where lhs C = rhs C
- **input\_lhs** – [in] Pointer to input tensor
- **input\_rhs\_dims** – [in] Input rhs tensor dimensions. This is expected to be transposed so should be NHWC where lhs C = rhs C
- **input\_rhs** – [in] Pointer to transposed input tensor
- **output\_dims** – [in] Output tensor dimensions
- **output** – [out] Pointer to the output tensor

#### Returns

The function returns RISC\_V\_NMSIS\_NN\_SUCCESS

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_fully\_connected\_mat\_q7\_vec\_q15**(const *q15\_t* (page 1131) \*pV, const *q7\_t* (page 1131) \*pM, const uint16\_t dim\_vec, const uint16\_t num\_of\_rows, const uint16\_t bias\_shift, const uint16\_t out\_shift, const *q7\_t* (page 1131) \*bias, *q15\_t* (page 1131) \*pOut, *q15\_t* (page 1131) \*vec\_buffer)

Mixed Q15-Q7 fully-connected layer function.

#### Buffer size:

vec\_buffer size: 0

Q7\_Q15 version of the fully connected layer

Weights are in q7\_t and Activations are in q15\_t

#### Parameters

- **pV** – [in] pointer to input vector
- **pM** – [in] pointer to matrix weights
- **dim\_vec** – [in] length of the vector
- **num\_of\_rows** – [in] number of rows in weight matrix
- **bias\_shift** – [in] amount of left-shift for bias
- **out\_shift** – [in] amount of right-shift for output
- **bias** – [in] pointer to bias
- **pOut** – [inout] pointer to output vector
- **vec\_buffer** – [inout] pointer to buffer space for input

#### Returns

The function returns RISC\_V\_NMSIS\_NN\_SUCCESS

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_fully\_connected\_mat\_q7\_vec\_q15\_opt**(const *q15\_t* (page 1131) \*pV, const *q7\_t* (page 1131) \*pM, const uint16\_t dim\_vec, const uint16\_t num\_of\_rows, const uint16\_t bias\_shift, const uint16\_t out\_shift, const *q7\_t* (page 1131) \*bias, *q15\_t* (page 1131) \*pOut, *q15\_t* (page 1131) \*vec\_buffer)

Mixed Q15-Q7 opt fully-connected layer function.

#### Buffer size:

vec\_buffer size: 0

Q7\_Q15 version of the fully connected layer

Weights are in q7\_t and Activations are in q15\_t

Limitation: x4 version requires weight reordering to work

Here we use only one pointer to read 4 rows in the weight matrix. So if the original q7\_t matrix looks like this:

```
| a11 | a12 | a13 | a14 | a15 | a16 | a17 |
| a21 | a22 | a23 | a24 | a25 | a26 | a27 |
| a31 | a32 | a33 | a34 | a35 | a36 | a37 |
| a41 | a42 | a43 | a44 | a45 | a46 | a47 |
```

| a51 | a52 | a53 | a54 | a55 | a56 | a57 |

| a61 | a62 | a63 | a64 | a65 | a66 | a67 |

We operate on multiple-of-4 rows, so the first four rows becomes

| a11 | a21 | a12 | a22 | a31 | a41 | a32 | a42 |

| a13 | a23 | a14 | a24 | a33 | a43 | a34 | a44 |

| a15 | a25 | a16 | a26 | a35 | a45 | a36 | a46 |

The column left over will be in-order. which is: | a17 | a27 | a37 | a47 |

For the left-over rows, we do 1x1 computation, so the data remains as its original order.

So the stored weight matrix looks like this:

| a11 | a21 | a12 | a22 | a31 | a41 |

| a32 | a42 | a13 | a23 | a14 | a24 |

| a33 | a43 | a34 | a44 | a15 | a25 |

| a16 | a26 | a35 | a45 | a36 | a46 |

| a17 | a27 | a37 | a47 | a51 | a52 |

| a53 | a54 | a55 | a56 | a57 | a61 |

| a62 | a63 | a64 | a65 | a66 | a67 |

#### Parameters

- **pV** – [in] pointer to input vector
- **pM** – [in] pointer to matrix weights
- **dim\_vec** – [in] length of the vector
- **num\_of\_rows** – [in] number of rows in weight matrix
- **bias\_shift** – [in] amount of left-shift for bias
- **out\_shift** – [in] amount of right-shift for output
- **bias** – [in] pointer to bias
- **pOut** – [inout] pointer to output vector
- **vec\_buffer** – [inout] pointer to buffer space for input

#### Returns

The function returns RISCV\_NMSIS\_NN\_SUCCESS



*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_fully\_connected\_per\_channel\_s8**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_fc\_params* (page 1146) \*fc\_params, const *nmsis\_nn\_per\_channel\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int8\_t \*input\_data, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const int8\_t \*kernel, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const int32\_t \*bias\_data, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int8\_t \*output\_data)

Basic s8 Fully Connected function using per channel quantization.

- Supported framework: TensorFlow Lite

#### Parameters

- **ctx** – [inout] Function context (e.g. temporary buffer). Check the function definition file to see if an additional buffer is required. Optional function {API}\_get\_buffer\_size() provides the buffer size if an additional buffer is required. The caller is expected to clear the buffer, if applicable, for security reasons.
- **fc\_params** – [in] Fully Connected layer parameters. Range of fc\_params->input\_offset : [-127, 128] fc\_params->filter\_offset : 0 Range of fc\_params->output\_offset : [-128, 127]
- **quant\_params** – [in] Per-channel quantization info. It contains the multiplier and shift values to be applied to each output channel
- **input\_dims** – [in] Input (activation) tensor dimensions. Format: [N, H, W, C\_IN] Input dimension is taken as Nx(H \* W \* C\_IN)
- **input\_data** – [in] Input (activation) data pointer. Data type: int8
- **filter\_dims** – [in] Two dimensional filter dimensions. Format: [N, C] N : accumulation depth and equals (H \* W \* C\_IN) from input\_dims C : output depth and equals C\_OUT in output\_dims H & W : Not used
- **filter\_data** – [in] Filter data pointer. Data type: int8
- **bias\_dims** – [in] Bias tensor dimensions. Format: [C\_OUT] N, H, W : Not used
- **bias\_data** – [in] Bias data pointer. Data type: int32
- **output\_dims** – [in] Output tensor dimensions. Format: [N, C\_OUT] N : Batches C\_OUT : Output depth H & W : Not used.
- **output\_data** – [inout] Output data pointer. Data type: int8

**Returns**

The function returns either `RISCV_NMSIS_NN_ARG_ERROR` if argument constraints fail. or, `RISCV_NMSIS_NN_SUCCESS` on successful completion.

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_fully\_connected\_q15**(const *q15\_t* (page 1131) \*pV, const *q15\_t* (page 1131) \*pM, const uint16\_t dim\_vec, const uint16\_t num\_of\_rows, const uint16\_t bias\_shift, const uint16\_t out\_shift, const *q15\_t* (page 1131) \*bias, *q15\_t* (page 1131) \*pOut, *q15\_t* (page 1131) \*vec\_buffer)

Q15 opt fully-connected layer function.

Q15 basic fully-connected layer function.

**Buffer size:**

vec\_buffer size: 0

**Parameters**

- **pV** – [in] pointer to input vector
- **pM** – [in] pointer to matrix weights
- **dim\_vec** – [in] length of the vector
- **num\_of\_rows** – [in] number of rows in weight matrix
- **bias\_shift** – [in] amount of left-shift for bias
- **out\_shift** – [in] amount of right-shift for output
- **bias** – [in] pointer to bias
- **pOut** – [inout] pointer to output vector
- **vec\_buffer** – [inout] pointer to buffer space for input

**Returns**

The function returns `RISCV_NMSIS_NN_SUCCESS`

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_fully\_connected\_q15\_opt**(const *q15\_t* (page 1131) \*pV, const *q15\_t* (page 1131) \*pM, const uint16\_t dim\_vec, const uint16\_t num\_of\_rows, const uint16\_t bias\_shift, const uint16\_t out\_shift, const *q15\_t* (page 1131) \*bias, *q15\_t* (page 1131) \*pOut, *q15\_t* (page 1131) \*vec\_buffer)

Q15 opt fully-connected layer function.

**Buffer size:**

vec\_buffer size: 0

Here we use only one pointer to read 4 rows in the weight matrix. So if the original matrix looks like this:

```
| a11 | a12 | a13 |  
| a21 | a22 | a23 |  
| a31 | a32 | a33 |
```

```
| a41 | a42 | a43 |
| a51 | a52 | a53 |
| a61 | a62 | a63 |
```

We operate on multiple-of-4 rows, so the first four rows become

```
| a11 | a12 | a21 | a22 | a31 | a32 | a41 | a42 |
| a13 | a23 | a33 | a43 |
```

Remaining rows are kept the same original order.

So the stored weight matrix looks like this:

```
| a11 | a12 | a21 | a22 | a31 | a32 | a41 | a42 |
| a13 | a23 | a33 | a43 | a51 | a52 | a53 | a61 |
| a62 | a63 |
```

#### Parameters

- **pV** – [in] pointer to input vector
- **pM** – [in] pointer to matrix weights
- **dim\_vec** – [in] length of the vector
- **num\_of\_rows** – [in] number of rows in weight matrix
- **bias\_shift** – [in] amount of left-shift for bias
- **out\_shift** – [in] amount of right-shift for output
- **bias** – [in] pointer to bias
- **pOut** – [inout] pointer to output vector
- **vec\_buffer** – [inout] pointer to buffer space for input

#### Returns

The function returns `RISCV_NMSIS_NN_SUCCESS`

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_fully\_connected\_q7**(const *q7\_t* (page 1131) \*pV, const *q7\_t* (page 1131) \*pM, const uint16\_t dim\_vec, const uint16\_t num\_of\_rows, const uint16\_t bias\_shift, const uint16\_t out\_shift, const *q7\_t* (page 1131) \*bias, *q7\_t* (page 1131) \*pOut, *q15\_t* (page 1131) \*vec\_buffer)

Q7 basic fully-connected layer function.

#### Buffer size:

vec\_buffer size: dim\_vec

This basic function is designed to work with regular weight matrix without interleaving.

#### Parameters

- **pV** – [in] pointer to input vector
- **pM** – [in] pointer to matrix weights
- **dim\_vec** – [in] length of the vector
- **num\_of\_rows** – [in] number of rows in weight matrix

- **bias\_shift** – [in] amount of left-shift for bias
- **out\_shift** – [in] amount of right-shift for output
- **bias** – [in] pointer to bias
- **pOut** – [inout] pointer to output vector
- **vec\_buffer** – [inout] pointer to buffer space for input

#### Returns

The function returns RISC\_V\_NMSIS\_NN\_SUCCESS

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_fully\_connected\_q7\_opt**(const *q7\_t* (page 1131) \*pV, const *q7\_t* (page 1131) \*pM, const uint16\_t dim\_vec, const uint16\_t num\_of\_rows, const uint16\_t bias\_shift, const uint16\_t out\_shift, const *q7\_t* (page 1131) \*bias, *q7\_t* (page 1131) \*pOut, *q15\_t* (page 1131) \*vec\_buffer)

Q7 opt fully-connected layer function.

#### Buffer size:

vec\_buffer size: dim\_vec

This opt function is designed to work with interleaved weight matrix. The vector input is assumed in *q7\_t* format, we call *riscv\_q7\_to\_q15\_no\_shift\_shuffle* function to expand into *q15\_t* format with certain weight re-ordering, refer to the function comments for more details. Here we use only one pointer to read 4 rows in the weight matrix. So if the original *q7\_t* matrix looks like this:

```
| a11 | a12 | a13 | a14 | a15 | a16 | a17 |
| a21 | a22 | a23 | a24 | a25 | a26 | a27 |
| a31 | a32 | a33 | a34 | a35 | a36 | a37 |
| a41 | a42 | a43 | a44 | a45 | a46 | a47 |
| a51 | a52 | a53 | a54 | a55 | a56 | a57 |
| a61 | a62 | a63 | a64 | a65 | a66 | a67 |
```

We operates on multiple-of-4 rows, so the first four rows becomes

```
| a11 | a21 | a13 | a23 | a31 | a41 | a33 | a43 |
| a12 | a22 | a14 | a24 | a32 | a42 | a34 | a44 |
| a15 | a25 | a35 | a45 | a16 | a26 | a36 | a46 |
```

So within the kernel, we first read the re-ordered vector in as:

```
| b1 | b3 | and | b2 | b4 |
```

the four *q31\_t* weights will look like

```
| a11 | a13 |, | a21 | a23 |, | a31 | a33 |, | a41 | a43 |
| a12 | a14 |, | a22 | a24 |, | a32 | a34 |, | a42 | a44 |
```

The column left over will be in-order. which is:

```
| a17 | a27 | a37 | a47 |
```

For the left-over rows, we do 1x1 computation, so the data remains as its original order.

So the stored weight matrix looks like this:

```
| a11 | a21 | a13 | a23 | a31 | a41 |
| a33 | a43 | a12 | a22 | a14 | a24 |
| a32 | a42 | a34 | a44 | a15 | a25 |
| a35 | a45 | a16 | a26 | a36 | a46 |
| a17 | a27 | a37 | a47 | a51 | a52 |
| a53 | a54 | a55 | a56 | a57 | a61 |
| a62 | a63 | a64 | a65 | a66 | a67 |
```

#### Parameters

- **pV** – [in] pointer to input vector
- **pM** – [in] pointer to matrix weights
- **dim\_vec** – [in] length of the vector
- **num\_of\_rows** – [in] number of rows in weight matrix
- **bias\_shift** – [in] amount of left-shift for bias
- **out\_shift** – [in] amount of right-shift for output
- **bias** – [in] pointer to bias
- **pOut** – [inout] pointer to output vector
- **vec\_buffer** – [inout] pointer to buffer space for input

#### Returns

The function returns RISC\_V\_NMSIS\_NN\_SUCCESS

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_fully\_connected\_s16**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_fc\_params* (page 1146) \*fc\_params, const *nmsis\_nn\_per\_tensor\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int16\_t \*input, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const int8\_t \*kernel, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const int64\_t \*bias, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int16\_t \*output)

Basic s16 Fully Connected function.

- Supported framework: TensorFlow Lite

#### Parameters

- **ctx** – [inout] Function context (e.g. temporary buffer). Check the function definition file to see if an additional buffer is required. Optional function {API}\_get\_buffer\_size() provides the buffer size if an additional buffer is required. The caller is expected to clear the buffer, if applicable, for security reasons.

- **fc\_params** – [in] Fully Connected layer parameters. fc\_params->input\_offset : 0  
fc\_params->filter\_offset : 0 fc\_params->output\_offset : 0
- **quant\_params** – [in] Per-tensor quantization info. It contains the multiplier and shift value to be applied to the output tensor.
- **input\_dims** – [in] Input (activation) tensor dimensions. Format: [N, H, W, C\_IN] Input dimension is taken as Nx(H \* W \* C\_IN)
- **input\_data** – [in] Input (activation) data pointer. Data type: int16
- **filter\_dims** – [in] Two dimensional filter dimensions. Format: [N, C] N : accumulation depth and equals (H \* W \* C\_IN) from input\_dims C : output depth and equals C\_OUT in output\_dims H & W : Not used
- **filter\_data** – [in] Filter data pointer. Data type: int8
- **bias\_dims** – [in] Bias tensor dimensions. Format: [C\_OUT] N, H, W : Not used
- **bias\_data** – [in] Bias data pointer. Data type: int64
- **output\_dims** – [in] Output tensor dimensions. Format: [N, C\_OUT] N : Batches C\_OUT : Output depth H & W : Not used.
- **output\_data** – [inout] Output data pointer. Data type: int16

#### Returns

The function returns RISCV\_NMSIS\_NN\_SUCCESS

```
riscv_nmsis_nn_status (page 1145) riscv_fully_connected_s4(const nmsis_nn_context (page 1145) *ctx,
const nmsis_nn_fc_params (page 1146)
*fc_params, const
nmsis_nn_per_tensor_quant_params
(page 1146) *quant_params, const
nmsis_nn_dims (page 1146) *input_dims,
const int8_t *input, const nmsis_nn_dims
(page 1146) *filter_dims, const int8_t
*kernel, const nmsis_nn_dims (page 1146)
*bias_dims, const int32_t *bias, const
nmsis_nn_dims (page 1146)
*output_dims, int8_t *output)
```

Basic s4 Fully Connected function.

- Supported framework: TensorFlow Lite

#### Parameters

- **ctx** – [inout] Function context (e.g. temporary buffer). Check the function definition file to see if an additional buffer is required. Optional function {API}\_get\_buffer\_size() provides the buffer size if an additional buffer is required. The caller is expected to clear the buffer ,if applicable, for security reasons.
- **fc\_params** – [in] Fully Connected layer parameters. Range of fc\_params->input\_offset : [-127, 128] fc\_params->filter\_offset : 0 Range of fc\_params->output\_offset : [-128, 127]
- **quant\_params** – [in] Per-tensor quantization info. It contains the multiplier and shift value to be applied to the output tensor.
- **input\_dims** – [in] Input (activation) tensor dimensions. Format: [N, H, W, C\_IN] Input dimension is taken as Nx(H \* W \* C\_IN)

- **input\_data** – [in] Input (activation) data pointer. Data type: int8
- **filter\_dims** – [in] Two dimensional filter dimensions. Format: [N, C] N : accumulation depth and equals (H \* W \* C\_IN) from input\_dims C : output depth and equals C\_OUT in output\_dims H & W : Not used
- **filter\_data** – [in] Filter data pointer. Data type: int8\_t packed 4-bit weights, e.g four sequential weights [0x1, 0x2, 0x3, 0x4] packed as [0x21, 0x43].
- **bias\_dims** – [in] Bias tensor dimensions. Format: [C\_OUT] N, H, W : Not used
- **bias\_data** – [in] Bias data pointer. Data type: int32
- **output\_dims** – [in] Output tensor dimensions. Format: [N, C\_OUT] N : Batches C\_OUT : Output depth H & W : Not used.
- **output\_data** – [inout] Output data pointer. Data type: int8

#### Returns

The function returns RISCV\_NMSIS\_NN\_SUCCESS

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_fully\_connected\_s8**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_fc\_params* (page 1146) \*fc\_params, const *nmsis\_nn\_per\_tensor\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int8\_t \*input, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const int8\_t \*kernel, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const int32\_t \*bias, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int8\_t \*output)

Basic s8 Fully Connected function.

- Supported framework: TensorFlow Lite

#### Parameters

- **ctx** – [inout] Function context (e.g. temporary buffer). Check the function definition file to see if an additional buffer is required. Optional function {API}\_get\_buffer\_size() provides the buffer size if an additional buffer is required. The caller is expected to clear the buffer, if applicable, for security reasons.
- **fc\_params** – [in] Fully Connected layer parameters. Range of fc\_params->input\_offset : [-127, 128] fc\_params->filter\_offset : 0 Range of fc\_params->output\_offset : [-128, 127]
- **quant\_params** – [in] Per-tensor quantization info. It contains the multiplier and shift value to be applied to the output tensor.
- **input\_dims** – [in] Input (activation) tensor dimensions. Format: [N, H, W, C\_IN] Input dimension is taken as Nx(H \* W \* C\_IN)
- **input\_data** – [in] Input (activation) data pointer. Data type: int8
- **filter\_dims** – [in] Two dimensional filter dimensions. Format: [N, C] N : accumulation depth and equals (H \* W \* C\_IN) from input\_dims C : output depth and equals C\_OUT in output\_dims H & W : Not used
- **filter\_data** – [in] Filter data pointer. Data type: int8

- **bias\_dims** – [in] Bias tensor dimensions. Format: [C\_OUT] N, H, W : Not used
- **bias\_data** – [in] Bias data pointer. Data type: int32
- **output\_dims** – [in] Output tensor dimensions. Format: [N, C\_OUT] N : Batches C\_OUT : Output depth H & W : Not used.
- **output\_data** – [inout] Output data pointer. Data type: int8

#### Returns

The function returns either RISC\_V\_NMSIS\_NN\_ARG\_ERROR if argument constraints fail. or, RISC\_V\_NMSIS\_NN\_SUCCESS on successful completion.

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_fully\_connected\_wrapper\_s8**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_fc\_params* (page 1146) \*fc\_params, const *nmsis\_nn\_quant\_params* (page 1146) \*quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int8\_t \*input\_data, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const int8\_t \*filter\_data, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const int32\_t \*bias\_data, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int8\_t \*output\_data)

s8 Fully Connected layer wrapper function

- Supported framework: TensorFlow Lite

#### Parameters

- **ctx** – [inout] Function context (e.g. temporary buffer). Check the function definition file to see if an additional buffer is required. Optional function {API}\_get\_buffer\_size() provides the buffer size if an additional buffer is required. The caller is expected to clear the buffer, if applicable, for security reasons.
- **fc\_params** – [in] Fully Connected layer parameters. Range of fc\_params->input\_offset : [-127, 128] fc\_params->filter\_offset : 0 Range of fc\_params->output\_offset : [-128, 127]
- **quant\_params** – [in] Per-channel or per-tensor quantization info. Check struct defintion for details. It contains the multiplier and shift value(s) to be applied to each output channel
- **input\_dims** – [in] Input (activation) tensor dimensions. Format: [N, H, W, C\_IN] Input dimension is taken as Nx(H \* W \* C\_IN)
- **input\_data** – [in] Input (activation) data pointer. Data type: int8
- **filter\_dims** – [in] Two dimensional filter dimensions. Format: [N, C] N : accumulation depth and equals (H \* W \* C\_IN) from input\_dims C : output depth and equals C\_OUT in output\_dims H & W : Not used
- **filter\_data** – [in] Filter data pointer. Data type: int8



- **bias\_dims** – [in] Bias tensor dimensions. Format: [C\_OUT] N, H, W : Not used
- **bias\_data** – [in] Bias data pointer. Data type: int32
- **output\_dims** – [in] Output tensor dimensions. Format: [N, C\_OUT] N : Batches C\_OUT : Output depth H & W : Not used.
- **output\_data** – [inout] Output data pointer. Data type: int8

#### Returns

The function returns either RISC\_V\_NMSIS\_NN\_ARG\_ERROR if argument constraints fail. or, RISC\_V\_NMSIS\_NN\_SUCCESS on successful completion.

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_vector\_sum\_s8**(int32\_t \*vector\_sum\_buf, const int32\_t vector\_cols, const int32\_t vector\_rows, const int8\_t \*vector\_data, const int32\_t lhs\_offset, const int32\_t rhs\_offset, const int32\_t \*bias\_data)

Calculate the sum of each row in vector\_data, multiply by lhs\_offset and optionally add s32 bias\_data.

#### Parameters

- **vector\_sum\_buf** – [inout] Buffer for vector sums
- **vector\_cols** – [in] Number of vector columns
- **vector\_rows** – [in] Number of vector rows
- **vector\_data** – [in] Vector of weights data
- **lhs\_offset** – [in] Constant multiplied with each sum
- **rhs\_offset** – [in] Constant added to each vector element before sum
- **bias\_data** – [in] Vector of bias data, added to each sum.

#### Returns

The function returns RISC\_V\_NMSIS\_NN\_SUCCESS - Successful operation

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_vector\_sum\_s8\_s64**(int64\_t \*vector\_sum\_buf, const int32\_t vector\_cols, const int32\_t vector\_rows, const int8\_t \*vector\_data, const int32\_t lhs\_offset, const int64\_t \*bias\_data)

Calculate the sum of each row in vector\_data, multiply by lhs\_offset and optionally add s64 bias\_data.

#### Parameters

- **vector\_sum\_buf** – [inout] Buffer for vector sums
- **vector\_cols** – [in] Number of vector columns
- **vector\_rows** – [in] Number of vector rows
- **vector\_data** – [in] Vector of weights data
- **lhs\_offset** – [in] Constant multiplied with each sum
- **bias\_data** – [in] Vector of bias data, added to each sum.

#### Returns

The function returns RISC\_V\_NMSIS\_NN\_SUCCESS - Successful operation

## LSTM Layer Functions

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_lstm\_unidirectional\_s16**(const int16\_t \*input, int16\_t \*output, const *nmsis\_nn\_lstm\_params* (page 1146) \*params, *nmsis\_nn\_lstm\_context* (page 1146) \*buffers)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_lstm\_unidirectional\_s8**(const int8\_t \*input, int8\_t \*output, const *nmsis\_nn\_lstm\_params* (page 1146) \*params, *nmsis\_nn\_lstm\_context* (page 1146) \*buffers)

### group LSTM Layer Functions

#### Functions

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_lstm\_unidirectional\_s16**(const int16\_t \*input, int16\_t \*output, const *nmsis\_nn\_lstm\_params* (page 1146) \*params, *nmsis\_nn\_lstm\_context* (page 1146) \*buffers)

LSTM unidirectional function with 16 bit input and output and 16 bit gate output, 64 bit bias.

- a. Supported framework: TensorFlow Lite Micro

#### Parameters

- **input** – [in] Pointer to input data
- **output** – [out] Pointer to output data
- **params** – [in] Struct containing all information about the lstm operator, see *riscv\_nn\_types*.
- **buffers** – [in] Struct containing pointers to all temporary scratch buffers needed for the lstm operator, see *riscv\_nn\_types*.

#### Returns

The function returns `RISCV_NMSIS_NN_SUCCESS`

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_lstm\_unidirectional\_s8**(const int8\_t \*input, int8\_t \*output, const *nmsis\_nn\_lstm\_params* (page 1146) \*params, *nmsis\_nn\_lstm\_context* (page 1146) \*buffers)

LSTM unidirectional function with 8 bit input and output and 16 bit gate output, 32 bit bias.

- a. Supported framework: TensorFlow Lite Micro

#### Parameters

- **input** – [in] Pointer to input data
- **output** – [out] Pointer to output data

- **params** – [in] Struct containing all information about the lstm operator, see `riscv_nn_types`.
- **buffers** – [in] Struct containing pointers to all temporary scratch buffers needed for the lstm operator, see `riscv_nn_types`.

#### Returns

The function returns `RISCV_NMSIS_NN_SUCCESS`

### Pad Layer Functions:

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_pad\_s8**(const int8\_t \*input, int8\_t \*output, const int8\_t pad\_value, const *nmsis\_nn\_dims* (page 1146) \*input\_size, const *nmsis\_nn\_dims* (page 1146) \*pre\_pad, const *nmsis\_nn\_dims* (page 1146) \*post\_pad)

### group Pad Layer Functions:

#### Functions

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_pad\_s8**(const int8\_t \*input, int8\_t \*output, const int8\_t pad\_value, const *nmsis\_nn\_dims* (page 1146) \*input\_size, const *nmsis\_nn\_dims* (page 1146) \*pre\_pad, const *nmsis\_nn\_dims* (page 1146) \*post\_pad)

Expands the size of the input by adding constant values before and after the data, in all dimensions.

#### Parameters

- **input** – [in] Pointer to input data
- **output** – [out] Pointer to output data
- **pad\_value** – [in] Value to pad with
- **input\_size** – [in] Input tensor dimensions
- **pre\_pad** – [in] Padding to apply before data in each dimension
- **post\_pad** – [in] Padding to apply after data in each dimension

#### Returns

The function returns `RISCV_NMSIS_NN_SUCCESS`

### Pooling Functions

#### GetBufferSizePooling

int32\_t **riscv\_avgpool\_s16\_get\_buffer\_size**(const int output\_x, const int ch\_src)

int32\_t **riscv\_avgpool\_s16\_get\_buffer\_size\_dsp**(const int output\_x, const int ch\_src)

int32\_t **riscv\_avgpool\_s8\_get\_buffer\_size**(const int output\_x, const int ch\_src)

int32\_t **riscv\_avgpool\_s8\_get\_buffer\_size\_dsp**(const int output\_x, const int ch\_src)

#### group GetBufferSizePooling

## Functions

int32\_t **riscv\_avgpool\_s16\_get\_buffer\_size**(const int output\_x, const int ch\_src)

Get the required buffer size for S16 average pooling function.

### Parameters

- **dim\_dst\_width** – [in] output tensor dimension
- **ch\_src** – [in] number of input tensor channels

### Returns

The function returns required buffer size in bytes

int32\_t **riscv\_avgpool\_s16\_get\_buffer\_size\_dsp**(const int output\_x, const int ch\_src)

Get the required buffer size for S16 average pooling function for processors with DSP extension. Refer to `riscv_avgpool_s16_get_buffer_size()` for function argument details.

### Note

Intended for compilation on Host. If compiling for an Riscv target, use `riscv_avgpool_s16_get_buffer_size()`.

int32\_t **riscv\_avgpool\_s8\_get\_buffer\_size**(const int output\_x, const int ch\_src)

Get the required buffer size for S8 average pooling function.

### Parameters

- **dim\_dst\_width** – [in] output tensor dimension
- **ch\_src** – [in] number of input tensor channels

### Returns

The function returns required buffer size in bytes

int32\_t **riscv\_avgpool\_s8\_get\_buffer\_size\_dsp**(const int output\_x, const int ch\_src)

Get the required buffer size for S8 average pooling function for processors with DSP extension. Refer to `riscv_avgpool_s8_get_buffer_size()` for function argument details.

### Note

Intended for compilation on Host. If compiling for an Riscv target, use `riscv_avgpool_s8_get_buffer_size()`.

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_avgpool\_s16**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_pool\_params* (page 1146) \*pool\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int16\_t \*src, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int16\_t \*dst)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_avgpool\_s8**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_pool\_params* (page 1146) \*pool\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int8\_t \*src, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int8\_t \*dst)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_max\_pool\_s16**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_pool\_params* (page 1146) \*pool\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int16\_t \*src, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int16\_t \*dst)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_max\_pool\_s8**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_pool\_params* (page 1146) \*pool\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int8\_t \*src, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int8\_t \*dst)

void **riscv\_maxpool\_q7\_HWC**(*q7\_t* (page 1131) \*Im\_in, const uint16\_t dim\_im\_in, const uint16\_t ch\_im\_in, const uint16\_t dim\_kernel, const uint16\_t padding, const uint16\_t stride, const uint16\_t dim\_im\_out, *q7\_t* (page 1131) \*bufferA, *q7\_t* (page 1131) \*Im\_out)

void **riscv\_avepool\_q7\_HWC**(*q7\_t* (page 1131) \*Im\_in, const uint16\_t dim\_im\_in, const uint16\_t ch\_im\_in, const uint16\_t dim\_kernel, const uint16\_t padding, const uint16\_t stride, const uint16\_t dim\_im\_out, *q7\_t* (page 1131) \*bufferA, *q7\_t* (page 1131) \*Im\_out)

#### group Pooling Functions

Perform pooling functions, including max pooling and average pooling

Perform max and average pooling operations

#### Functions

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_avgpool\_s16**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_pool\_params* (page 1146) \*pool\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int16\_t \*src, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int16\_t \*dst)

s16 average pooling function.

- Supported Framework: TensorFlow Lite

#### Parameters

- **ctx** – [inout] Function context (e.g. temporary buffer). Check the function definition file to see if an additional buffer is required. Optional function {API}\_get\_buffer\_size() provides the buffer size if an additional buffer is required. The caller is expected to clear the buffer, if applicable, for security reasons.
- **pool\_params** – [in] Pooling parameters
- **input\_dims** – [in] Input (activation) tensor dimensions. Format: [H, W, C\_IN]
- **input\_data** – [in] Input (activation) data pointer. Data type: int16
- **filter\_dims** – [in] Filter tensor dimensions. Format: [H, W] Argument N and C are not used.

- **output\_dims** – [in] Output tensor dimensions. Format: [H, W, C\_OUT] Argument N is not used. C\_OUT equals C\_IN.
- **output\_data** – [inout] Output data pointer. Data type: int16

**Returns**

The function returns RISC\_V\_NMSIS\_NN\_SUCCESS - Successful operation  
RISC\_V\_NMSIS\_NN\_ARG\_ERROR - In case of invalid arguments

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_avgpool\_s8**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_pool\_params* (page 1146) \*pool\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int8\_t \*src, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int8\_t \*dst)

s8 average pooling function.

- Supported Framework: TensorFlow Lite

**Parameters**

- **ctx** – [inout] Function context (e.g. temporary buffer). Check the function definition file to see if an additional buffer is required. Optional function {API}\_get\_buffer\_size() provides the buffer size if an additional buffer is required. The caller is expected to clear the buffer, if applicable, for security reasons.
- **pool\_params** – [in] Pooling parameters
- **input\_dims** – [in] Input (activation) tensor dimensions. Format: [H, W, C\_IN]
- **input\_data** – [in] Input (activation) data pointer. Data type: int8
- **filter\_dims** – [in] Filter tensor dimensions. Format: [H, W] Argument N and C are not used.
- **output\_dims** – [in] Output tensor dimensions. Format: [H, W, C\_OUT] Argument N is not used. C\_OUT equals C\_IN.
- **output\_data** – [inout] Output data pointer. Data type: int8

**Returns**

The function returns either RISC\_V\_NMSIS\_NN\_ARG\_ERROR if argument constraints fail. or, RISC\_V\_NMSIS\_NN\_SUCCESS on successful completion.

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_max\_pool\_s16**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_pool\_params* (page 1146) \*pool\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int16\_t \*src, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int16\_t \*dst)

s16 max pooling function.

- Supported Framework: TensorFlow Lite

**Parameters**

- **ctx** – [inout] Function context (e.g. temporary buffer). Check the function definition file to see if an additional buffer is required. Optional function {API}\_get\_buffer\_size() provides the buffer size if an additional buffer is required. The caller is expected to clear the buffer, if applicable, for security reasons.
- **pool\_params** – [in] Pooling parameters
- **input\_dims** – [in] Input (activation) tensor dimensions. Format: [H, W, C\_IN]
- **src** – [in] Input (activation) data pointer. The input tensor must not overlap with the output tensor. Data type: int16
- **filter\_dims** – [in] Filter tensor dimensions. Format: [H, W] Argument N and C are not used.
- **output\_dims** – [in] Output tensor dimensions. Format: [H, W, C\_OUT] Argument N is not used. C\_OUT equals C\_IN.
- **dst** – [inout] Output data pointer. Data type: int16

#### Returns

The function returns either RISC\_V\_NMSIS\_NN\_ARG\_ERROR if argument constraints fail. or, RISC\_V\_NMSIS\_NN\_SUCCESS on successful completion.

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_max\_pool\_s8**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_pool\_params* (page 1146) \*pool\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int8\_t \*src, const *nmsis\_nn\_dims* (page 1146) \*filter\_dims, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int8\_t \*dst)

s8 max pooling function.

- Supported Framework: TensorFlow Lite

#### Parameters

- **ctx** – [inout] Function context (e.g. temporary buffer). Check the function definition file to see if an additional buffer is required. Optional function {API}\_get\_buffer\_size() provides the buffer size if an additional buffer is required. The caller is expected to clear the buffer, if applicable, for security reasons.
- **pool\_params** – [in] Pooling parameters
- **input\_dims** – [in] Input (activation) tensor dimensions. Format: [H, W, C\_IN]
- **input\_data** – [in] Input (activation) data pointer. The input tensor must not overlap with the output tensor. Data type: int8
- **filter\_dims** – [in] Filter tensor dimensions. Format: [H, W] Argument N and C are not used.
- **output\_dims** – [in] Output tensor dimensions. Format: [H, W, C\_OUT] Argument N is not used. C\_OUT equals C\_IN.
- **output\_data** – [inout] Output data pointer. Data type: int8

#### Returns

The function returns either RISC\_V\_NMSIS\_NN\_ARG\_ERROR if argument constraints fail. or, RISC\_V\_NMSIS\_NN\_SUCCESS on successful completion.

```
void riscv_maxpool_q7_HWC(q7_t (page 1131) *Im_in, const uint16_t dim_im_in, const uint16_t ch_im_in,  
                        const uint16_t dim_kernel, const uint16_t padding, const uint16_t stride, const  
                        uint16_t dim_im_out, q7_t (page 1131) *bufferA, q7_t (page 1131) *Im_out)
```

Q7 max pooling function.

The pooling function is implemented as split x-pooling then y-pooling.

This pooling function is input-destructive. Input data is undefined after calling this function.

#### Parameters

- **Im\_in** – [inout] pointer to input tensor
- **dim\_im\_in** – [in] input tensor dimension
- **ch\_im\_in** – [in] number of input tensor channels
- **dim\_kernel** – [in] filter kernel size
- **padding** – [in] padding sizes
- **stride** – [in] convolution stride
- **dim\_im\_out** – [in] output tensor dimension
- **bufferA** – [inout] Not used
- **Im\_out** – [inout] pointer to output tensor

```
void riscv_avepool_q7_HWC(q7_t (page 1131) *Im_in, const uint16_t dim_im_in, const uint16_t ch_im_in,  
                        const uint16_t dim_kernel, const uint16_t padding, const uint16_t stride, const  
                        uint16_t dim_im_out, q7_t (page 1131) *bufferA, q7_t (page 1131) *Im_out)
```

Q7 average pooling function.

#### Buffer size:

bufferA size: 2\*dim\_im\_out\*ch\_im\_in

The pooling function is implemented as split x-pooling then y-pooling.

This pooling function is input-destructive. Input data is undefined after calling this function.

#### Parameters

- **Im\_in** – [inout] pointer to input tensor
- **dim\_im\_in** – [in] input tensor dimension
- **ch\_im\_in** – [in] number of input tensor channels
- **dim\_kernel** – [in] filter kernel size
- **padding** – [in] padding sizes
- **stride** – [in] convolution stride
- **dim\_im\_out** – [in] output tensor dimension
- **bufferA** – [inout] pointer to buffer space for input
- **Im\_out** – [inout] pointer to output tensor



## Reshape Functions

void **riscv\_reshape\_s8**(const int8\_t \*input, int8\_t \*output, const uint32\_t total\_size)

*group* **Reshape Functions**

### Functions

void **riscv\_reshape\_s8**(const int8\_t \*input, int8\_t \*output, const uint32\_t total\_size)

Reshape a s8 vector into another with different shape.

#### Note

The output is expected to be in a memory area that does not overlap with the input's

#### Parameters

- **input** – [**in**] points to the s8 input vector
- **output** – [**out**] points to the s8 output vector
- **total\_size** – [**in**] total size of the input and output vectors in bytes

## Softmax Functions

void **riscv\_softmax\_q15**(const [q15\\_t](#) (page 1131) \*vec\_in, const uint16\_t dim\_vec, [q15\\_t](#) (page 1131) \*p\_out)

void **riscv\_softmax\_q7**(const [q7\\_t](#) (page 1131) \*vec\_in, const uint16\_t dim\_vec, [q7\\_t](#) (page 1131) \*p\_out)

[riscv\\_nmsis\\_nn\\_status](#) (page 1145) **riscv\_softmax\_s16**(const int16\_t \*input, const int32\_t num\_rows, const int32\_t row\_size, const int32\_t mult, const int32\_t shift, const [nmsis\\_nn\\_softmax\\_lut\\_s16](#) (page 1146) \*softmax\_params, int16\_t \*output)

void **riscv\_softmax\_s8**(const int8\_t \*input, const int32\_t num\_rows, const int32\_t row\_size, const int32\_t mult, const int32\_t shift, const int32\_t diff\_min, int8\_t \*output)

void **riscv\_softmax\_s8\_s16**(const int8\_t \*input, const int32\_t num\_rows, const int32\_t row\_size, const int32\_t mult, const int32\_t shift, const int32\_t diff\_min, int16\_t \*output)

void **riscv\_softmax\_u8**(const uint8\_t \*input, const int32\_t num\_rows, const int32\_t row\_size, const int32\_t mult, const int32\_t shift, const int32\_t diff\_min, uint8\_t \*output)

void **riscv\_softmax\_with\_batch\_q7**(const [q7\\_t](#) (page 1131) \*vec\_in, const uint16\_t nb\_batches, const uint16\_t dim\_vec, [q7\\_t](#) (page 1131) \*p\_out)

*group* **Softmax Functions**

## Functions

void **riscv\_softmax\_q15**(const *q15\_t* (page 1131) \*vec\_in, const uint16\_t dim\_vec, *q15\_t* (page 1131) \*p\_out)

Q15 softmax function.

Here, instead of typical e based softmax, we use 2-based softmax, i.e.,:

$$y_i = 2^{(x_i)} / \sum(2^{x_j})$$

The relative output will be different here. But mathematically, the gradient will be the same with a log(2) scaling factor.

### Parameters

- **vec\_in** – [in] pointer to input vector
- **dim\_vec** – [in] input vector dimension
- **p\_out** – [out] pointer to output vector

void **riscv\_softmax\_q7**(const *q7\_t* (page 1131) \*vec\_in, const uint16\_t dim\_vec, *q7\_t* (page 1131) \*p\_out)

Q7 softmax function.

Here, instead of typical natural logarithm e based softmax, we use 2-based softmax here, i.e.,:

$$y_i = 2^{(x_i)} / \sum(2^{x_j})$$

The relative output will be different here. But mathematically, the gradient will be the same with a log(2) scaling factor.

### Parameters

- **vec\_in** – [in] pointer to input vector
- **dim\_vec** – [in] input vector dimension
- **p\_out** – [out] pointer to output vector

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_softmax\_s16**(const int16\_t \*input, const int32\_t num\_rows, const int32\_t row\_size, const int32\_t mult, const int32\_t shift, const *nmsis\_nn\_softmax\_lut\_s16* (page 1146) \*softmax\_params, int16\_t \*output)

S16 softmax function.

### Note

Supported framework: TensorFlow Lite micro (bit-accurate)

### Parameters

- **input** – [in] Pointer to the input tensor
- **num\_rows** – [in] Number of rows in the input tensor
- **row\_size** – [in] Number of elements in each input row
- **mult** – [in] Input quantization multiplier

- **shift** – [in] Input quantization shift within the range [0, 31]
- **softmax\_params** – [in] Softmax s16 layer parameters with two pointers to LUTs specified below. For indexing the high 9 bits are used and 7 remaining for interpolation. That means 512 entries for the 9-bit indexing and 1 extra for interpolation, i.e. 513 values for each LUT.
  - Lookup table for  $\exp(x)$ , where  $x$  uniform distributed between  $[-10.0, 0.0]$
  - Lookup table for  $1 / (1 + x)$ , where  $x$  uniform distributed between  $[0.0, 1.0]$
- **output** – [out] Pointer to the output tensor

#### Returns

The function returns `RISCV_NMSIS_NN_ARG_ERROR` Argument error check failed  
`RISCV_NMSIS_NN_SUCCESS` - Successful operation

```
void riscv_softmax_s8(const int8_t *input, const int32_t num_rows, const int32_t row_size, const int32_t
    mult, const int32_t shift, const int32_t diff_min, int8_t *output)
```

S8 softmax function.

#### Note

Supported framework: TensorFlow Lite micro (bit-accurate)

#### Parameters

- **input** – [in] Pointer to the input tensor
- **num\_rows** – [in] Number of rows in the input tensor
- **row\_size** – [in] Number of elements in each input row
- **mult** – [in] Input quantization multiplier
- **shift** – [in] Input quantization shift within the range [0, 31]
- **diff\_min** – [in] Minimum difference with max in row. Used to check if the quantized exponential operation can be performed
- **output** – [out] Pointer to the output tensor

```
void riscv_softmax_s8_s16(const int8_t *input, const int32_t num_rows, const int32_t row_size, const
    int32_t mult, const int32_t shift, const int32_t diff_min, int16_t *output)
```

S8 to s16 softmax function.

#### Note

Supported framework: TensorFlow Lite micro (bit-accurate)

#### Parameters

- **input** – [in] Pointer to the input tensor
- **num\_rows** – [in] Number of rows in the input tensor
- **row\_size** – [in] Number of elements in each input row
- **mult** – [in] Input quantization multiplier
- **shift** – [in] Input quantization shift within the range [0, 31]

- **diff\_min** – [in] Minimum difference with max in row. Used to check if the quantized exponential operation can be performed
- **output** – [out] Pointer to the output tensor

void **riscv\_softmax\_u8**(const uint8\_t \*input, const int32\_t num\_rows, const int32\_t row\_size, const int32\_t mult, const int32\_t shift, const int32\_t diff\_min, uint8\_t \*output)

U8 softmax function.

#### Note

Supported framework: TensorFlow Lite micro (bit-accurate)

#### Parameters

- **input** – [in] Pointer to the input tensor
- **num\_rows** – [in] Number of rows in the input tensor
- **row\_size** – [in] Number of elements in each input row
- **mult** – [in] Input quantization multiplier
- **shift** – [in] Input quantization shift within the range [0, 31]
- **diff\_min** – [in] Minimum difference with max in row. Used to check if the quantized exponential operation can be performed
- **output** – [out] Pointer to the output tensor

void **riscv\_softmax\_with\_batch\_q7**(const *q7\_t* (page 1131) \*vec\_in, const uint16\_t nb\_batches, const uint16\_t dim\_vec, *q7\_t* (page 1131) \*p\_out)

Q7 softmax function with batch parameter.

Here, instead of typical natural logarithm e based softmax, we use 2-based softmax here, i.e.,:

$$y_i = 2^{(x_i)} / \sum(2^{x_j})$$

The relative output will be different here. But mathematically, the gradient will be the same with a log(2) scaling factor.

#### Parameters

- **vec\_in** – [in] pointer to input vector
- **nb\_batches** – [in] number of batches
- **dim\_vec** – [in] input vector dimension
- **p\_out** – [out] pointer to output vector

## SVDF Functions

### GetBufferSizeSVDF

int32\_t **riscv\_svdf\_s8\_get\_buffer\_size\_dsp**(const *nmsis\_nn\_dims* (page 1146) \*weights\_feature\_dims)

int32\_t **riscv\_svdf\_s8\_get\_buffer\_size\_mve**(const *nmsis\_nn\_dims* (page 1146) \*weights\_feature\_dims)

int32\_t **riscv\_svdf\_s8\_get\_buffer\_size**(const *nmsis\_nn\_dims* (page 1146) \*weights\_feature\_dims)

group **GetBufferSizeSVDF**

### Functions

int32\_t **riscv\_svdf\_s8\_get\_buffer\_size\_dsp**(const *nmsis\_nn\_dims* (page 1146) \*weights\_feature\_dims)

Get size of additional buffer required by `riscv_svdf_s8()` for processors with DSP extension. Refer to `riscv_svdf_s8_get_buffer_size()` for function argument details.

#### Note

Intended for compilation on Host. If compiling for an Arm target, use `riscv_svdf_s8_get_buffer_size()`.

int32\_t **riscv\_svdf\_s8\_get\_buffer\_size\_mve**(const *nmsis\_nn\_dims* (page 1146) \*weights\_feature\_dims)

int32\_t **riscv\_svdf\_s8\_get\_buffer\_size**(const *nmsis\_nn\_dims* (page 1146) \*weights\_feature\_dims)

Get size of additional buffer required by `riscv_svdf_s8()`.

#### Parameters

**filter\_dims** – [in] dimension of filter

#### Returns

The function returns required buffer size in bytes

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_svdf\_s8**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_context* (page 1145) \*input\_ctx, const *nmsis\_nn\_context* (page 1145) \*output\_ctx, const *nmsis\_nn\_svdf\_params* (page 1146) \*svdf\_params, const *nmsis\_nn\_per\_tensor\_quant\_params* (page 1146) \*input\_quant\_params, const *nmsis\_nn\_per\_tensor\_quant\_params* (page 1146) \*output\_quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int8\_t \*input\_data, const *nmsis\_nn\_dims* (page 1146) \*state\_dims, int8\_t \*state\_data, const *nmsis\_nn\_dims* (page 1146) \*weights\_feature\_dims, const int8\_t \*weights\_feature\_data, const *nmsis\_nn\_dims* (page 1146) \*weights\_time\_dims, const int8\_t \*weights\_time\_data, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const int32\_t \*bias\_data, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int8\_t \*output\_data)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_svdf\_state\_s16\_s8**(const *nmsis\_nn\_context* (page 1145) \*input\_ctx, const *nmsis\_nn\_context* (page 1145) \*output\_ctx, const *nmsis\_nn\_svdf\_params* (page 1146) \*svdf\_params, const *nmsis\_nn\_per\_tensor\_quant\_params* (page 1146) \*input\_quant\_params, const *nmsis\_nn\_per\_tensor\_quant\_params* (page 1146) \*output\_quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int8\_t \*input\_data, const *nmsis\_nn\_dims* (page 1146) \*state\_dims, int16\_t \*state\_data, const *nmsis\_nn\_dims* (page 1146) \*weights\_feature\_dims, const int8\_t \*weights\_feature\_data, const *nmsis\_nn\_dims* (page 1146) \*weights\_time\_dims, const int16\_t \*weights\_time\_data, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const int32\_t \*bias\_data, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int8\_t \*output\_data)

## group SVDF Functions

### Functions

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_svdf\_s8**(const *nmsis\_nn\_context* (page 1145) \*ctx, const *nmsis\_nn\_context* (page 1145) \*input\_ctx, const *nmsis\_nn\_context* (page 1145) \*output\_ctx, const *nmsis\_nn\_svdf\_params* (page 1146) \*svdf\_params, const *nmsis\_nn\_per\_tensor\_quant\_params* (page 1146) \*input\_quant\_params, const *nmsis\_nn\_per\_tensor\_quant\_params* (page 1146) \*output\_quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int8\_t \*input\_data, const *nmsis\_nn\_dims* (page 1146) \*state\_dims, int8\_t \*state\_data, const *nmsis\_nn\_dims* (page 1146) \*weights\_feature\_dims, const int8\_t \*weights\_feature\_data, const *nmsis\_nn\_dims* (page 1146) \*weights\_time\_dims, const int8\_t \*weights\_time\_data, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const int32\_t \*bias\_data, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int8\_t \*output\_data)

s8 SVDF function with 8 bit state tensor and 8 bit time weights

- a. Supported framework: TensorFlow Lite micro

### Parameters

- **ctx** – [inout] Function context (e.g. temporary buffer). Check the function definition file to see if an additional buffer is required. Optional function `riscv_fully_connected_s8_get_buffer_size()` provides the buffer size if an additional buffer is required. The caller is expected to clear the buffer, if applicable, for security reasons.

- **input\_ctx** – [in] Temporary scratch buffer The caller is expected to clear the buffer, if applicable, for security reasons.
- **output\_ctx** – [in] Temporary output scratch buffer The caller is expected to clear the buffer, if applicable, for security reasons.
- **svdf\_params** – [in] SVDF Parameters Range of svdf\_params->input\_offset : [-128, 127]  
Range of svdf\_params->output\_offset : [-128, 127]
- **input\_quant\_params** – [in] Input quantization parameters
- **output\_quant\_params** – [in] Output quantization parameters
- **input\_dims** – [in] Input tensor dimensions
- **input\_data** – [in] Pointer to input tensor
- **state\_dims** – [in] State tensor dimensions
- **state\_data** – [in] Pointer to state tensor
- **weights\_feature\_dims** – [in] Weights (feature) tensor dimensions
- **weights\_feature\_data** – [in] Pointer to the weights (feature) tensor
- **weights\_time\_dims** – [in] Weights (time) tensor dimensions
- **weights\_time\_data** – [in] Pointer to the weights (time) tensor
- **bias\_dims** – [in] Bias tensor dimensions
- **bias\_data** – [in] Pointer to bias tensor
- **output\_dims** – [in] Output tensor dimensions
- **output\_data** – [out] Pointer to the output tensor

#### Returns

The function returns either RISC\_V\_NMSIS\_NN\_ARG\_ERROR if argument constraints fail. or, RISC\_V\_NMSIS\_NN\_SUCCESS on successful completion.

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_svdf\_state\_s16\_s8**(const *nmsis\_nn\_context* (page 1145) \*input\_ctx, const *nmsis\_nn\_context* (page 1145) \*output\_ctx, const *nmsis\_nn\_svdf\_params* (page 1146) \*svdf\_params, const *nmsis\_nn\_per\_tensor\_quant\_params* (page 1146) \*input\_quant\_params, const *nmsis\_nn\_per\_tensor\_quant\_params* (page 1146) \*output\_quant\_params, const *nmsis\_nn\_dims* (page 1146) \*input\_dims, const int8\_t \*input\_data, const *nmsis\_nn\_dims* (page 1146) \*state\_dims, int16\_t \*state\_data, const *nmsis\_nn\_dims* (page 1146) \*weights\_feature\_dims, const int8\_t \*weights\_feature\_data, const *nmsis\_nn\_dims* (page 1146) \*weights\_time\_dims, const int16\_t \*weights\_time\_data, const *nmsis\_nn\_dims* (page 1146) \*bias\_dims, const int32\_t \*bias\_data, const *nmsis\_nn\_dims* (page 1146) \*output\_dims, int8\_t \*output\_data)

s8 SVDF function with 16 bit state tensor and 16 bit time weights

a. Supported framework: TensorFlow Lite micro

#### Parameters

- **input\_ctx** – [in] Temporary scratch buffer The caller is expected to clear the buffer, if applicable, for security reasons.
- **output\_ctx** – [in] Temporary output scratch buffer The caller is expected to clear the buffer, if applicable, for security reasons.
- **svdf\_params** – [in] SVDF Parameters Range of svdf\_params->input\_offset : [-128, 127]  
Range of svdf\_params->output\_offset : [-128, 127]
- **input\_quant\_params** – [in] Input quantization parameters
- **output\_quant\_params** – [in] Output quantization parameters
- **input\_dims** – [in] Input tensor dimensions
- **input\_data** – [in] Pointer to input tensor
- **state\_dims** – [in] State tensor dimensions
- **state\_data** – [in] Pointer to state tensor
- **weights\_feature\_dims** – [in] Weights (feature) tensor dimensions
- **weights\_feature\_data** – [in] Pointer to the weights (feature) tensor
- **weights\_time\_dims** – [in] Weights (time) tensor dimensions
- **weights\_time\_data** – [in] Pointer to the weights (time) tensor
- **bias\_dims** – [in] Bias tensor dimensions
- **bias\_data** – [in] Pointer to bias tensor
- **output\_dims** – [in] Output tensor dimensions
- **output\_data** – [out] Pointer to the output tensor

#### Returns

The function returns RISC\_V\_NMSIS\_NN\_SUCCESS

### Transpose Functions

static *riscv\_nmsis\_nn\_status* (page 1145) **riscv\_transpose\_s8\_nhcw**(const int8\_t \*input, int8\_t \*const output, const *nmsis\_nn\_dims* (page 1146) \*const input\_dims, const int32\_t \*const in\_strides, const int32\_t \*const out\_strides)

static *riscv\_nmsis\_nn\_status* (page 1145) **riscv\_transpose\_s8\_default**(const int8\_t \*input, int8\_t \*const output, const *nmsis\_nn\_dims* (page 1146) \*const input\_dims, const int32\_t \*const in\_strides, const int32\_t \*const out\_strides)



*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_transpose\_s8**(const int8\_t \*input, int8\_t \*const output, const *nmsis\_nn\_dims* (page 1146) \*const input\_dims, const *nmsis\_nn\_dims* (page 1146) \*const output\_dims, const *nmsis\_nn\_transpose\_params* (page 1146) \*const transpose\_params)

## group Transpose Functions

### Functions

static *riscv\_nmsis\_nn\_status* (page 1145) **riscv\_transpose\_s8\_nhcw**(const int8\_t \*input, int8\_t \*const output, const *nmsis\_nn\_dims* (page 1146) \*const input\_dims, const int32\_t \*const in\_strides, const int32\_t \*const out\_strides)

static *riscv\_nmsis\_nn\_status* (page 1145) **riscv\_transpose\_s8\_default**(const int8\_t \*input, int8\_t \*const output, const *nmsis\_nn\_dims* (page 1146) \*const input\_dims, const int32\_t \*const in\_strides, const int32\_t \*const out\_strides)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_transpose\_s8**(const int8\_t \*input, int8\_t \*const output, const *nmsis\_nn\_dims* (page 1146) \*const input\_dims, const *nmsis\_nn\_dims* (page 1146) \*const output\_dims, const *nmsis\_nn\_transpose\_params* (page 1146) \*const transpose\_params)

Basic transpose function.

#### Parameters

- **input\_data** – [in] Input (activation) data pointer. Data type: int8
- **output\_data** – [out] Output data pointer. Data type: int8
- **input\_dims** – [in] Input (activation) tensor dimensions. Format: [N, H, W, C\_IN]
- **output\_dims** – [in] Output tensor dimensions. Format may be arbitrary relative to input format. The output dimension will depend on the permutation dimensions. In other words the out dimensions are the result of applying the permutation to the input dimensions.
- **transpose\_params** – [in] Transpose parameters. Contains permutation dimensions.

#### Returns

The function returns either RISC\_V\_NMSIS\_NN\_ARG\_ERROR if argument constraints fail. or, RISC\_V\_NMSIS\_NN\_SUCCESS on successful completion.

## group Public

A collection of functions to perform basic operations for neural network layers. Functions with a \_s8 suffix support TensorFlow Lite framework.

### 4.3.4 Private

#### Structure Types

```
__STATIC_FORCEINLINE q31_t nn_clip_q63_to_q31 (q63_t x)

__STATIC_FORCEINLINE int32_t __NN_QADD (int32_t x, int32_t y)

__STATIC_FORCEINLINE uint32_t __NN_QADD16 (uint32_t x, uint32_t y)

__STATIC_FORCEINLINE uint32_t __NN_SXTB16 (uint32_t x)

__NN_PKHBT(ARG1, ARG2, ARG3)

__NN_PKHTB(ARG1, ARG2, ARG3)

__NN_PACKq7(v0, v1, v2, v3)
```

union **riscv\_nnword**

#### Public Members

int32\_t **word**

int16\_t **half\_words**[2]

int8\_t **bytes**[4]

struct **riscv\_nn\_double**

union **riscv\_nn\_long\_long**

#### Public Members

int64\_t **long\_long**

struct *riscv\_nn\_double* (page 1252) **word**

#### *group* Structure Types

Data structure types used by private functions.

## Defines

**\_\_NN\_PKHBT**(ARG1, ARG2, ARG3)  
definition to pack two 16 bit values.

**\_\_NN\_PKHTB**(ARG1, ARG2, ARG3)

**\_\_NN\_PACKq7**(v0, v1, v2, v3)  
definition to pack four 8 bit values.

## Functions

**\_\_STATIC\_FORCEINLINE** q31\_t **nn\_clip\_q63\_to\_q31** (q63\_t x)  
Clips Q63 to Q31 values.

**\_\_STATIC\_FORCEINLINE** int32\_t **\_\_NN\_QADD** (int32\_t x, int32\_t y)

**\_\_STATIC\_FORCEINLINE** uint32\_t **\_\_NN\_QADD16** (uint32\_t x, uint32\_t y)

**\_\_STATIC\_FORCEINLINE** uint32\_t **\_\_NN\_SXTB16** (uint32\_t x)

union **riscv\_nnword**

*#include <riscv\_nnsupportfunctions.h>* Union for SIMD access of q31/s16/s8 types.

## Public Members

int32\_t **word**  
q31 type

int16\_t **half\_words**[2]  
s16 type

int8\_t **bytes**[4]  
s8 type

struct **riscv\_nn\_double**

*#include <riscv\_nnsupportfunctions.h>* Union for data type long long.

union **riscv\_nn\_long\_long**

*#include <riscv\_nnsupportfunctions.h>*

## Public Members

int64\_t long\_long

struct *riscv\_nn\_double* (page 1252) word

## Convolution

int16\_t \***riscv\_nn\_mat\_mult\_kernel\_s16**(const int8\_t \*input\_a, const int16\_t \*input\_b, const int32\_t output\_ch, const int32\_t \*out\_shift, const int32\_t \*out\_mult, const int32\_t activation\_min, const int32\_t activation\_max, const int32\_t num\_col\_a, const *nmsis\_nn\_bias\_data* (page 1145) \*const bias\_data, int16\_t \*out\_0)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_nn\_depthwise\_conv\_nt\_t\_padded\_s8**(const int8\_t \*lhs, const int8\_t \*rhs, const int32\_t input\_offset, const int32\_t active\_ch, const int32\_t total\_ch, const int32\_t \*out\_shift, const int32\_t \*out\_mult, const int32\_t out\_offset, const int32\_t activation\_min, const int32\_t activation\_max, const uint16\_t row\_x\_col, const int32\_t \*const output\_bias, int8\_t \*out)

int16\_t \***riscv\_nn\_depthwise\_conv\_nt\_t\_s16**(const int16\_t \*lhs, const int8\_t \*rhs, const uint16\_t num\_ch, const int32\_t \*out\_shift, const int32\_t \*out\_mult, const int32\_t activation\_min, const int32\_t activation\_max, const uint16\_t row\_x\_col, const int64\_t \*const output\_bias, int16\_t \*out)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_nn\_depthwise\_conv\_nt\_t\_s4**(const int8\_t \*lhs, const int8\_t \*rhs, const int32\_t input\_offset, const int32\_t active\_ch, const int32\_t total\_ch, const int32\_t \*out\_shift, const int32\_t \*out\_mult, const int32\_t out\_offset, const int32\_t activation\_min, const int32\_t activation\_max, const uint16\_t row\_x\_col, const int32\_t \*const output\_bias, int8\_t \*out)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_nn\_depthwise\_conv\_nt\_t\_s8**(const int8\_t \*lhs, const int8\_t \*rhs, const int32\_t input\_offset, const int32\_t active\_ch, const int32\_t total\_ch, const int32\_t \*out\_shift, const int32\_t \*out\_mult, const int32\_t out\_offset, const int32\_t activation\_min, const int32\_t activation\_max, const uint16\_t row\_x\_col, const int32\_t \*const output\_bias, int8\_t \*out)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_nn\_mat\_mul\_core\_1x\_s4**(int32\_t row\_elements, const int32\_t skipped\_row\_elements, const int8\_t \*row\_base\_ref, const int8\_t \*col\_base\_ref, const int32\_t out\_ch, const *nmsis\_nn\_conv\_params* (page 1146) \*conv\_params, const *nmsis\_nn\_per\_channel\_quant\_params* (page 1146) \*quant\_params, const int32\_t \*bias, int8\_t \*output)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_nn\_mat\_mul\_core\_1x\_s8**(int32\_t row\_elements, const int32\_t skipped\_row\_elements, const int8\_t \*row\_base\_ref, const int8\_t \*col\_base\_ref, const int32\_t out\_ch, const *nmsis\_nn\_conv\_params* (page 1146) \*conv\_params, const *nmsis\_nn\_per\_channel\_quant\_params* (page 1146) \*quant\_params, const int32\_t \*bias, int8\_t \*output)

int8\_t \***riscv\_nn\_mat\_mul\_core\_4x\_s8**(const int32\_t row\_elements, const int32\_t offset, const int8\_t \*row\_base, const int8\_t \*col\_base\_ref, const int32\_t out\_ch, const *nmsis\_nn\_conv\_params* (page 1146) \*conv\_params, const *nmsis\_nn\_per\_channel\_quant\_params* (page 1146) \*quant\_params, const int32\_t \*bias, int8\_t \*output)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_nn\_mat\_mult\_nt\_interleaved\_t\_even\_s4**(const int8\_t \*lhs, const int8\_t \*packed\_rhs, const int32\_t \*bias, int8\_t \*dst, const int32\_t \*dst\_multipliers, const int32\_t \*dst\_shifts, const int32\_t lhs\_rows, const int32\_t rhs\_rows, const int32\_t rhs\_cols, const int32\_t lhs\_offset, const int32\_t dst\_offset, const int32\_t activation\_min, const int32\_t activation\_max, const int32\_t lhs\_cols\_offset)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_nn\_mat\_mult\_nt\_t\_s16**(const int16\_t \*lhs, const int8\_t \*rhs, const *nmsis\_nn\_bias\_data* (page 1145) \*bias\_data, int16\_t \*dst, const int32\_t \*dst\_multipliers, const int32\_t \*dst\_shifts, const int32\_t lhs\_rows, const int32\_t rhs\_rows, const int32\_t rhs\_cols, const int32\_t activation\_min, const int32\_t activation\_max)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_nn\_mat\_mult\_nt\_t\_s4**(const int8\_t \*lhs, const int8\_t \*packed\_rhs, const int32\_t \*bias, int8\_t \*dst, const int32\_t \*dst\_multipliers, const int32\_t \*dst\_shifts, const int32\_t lhs\_rows, const int32\_t rhs\_rows, const int32\_t rhs\_cols, const int32\_t lhs\_offset, const int32\_t dst\_offset, const int32\_t activation\_min, const int32\_t activation\_max, const int32\_t lhs\_cols\_offset)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_nn\_mat\_mult\_nt\_t\_s8**(const int8\_t \*lhs, const int8\_t \*rhs, const int32\_t \*bias, int8\_t \*dst, const int32\_t \*dst\_multipliers, const int32\_t \*dst\_shifts, const int32\_t lhs\_rows, const int32\_t rhs\_rows, const int32\_t rhs\_cols, const int32\_t lhs\_offset, const int32\_t dst\_offset, const int32\_t activation\_min, const int32\_t activation\_max, const int32\_t row\_address\_offset, const int32\_t lhs\_cols\_offset)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_nn\_mat\_mult\_nt\_t\_s8\_s32**(const int8\_t \*lhs, const int8\_t \*rhs, int32\_t \*dst, const int32\_t lhs\_rows, const int32\_t rhs\_rows, const int32\_t rhs\_cols, const int32\_t lhs\_offset, const int32\_t dst\_idx\_offset)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_nn\_transpose\_conv\_row\_s8\_s32**(const int8\_t \*lhs, const int8\_t \*rhs, int32\_t \*output\_start, const int32\_t output\_index, const int32\_t output\_max, const int32\_t rhs\_rows, const int32\_t rhs\_cols, const int32\_t input\_channels, const int32\_t output\_channels, const int32\_t lhs\_offset, const int32\_t row\_offset, const int32\_t input\_x, const int32\_t stride\_x, const int32\_t skip\_rows\_top, const int32\_t skip\_rows\_bottom)

## *group* Convolution

Support functions for Convolution and DW Convolution

### Functions

int16\_t \***riscv\_nn\_mat\_mult\_kernel\_s16**(const int8\_t \*input\_a, const int16\_t \*input\_b, const int32\_t output\_ch, const int32\_t \*out\_shift, const int32\_t \*out\_mult, const int32\_t activation\_min, const int32\_t activation\_max, const int32\_t num\_col\_a, const *nmsis\_nn\_bias\_data* (page 1145) \*const bias\_data, int16\_t \*out\_0)

Matrix-multiplication function for convolution with per-channel requantization for 16 bits convolution.

#### Parameters

- **input\_a** – [in] pointer to operand A

- **input\_b** – [in] pointer to operand B, always consists of 2 vectors.
- **output\_ch** – [in] number of rows of A
- **out\_shift** – [in] pointer to per output channel requantization shift parameter.
- **out\_mult** – [in] pointer to per output channel requantization multiplier parameter.
- **activation\_min** – [in] minimum value to clamp the output to. Range : int16
- **activation\_max** – [in] maximum value to clamp the output to. Range : int16
- **num\_col\_a** – [in] number of columns of A
- **bias\_data** – [in] pointer to struct with bias vector. The length of this vector is equal to the number of output columns (or RHS input rows). The vector can be int32 or int64 indicated by a flag in the struct.
- **out\_0** – [inout] pointer to output

#### Returns

The function returns one of the two

- The incremented output pointer for a successful operation or
- NULL if implementation is not available.

This function does the matrix multiplication of weight matrix for all output channels with 2 columns from im2col and produces two elements/output\_channel. The outputs are clamped in the range provided by activation min and max. Supported framework: TensorFlow Lite micro.

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_nn\_depthwise\_conv\_nt\_t\_padded\_s8**(const int8\_t \*lhs, const int8\_t \*rhs, const int32\_t input\_offset, const int32\_t active\_ch, const int32\_t total\_ch, const int32\_t \*out\_shift, const int32\_t \*out\_mult, const int32\_t out\_offset, const int32\_t activation\_min, const int32\_t activation\_max, const uint16\_t row\_x\_col, const int32\_t \*const output\_bias, int8\_t \*out)

Depthwise convolution of transposed rhs matrix with 4 lhs matrices. To be used in padded cases where the padding is -lhs\_offset(Range: int8). Dimensions are the same for lhs and rhs.

#### Note

If number of channels is not a multiple of 4, upto 3 elements outside the boundary will be read out for the following.

- Output shift
- Output multiplier

- Output bias
- rhs

### Parameters

- **lhs** – [in] Input left-hand side matrix
- **rhs** – [in] Input right-hand side matrix (transposed)
- **lhs\_offset** – [in] LHS matrix offset(input offset). Range: -127 to 128
- **active\_ch** – [in] Subset of total\_ch processed
- **total\_ch** – [in] Number of channels in LHS/RHS
- **out\_shift** – [in] Per channel output shift. Length of vector is equal to number of channels
- **out\_mult** – [in] Per channel output multiplier. Length of vector is equal to number of channels
- **out\_offset** – [in] Offset to be added to the output values. Range: -127 to 128
- **activation\_min** – [in] Minimum value to clamp the output to. Range: int8
- **activation\_max** – [in] Maximum value to clamp the output to. Range: int8
- **row\_x\_col** – [in] (row\_dimension \* col\_dimension) of LHS/RHS matrix
- **output\_bias** – [in] Per channel output bias. Length of vector is equal to number of channels
- **out** – [in] Output pointer

### Returns

The function returns one of the two

- Updated output pointer if an implementation is available
- NULL if no implementation is available.

```
int16_t *riscv_nn_depthwise_conv_nt_t_s16(const int16_t *lhs, const int8_t *rhs, const uint16_t
    num_ch, const int32_t *out_shift, const int32_t *out_mult,
    const int32_t activation_min, const int32_t
    activation_max, const uint16_t row_x_col, const int64_t
    *const output_bias, int16_t *out)
```

Depthwise convolution of transposed rhs matrix with 4 lhs matrices. To be used in non-padded cases. Dimensions are the same for lhs and rhs.

### Note

If number of channels is not a multiple of 4, upto 3 elements outside the boundary will be read out for the following.

- Output shift
- Output multiplier
- Output bias
- rhs



**Parameters**

- **lhs** – [in] Input left-hand side matrix
- **rhs** – [in] Input right-hand side matrix (transposed)
- **num\_ch** – [in] Number of channels in LHS/RHS
- **out\_shift** – [in] Per channel output shift. Length of vector is equal to number of channels.
- **out\_mult** – [in] Per channel output multiplier. Length of vector is equal to number of channels.
- **activation\_min** – [in] Minimum value to clamp the output to. Range: int8
- **activation\_max** – [in] Maximum value to clamp the output to. Range: int8
- **row\_x\_col** – [in] (row\_dimension \* col\_dimension) of LHS/RHS matrix
- **output\_bias** – [in] Per channel output bias. Length of vector is equal to number of channels.
- **out** – [in] Output pointer

**Returns**

The function returns one of the two

- Updated output pointer if an implementation is available
- NULL if no implementation is available.

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_nn\_depthwise\_conv\_nt\_t\_s4**(const int8\_t \*lhs, const int8\_t \*rhs, const int32\_t input\_offset, const int32\_t active\_ch, const int32\_t total\_ch, const int32\_t \*out\_shift, const int32\_t \*out\_mult, const int32\_t out\_offset, const int32\_t activation\_min, const int32\_t activation\_max, const uint16\_t row\_x\_col, const int32\_t \*const output\_bias, int8\_t \*out)

Depthwise convolution of transposed rhs matrix with 4 lhs matrices. To be used in non-padded cases. rhs consists of packed int4 data. Dimensions are the same for lhs and rhs.

**Note**

If number of channels is not a multiple of 4, upto 3 elements outside the boundary will be read out for the following.

- Output shift
- Output multiplier
- Output bias
- rhs

**Parameters**

- **lhs** – [in] Input left-hand side matrix

- **rhs** – [in] Input right-hand side matrix (transposed). Consists of int4 data packed in an int8 buffer.
- **lhs\_offset** – [in] LHS matrix offset(input offset). Range: -127 to 128
- **active\_ch** – [in] Subset of total\_ch processed
- **total\_ch** – [in] Number of channels in LHS/RHS
- **out\_shift** – [in] Per channel output shift. Length of vector is equal to number of channels.
- **out\_mult** – [in] Per channel output multiplier. Length of vector is equal to number of channels.
- **out\_offset** – [in] Offset to be added to the output values. Range: -127 to 128
- **activation\_min** – [in] Minimum value to clamp the output to. Range: int8
- **activation\_max** – [in] Maximum value to clamp the output to. Range: int8
- **row\_x\_col** – [in] (row\_dimension \* col\_dimension) of LHS/RHS matrix
- **output\_bias** – [in] Per channel output bias. Length of vector is equal to number of channels.
- **out** – [in] Output pointer

#### Returns

The function returns one of the two

- Updated output pointer if an implementation is available
- NULL if no implementation is available.

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_nn\_depthwise\_conv\_nt\_t\_s8**(const int8\_t \*lhs, const int8\_t \*rhs, const int32\_t input\_offset, const int32\_t active\_ch, const int32\_t total\_ch, const int32\_t \*out\_shift, const int32\_t \*out\_mult, const int32\_t out\_offset, const int32\_t activation\_min, const int32\_t activation\_max, const uint16\_t row\_x\_col, const int32\_t \*const output\_bias, int8\_t \*out)

Depthwise convolution of transposed rhs matrix with 4 lhs matrices. To be used in non-padded cases. Dimensions are the same for lhs and rhs.

#### Note

If number of channels is not a multiple of 4, upto 3 elements outside the boundary will be read out for the following.

- Output shift
- Output multiplier
- Output bias
- rhs

#### Parameters

- **lhs** – [in] Input left-hand side matrix
- **rhs** – [in] Input right-hand side matrix (transposed)
- **lhs\_offset** – [in] LHS matrix offset(input offset). Range: -127 to 128
- **active\_ch** – [in] Subset of total\_ch processed
- **total\_ch** – [in] Number of channels in LHS/RHS
- **out\_shift** – [in] Per channel output shift. Length of vector is equal to number of channels.
- **out\_mult** – [in] Per channel output multiplier. Length of vector is equal to number of channels.
- **out\_offset** – [in] Offset to be added to the output values. Range: -127 to 128
- **activation\_min** – [in] Minimum value to clamp the output to. Range: int8
- **activation\_max** – [in] Maximum value to clamp the output to. Range: int8
- **row\_x\_col** – [in] (row\_dimension \* col\_dimension) of LHS/RHS matrix
- **output\_bias** – [in] Per channel output bias. Length of vector is equal to number of channels.
- **out** – [in] Output pointer

#### Returns

The function returns one of the two

- Updated output pointer if an implementation is available
- NULL if no implementation is available.

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_nn\_mat\_mul\_core\_1x\_s4**(int32\_t row\_elements, const int32\_t skipped\_row\_elements, const int8\_t \*row\_base\_ref, const int8\_t \*col\_base\_ref, const int32\_t out\_ch, const *nmsis\_nn\_conv\_params* (page 1146) \*conv\_params, const *nmsis\_nn\_per\_channel\_quant\_params* (page 1146) \*quant\_params, const int32\_t \*bias, int8\_t \*output)

General Vector by Matrix multiplication with requantization, storage of result and int4 weights packed into an int8 buffer.

Pseudo-code as int8 example. Int4 filter data will be unpacked. \*output = 0 sum\_col = 0 for (j = 0; j < out\_ch; j++) for (i = 0; i < row\_elements; i++) \*output += row\_base\_ref[i] \* col\_base\_ref[i] sum\_col += col\_base\_ref[i] scale sum\_col using quant\_params and bias store result in 'output'

#### Parameters

- **row\_elements** – [in] number of row elements
- **skipped\_row\_elements** – [in] number of row elements skipped due to padding.  
row\_elements + skipped\_row\_elements = (kernel\_x \* kernel\_y) \* input\_ch
- **row\_base\_ref** – [in] pointer to row operand
- **col\_base\_ref** – [in] pointer to col operand as packed int4
- **out\_ch** – [out] Number of output channels

- **conv\_params** – [in] Pointer to convolution parameters like offsets and activation values
- **quant\_params** – [in] Pointer to per-channel quantization parameters
- **bias** – [in] Pointer to optional per-channel bias
- **output** – [out] Pointer to output where int8 results are stored.

**Returns**

The function performs matrix(row\_base\_ref) multiplication with vector(col\_base\_ref) and scaled result is stored in memory.

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_nn\_mat\_mul\_core\_1x\_s8**(int32\_t row\_elements, const int32\_t skipped\_row\_elements, const int8\_t \*row\_base\_ref, const int8\_t \*col\_base\_ref, const int32\_t out\_ch, const *nmsis\_nn\_conv\_params* (page 1146) \*conv\_params, const *nmsis\_nn\_per\_channel\_quant\_params* (page 1146) \*quant\_params, const int32\_t \*bias, int8\_t \*output)

General Vector by Matrix multiplication with requantization and storage of result.

Pseudo-code \*output = 0 sum\_col = 0 for (j = 0; j < out\_ch; j++) for (i = 0; i < row\_elements; i++) \*output += row\_base\_ref[i] \* col\_base\_ref[i] sum\_col += col\_base\_ref[i] scale sum\_col using quant\_params and bias store result in 'output'

**Parameters**

- **row\_elements** – [in] number of row elements
- **skipped\_row\_elements** – [in] number of row elements skipped due to padding.  
row\_elements + skipped\_row\_elements = (kernel\_x \* kernel\_y) \* input\_ch
- **row\_base\_ref** – [in] pointer to row operand
- **col\_base\_ref** – [in] pointer to col operand
- **out\_ch** – [out] Number of output channels
- **conv\_params** – [in] Pointer to convolution parameters like offsets and activation values
- **quant\_params** – [in] Pointer to per-channel quantization parameters
- **bias** – [in] Pointer to optional per-channel bias
- **output** – [out] Pointer to output where int8 results are stored.

**Returns**

The function performs matrix(row\_base\_ref) multiplication with vector(col\_base\_ref) and scaled result is stored in memory.

int8\_t \***riscv\_nn\_mat\_mul\_core\_4x\_s8**(const int32\_t row\_elements, const int32\_t offset, const int8\_t \*row\_base, const int8\_t \*col\_base\_ref, const int32\_t out\_ch, const *nmsis\_nn\_conv\_params* (page 1146) \*conv\_params, const *nmsis\_nn\_per\_channel\_quant\_params* (page 1146) \*quant\_params, const int32\_t \*bias, int8\_t \*output)

Matrix-multiplication with requantization & activation function for four rows and one column.

Compliant to TFLM int8 specification. MVE implementation only

**Parameters**

- **row\_elements** – [in] number of row elements
- **offset** – [in] offset between rows. Can be the same as row\_elements. For e.g, in a 1x1 conv scenario with stride as 1.
- **row\_base** – [in] pointer to row operand
- **col\_base** – [in] pointer to col operand
- **out\_ch** – [in] Number of output channels
- **conv\_params** – [in] Pointer to convolution parameters like offsets and activation values
- **quant\_params** – [in] Pointer to per-channel quantization parameters
- **bias** – [in] Pointer to per-channel bias
- **output** – [out] Pointer to output where int8 results are stored.

**Returns**

The function returns the updated output pointer or NULL if implementation is not available.

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_nn\_mat\_mult\_nt\_interleaved\_t\_even\_s4**(const int8\_t \*lhs, const int8\_t \*packed\_rhs, const int32\_t \*bias, int8\_t \*dst, const int32\_t \*dst\_multipliers, const int32\_t \*dst\_shifts, const int32\_t lhs\_rows, const int32\_t rhs\_rows, const int32\_t rhs\_cols, const int32\_t lhs\_offset, const int32\_t dst\_offset, const int32\_t activation\_min, const int32\_t activation\_max, const int32\_t lhs\_cols\_offset)

General Matrix-multiplication function with per-channel requantization. This function assumes:

- LHS input matrix NOT transposed (nt)
- RHS input matrix transposed (t)
- RHS is int8 packed with 2x int4
- LHS is int8
- LHS/RHS input columns must be even numbered
- LHS must be interleaved. Compare to riscv\_nn\_mat\_mult\_nt\_t\_s4 where LHS is not interleaved.

**Note**

This operation also performs the broadcast bias addition before the requantization

**Parameters**

- **lhs** – [in] Pointer to the LHS input matrix
- **rhs** – [in] Pointer to the RHS input matrix
- **bias** – [in] Pointer to the bias vector. The length of this vector is equal to the number of output columns (or RHS input rows)
- **dst** – [out] Pointer to the output matrix with “m” rows and “n” columns
- **dst\_multipliers** – [in] Pointer to the multipliers vector needed for the per-channel requantization. The length of this vector is equal to the number of output columns (or RHS input rows)
- **dst\_shifts** – [in] Pointer to the shifts vector needed for the per-channel requantization. The length of this vector is equal to the number of output columns (or RHS input rows)
- **lhs\_rows** – [in] Number of LHS input rows
- **rhs\_rows** – [in] Number of RHS input rows
- **rhs\_cols** – [in] Number of LHS/RHS input columns. Note this must be even.
- **lhs\_offset** – [in] Offset to be applied to the LHS input value
- **dst\_offset** – [in] Offset to be applied the output result
- **activation\_min** – [in] Minimum value to clamp down the output. Range : int8
- **activation\_max** – [in] Maximum value to clamp up the output. Range : int8
- **lhs\_cols\_offset** – [in] Column offset between subsequent lhs\_rows

**Returns**

The function returns RISC\_V\_NMSIS\_NN\_SUCCESS

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_nn\_mat\_mult\_nt\_t\_s16**(const int16\_t \*lhs, const int8\_t \*rhs, const *nmsis\_nn\_bias\_data* (page 1145) \*bias\_data, int16\_t \*dst, const int32\_t \*dst\_multipliers, const int32\_t \*dst\_shifts, const int32\_t lhs\_rows, const int32\_t rhs\_rows, const int32\_t rhs\_cols, const int32\_t activation\_min, const int32\_t activation\_max)

General Matrix-multiplication function with per-channel requantization and int16 input (LHS) and output. This function assumes:

- LHS input matrix NOT transposed (nt)
- RHS input matrix transposed (t)

MVE implementation only.

**Note**

This operation also performs the broadcast bias addition before the requantization

**Parameters**

- **lhs** – [in] Pointer to the LHS input matrix
- **rhs** – [in] Pointer to the RHS input matrix
- **bias\_data** – [in] Pointer to struct with bias vector. The length of this vector is equal to the number of output columns (or RHS input rows). The vector can be int32 or int64 indicated by a flag in the struct.
- **dst** – [out] Pointer to the output matrix with “m” rows and “n” columns
- **dst\_multipliers** – [in] Pointer to the multipliers vector needed for the per-channel requantization. The length of this vector is equal to the number of output columns (or RHS input rows)
- **dst\_shifts** – [in] Pointer to the shifts vector needed for the per-channel requantization. The length of this vector is equal to the number of output columns (or RHS input rows)
- **lhs\_rows** – [in] Number of LHS input rows
- **rhs\_rows** – [in] Number of RHS input rows
- **rhs\_cols** – [in] Number of LHS/RHS input columns
- **activation\_min** – [in] Minimum value to clamp down the output. Range : int16
- **activation\_max** – [in] Maximum value to clamp up the output. Range : int16

**Returns**

The function returns RISC\_V\_NMSIS\_NN\_SUCCESS or RISC\_V\_NMSIS\_NN\_NO\_IMPL\_ERROR if not for MVE

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_nn\_mat\_mult\_nt\_t\_s4**(const int8\_t \*lhs, const int8\_t \*packed\_rhs, const int32\_t \*bias, int8\_t \*dst, const int32\_t \*dst\_multipliers, const int32\_t \*dst\_shifts, const int32\_t lhs\_rows, const int32\_t rhs\_rows, const int32\_t rhs\_cols, const int32\_t lhs\_offset, const int32\_t dst\_offset, const int32\_t activation\_min, const int32\_t activation\_max, const int32\_t lhs\_cols\_offset)

General Matrix-multiplication function with per-channel requantization. This function assumes:

- LHS input matrix NOT transposed (nt)
- RHS input matrix transposed (t)
- RHS is int8 packed with 2x int4
- LHS is int8

**Note**

This operation also performs the broadcast bias addition before the requantization

**Parameters**

- **lhs** – [in] Pointer to the LHS input matrix
- **rhs** – [in] Pointer to the RHS input matrix
- **bias** – [in] Pointer to the bias vector. The length of this vector is equal to the number of output columns (or RHS input rows)
- **dst** – [out] Pointer to the output matrix with “m” rows and “n” columns
- **dst\_multipliers** – [in] Pointer to the multipliers vector needed for the per-channel requantization. The length of this vector is equal to the number of output columns (or RHS input rows)
- **dst\_shifts** – [in] Pointer to the shifts vector needed for the per-channel requantization. The length of this vector is equal to the number of output columns (or RHS input rows)
- **lhs\_rows** – [in] Number of LHS input rows
- **rhs\_rows** – [in] Number of RHS input rows
- **rhs\_cols** – [in] Number of LHS/RHS input columns
- **lhs\_offset** – [in] Offset to be applied to the LHS input value
- **dst\_offset** – [in] Offset to be applied the output result
- **activation\_min** – [in] Minimum value to clamp down the output. Range : int8
- **activation\_max** – [in] Maximum value to clamp up the output. Range : int8
- **lhs\_cols\_offset** – [in] Column offset between subsequent lhs\_rows

**Returns**

The function returns RISCV\_NMSIS\_NN\_SUCCESS

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_nn\_mat\_mult\_nt\_t\_s8**(const int8\_t \*lhs, const int8\_t \*rhs, const int32\_t \*bias, int8\_t \*dst, const int32\_t \*dst\_multipliers, const int32\_t \*dst\_shifts, const int32\_t lhs\_rows, const int32\_t rhs\_rows, const int32\_t rhs\_cols, const int32\_t lhs\_offset, const int32\_t dst\_offset, const int32\_t activation\_min, const int32\_t activation\_max, const int32\_t row\_address\_offset, const int32\_t lhs\_cols\_offset)

General Matrix-multiplication function with per-channel requantization. This function assumes:

- LHS input matrix NOT transposed (nt)
- RHS input matrix transposed (t)



**Note**

This operation also performs the broadcast bias addition before the requantization

**Parameters**

- **lhs** – [in] Pointer to the LHS input matrix
- **rhs** – [in] Pointer to the RHS input matrix
- **bias** – [in] Pointer to the bias vector. The length of this vector is equal to the number of output columns (or RHS input rows)
- **dst** – [out] Pointer to the output matrix with “m” rows and “n” columns
- **dst\_multipliers** – [in] Pointer to the multipliers vector needed for the per-channel requantization. The length of this vector is equal to the number of output columns (or RHS input rows)
- **dst\_shifts** – [in] Pointer to the shifts vector needed for the per-channel requantization. The length of this vector is equal to the number of output columns (or RHS input rows)
- **lhs\_rows** – [in] Number of LHS input rows
- **rhs\_rows** – [in] Number of RHS input rows
- **rhs\_cols** – [in] Number of LHS/RHS input columns
- **lhs\_offset** – [in] Offset to be applied to the LHS input value
- **dst\_offset** – [in] Offset to be applied the output result
- **activation\_min** – [in] Minimum value to clamp down the output. Range : int8
- **activation\_max** – [in] Maximum value to clamp up the output. Range : int8
- **row\_address\_offset** – [in] Address offset between rows in output.
- **lhs\_cols\_offset** – [in] Column offset between subsequent lhs\_rows

**Returns**

The function returns RISCV\_NMSIS\_NN\_SUCCESS

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_nn\_mat\_mult\_nt\_t\_s8\_s32**(const int8\_t \*lhs, const int8\_t \*rhs, int32\_t \*dst, const int32\_t lhs\_rows, const int32\_t rhs\_rows, const int32\_t rhs\_cols, const int32\_t lhs\_offset, const int32\_t dst\_idx\_offset)

General Matrix-multiplication function with int8 input and int32 output. This function assumes:

- LHS input matrix NOT transposed (nt)
- RHS input matrix transposed (t)

**Note**

Dst/output buffer must be zeroed out before calling this function.

**Parameters**

- **lhs** – [in] Pointer to the LHS input matrix
- **rhs** – [in] Pointer to the RHS input matrix
- **dst** – [out] Pointer to the output matrix with “m” rows and “n” columns
- **lhs\_rows** – [in] Number of LHS input rows
- **rhs\_rows** – [in] Number of LHS input columns/RHS input rows
- **rhs\_cols** – [in] Number of RHS input columns
- **lhs\_offset** – [in] Offset to be applied to the LHS input value
- **dst\_idx\_offset** – [in] Offset between subsequent output results

**Returns**

The function returns RISC\_V\_NMSIS\_NN\_SUCCESS

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_nn\_transpose\_conv\_row\_s8\_s32**(const int8\_t \*lhs, const int8\_t \*rhs, int32\_t \*output\_start, const int32\_t output\_index, const int32\_t output\_max, const int32\_t rhs\_rows, const int32\_t rhs\_cols, const int32\_t input\_channels, const int32\_t output\_channels, const int32\_t lhs\_offset, const int32\_t row\_offset, const int32\_t input\_x, const int32\_t stride\_x, const int32\_t skip\_rows\_top, const int32\_t skip\_rows\_bottom)

Row of s8 scalars multiplied with a s8 matrix and accumulated into a s32 rolling scratch buffer. Helper function for transposed convolution.

**Note**

Rolling buffer refers to how the function wraps around the scratch buffer, e.g. it starts writing at [output\_start + output\_index], writes to [output\_start + output\_max] and then continues at [output\_start] again.

**Parameters**

- **lhs** – [in] Input left-hand side scalars
- **rhs** – [in] Input right-hand side matrix
- **output\_start** – [out] Output buffer start
- **output\_index** – [in] Output buffer current index
- **output\_max** – [in] Output buffer size
- **rhs\_rows** – [in] Number of rows in rhs matrix
- **rhs\_cols** – [in] Number of columns in rhs matrix
- **input\_channels** – [in] Number of input channels

- **output\_channels** – [in] Number of output channels
- **lhs\_offset** – [in] Offset added to lhs before multiplication
- **row\_offset** – [in] Address offset between each row of data output
- **input\_x** – [in] Length of lhs scalar row.
- **stride\_x** – [in] Address offset between each scalar-matrix multiplication result.
- **skip\_row\_top** – [in] Skip rows on top of the filter, used for padding.
- **skip\_row\_bottom** – [in] Skip rows in the bottom of the filter, used for padding.

#### Returns

The function returns RISCV\_NMSIS\_NN\_SUCCESS

### LSTM

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_nn\_lstm\_calculate\_gate\_s16**(const int16\_t \*data\_in, const int16\_t \*hidden\_in, const *nmsis\_nn\_lstm\_gate* (page 1146) \*gate, const *nmsis\_nn\_lstm\_params* (page 1146) \*params, int16\_t \*output, const int32\_t batch\_offset)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_nn\_lstm\_calculate\_gate\_s8\_s16**(const int8\_t \*data\_in, const int8\_t \*hidden\_in, const *nmsis\_nn\_lstm\_gate* (page 1146) \*gate, const *nmsis\_nn\_lstm\_params* (page 1146) \*params, int16\_t \*output, const int32\_t batch\_offset)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_nn\_lstm\_step\_s16**(const int16\_t \*data\_in, const int16\_t \*hidden\_in, int16\_t \*hidden\_out, const *nmsis\_nn\_lstm\_params* (page 1146) \*params, *nmsis\_nn\_lstm\_context* (page 1146) \*buffers, const int32\_t batch\_offset)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_nn\_lstm\_step\_s8**(const int8\_t \*data\_in, const int8\_t \*hidden\_in, int8\_t \*hidden\_out, const *nmsis\_nn\_lstm\_params* (page 1146) \*params, *nmsis\_nn\_lstm\_context* (page 1146) \*buffers, const int32\_t batch\_offset)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_nn\_vec\_mat\_mul\_result\_acc\_s8\_s16**(const int8\_t \*lhs, const int8\_t \*rhs, const int32\_t \*effective\_bias, int16\_t \*dst, const int32\_t dst\_multiplier, const int32\_t dst\_shift, const int32\_t rhs\_cols, const int32\_t rhs\_rows, const int32\_t batches, const int32\_t batch\_offset)

#### group LSTM

Support functions for LSTM

## Functions

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_nn\_lstm\_calculate\_gate\_s16**(const int16\_t \*data\_in, const int16\_t \*hidden\_in, const *nmsis\_nn\_lstm\_gate* (page 1146) \*gate, const *nmsis\_nn\_lstm\_params* (page 1146) \*params, int16\_t \*output, const int32\_t batch\_offset)

Updates a LSTM gate for an iteration step of LSTM function, int16x8\_16 version.

### Parameters

- **data\_in** – [in] Data input pointer
- **hidden\_in** – [in] Hidden state/ recurrent input pointer
- **gate\_data** – [in] Struct containing all information about the gate calculation, see *riscv\_nn\_types*.
- **params** – [in] Struct containing all information about the lstm\_operation, see *riscv\_nn\_types*
- **output** – [out] Hidden state/ recurrent output pointer
- **batch\_offset** – [in] Number of timesteps between consecutive batches, see *riscv\_nn\_lstm\_step\_s16*.

### Returns

The function returns *RISCV\_NMSIS\_NN\_SUCCESS*

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_nn\_lstm\_calculate\_gate\_s8\_s16**(const int8\_t \*data\_in, const int8\_t \*hidden\_in, const *nmsis\_nn\_lstm\_gate* (page 1146) \*gate, const *nmsis\_nn\_lstm\_params* (page 1146) \*params, int16\_t \*output, const int32\_t batch\_offset)

Updates a LSTM gate for an iteration step of LSTM function, int8x8\_16 version.

### Parameters

- **data\_in** – [in] Data input pointer
- **hidden\_in** – [in] Hidden state/ recurrent input pointer
- **gate\_data** – [in] Struct containing all information about the gate calculation, see *riscv\_nn\_types*.
- **params** – [in] Struct containing all information about the lstm\_operation, see *riscv\_nn\_types*
- **output** – [out] Hidden state/ recurrent output pointer
- **batch\_offset** – [in] Number of timesteps between consecutive batches, see *riscv\_nn\_lstm\_step\_s8*.

### Returns

The function returns *RISCV\_NMSIS\_NN\_SUCCESS*

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_nn\_lstm\_step\_s16**(const int16\_t \*data\_in, const int16\_t \*hidden\_in, int16\_t \*hidden\_out, const *nmsis\_nn\_lstm\_params* (page 1146) \*params, *nmsis\_nn\_lstm\_context* (page 1146) \*buffers, const int32\_t batch\_offset)

Update LSTM function for an iteration step using s16 input and output, and s16 internally.

#### Parameters

- **data\_in** – [in] Data input pointer
- **hidden\_in** – [in] Hidden state/ recurrent input pointer
- **hidden\_out** – [out] Hidden state/ recurrent output pointer
- **params** – [in] Struct containing all information about the lstm operator, see *riscv\_nn\_types*.
- **buffers** – [in] Struct containing pointers to all temporary scratch buffers needed for the lstm operator, see *riscv\_nn\_types*.
- **batch\_offset** – [in] Number of timesteps between consecutive batches. E.g for *params->timing\_major* = true, all batches for t=0 are stored sequentially, so batch offset = 1. For *params->time\_major* = false, all time steps are stored continuously before the next batch, so batch offset = *params->time\_steps*.

#### Returns

The function returns RISC\_V\_NMSIS\_NN\_SUCCESS

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_nn\_lstm\_step\_s8**(const int8\_t \*data\_in, const int8\_t \*hidden\_in, int8\_t \*hidden\_out, const *nmsis\_nn\_lstm\_params* (page 1146) \*params, *nmsis\_nn\_lstm\_context* (page 1146) \*buffers, const int32\_t batch\_offset)

Update LSTM function for an iteration step using s8 input and output, and s16 internally.

#### Parameters

- **data\_in** – [in] Data input pointer
- **hidden\_in** – [in] Hidden state/ recurrent input pointer
- **hidden\_out** – [out] Hidden state/ recurrent output pointer
- **params** – [in] Struct containing all information about the lstm operator, see *riscv\_nn\_types*.
- **buffers** – [in] Struct containing pointers to all temporary scratch buffers needed for the lstm operator, see *riscv\_nn\_types*.
- **batch\_offset** – [in] Number of timesteps between consecutive batches. E.g for *params->timing\_major* = true, all batches for t=0 are stored sequentially, so batch offset = 1. For *params->time\_major* = false, all time steps are stored continuously before the next batch, so batch offset = *params->time\_steps*.

#### Returns

The function returns RISC\_V\_NMSIS\_NN\_SUCCESS

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_nn\_vec\_mat\_mul\_result\_acc\_s8\_s16**(const int8\_t \*lhs, const int8\_t \*rhs, const int32\_t \*effective\_bias, int16\_t \*dst, const int32\_t dst\_multiplier, const int32\_t dst\_shift, const int32\_t rhs\_cols, const int32\_t rhs\_rows, const int32\_t batches, const int32\_t batch\_offset)

The result of the multiplication is accumulated to the passed result buffer. Multiplies a matrix by a “batched” vector (i.e. a matrix with a batch dimension composed by input vectors independent from each other).

#### Parameters

- **lhs** – [in] Batched vector
- **rhs** – [in] Weights - input matrix (H(Rows)xW(Columns))
- **effective\_bias** – [in] Bias + lhs\_offset \* kernel\_sum term precalculated into a constant vector.
- **dst** – [out] Output
- **dst\_multiplier** – [in] Multiplier for quantization
- **dst\_shift** – [in] Shift for quantization
- **rhs\_cols** – [in] Vector/matrix column length
- **rhs\_rows** – [in] Row count of matrix
- **batches** – [in] Batch size
- **batch\_offset** – [in] Number of timesteps between consecutive batches in input, see *riscv\_nn\_lstm\_step\_s8*. Note that the output is always stored with sequential batches.

#### Returns

The function returns RISC\_V\_NMSIS\_NN\_SUCCESS

### Fully Connected

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_nn\_vec\_mat\_mul\_result\_acc\_s16**(const int16\_t \*lhs, const int8\_t \*rhs, const int64\_t \*effective\_bias, int16\_t \*dst, const int32\_t dst\_multiplier, const int32\_t dst\_shift, const int32\_t rhs\_cols, const int32\_t rhs\_rows, const int32\_t batches, const int32\_t batch\_offset)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_nn\_vec\_mat\_mult\_t\_per\_ch\_s8**(const int8\_t \*lhs, const int8\_t \*rhs, const int32\_t \*kernel\_sum, const int32\_t \*bias, int8\_t \*dst, const int32\_t lhs\_offset, const int32\_t dst\_offset, const int32\_t \*dst\_multiplier, const int32\_t \*dst\_shift, const int32\_t rhs\_cols, const int32\_t rhs\_rows, const int32\_t activation\_min, const int32\_t activation\_max, const int32\_t address\_offset, const int32\_t rhs\_offset)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_nn\_vec\_mat\_mult\_t\_s16**(const int16\_t \*lhs, const int8\_t \*rhs, const int64\_t \*bias, int16\_t \*dst, const int32\_t dst\_multiplier, const int32\_t dst\_shift, const int32\_t rhs\_cols, const int32\_t rhs\_rows, const int32\_t activation\_min, const int32\_t activation\_max)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_nn\_vec\_mat\_mult\_t\_s16\_s16**(const int16\_t \*lhs, const int16\_t \*rhs, const int64\_t \*bias, int16\_t \*dst, const int32\_t dst\_multiplier, const int32\_t dst\_shift, const int32\_t rhs\_cols, const int32\_t rhs\_rows, const int32\_t activation\_min, const int32\_t activation\_max)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_nn\_vec\_mat\_mult\_t\_s4**(const int8\_t \*lhs, const int8\_t \*packed\_rhs, const int32\_t \*bias, int8\_t \*dst, const int32\_t lhs\_offset, const int32\_t dst\_offset, const int32\_t dst\_multiplier, const int32\_t dst\_shift, const int32\_t rhs\_cols, const int32\_t rhs\_rows, const int32\_t activation\_min, const int32\_t activation\_max)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_nn\_vec\_mat\_mult\_t\_s8**(const int8\_t \*lhs, const int8\_t \*rhs, const int32\_t \*kernel\_sum, const int32\_t \*bias, int8\_t \*dst, const int32\_t lhs\_offset, const int32\_t dst\_offset, const int32\_t dst\_multiplier, const int32\_t dst\_shift, const int32\_t rhs\_cols, const int32\_t rhs\_rows, const int32\_t activation\_min, const int32\_t activation\_max, const int32\_t address\_offset, const int32\_t rhs\_offset)

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_nn\_vec\_mat\_mult\_t\_svd\_f\_s8**(const int8\_t \*lhs, const int8\_t \*rhs, int16\_t \*dst, const int32\_t lhs\_offset, const int32\_t dst\_offset, const int32\_t dst\_multiplier, const int32\_t dst\_shift, const int32\_t rhs\_cols, const int32\_t rhs\_rows, const int32\_t activation\_min, const int32\_t activation\_max)

**group Fully Connected**

Support functions for Fully Connected

**Functions**

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_nn\_vec\_mat\_mul\_result\_acc\_s16**(const int16\_t \*lhs, const int8\_t \*rhs, const int64\_t \*effective\_bias, int16\_t \*dst, const int32\_t dst\_multiplier, const int32\_t dst\_shift, const int32\_t rhs\_cols, const int32\_t rhs\_rows, const int32\_t batches, const int32\_t batch\_offset)

The result of the multiplication is accumulated to the passed result buffer. Multiplies a matrix by a “batched” vector (i.e. a matrix with a batch dimension composed by input vectors independent from each other).

**Parameters**

- **lhs** – [in] Batched vector
- **rhs** – [in] Weights - input matrix (H(Rows)xW(Columns))
- **effective\_bias** – [in] Bias + lhs\_offset \* kernel\_sum term precalculated into a constant vector.
- **dst** – [out] Output
- **dst\_multiplier** – [in] Multiplier for quantization
- **dst\_shift** – [in] Shift for quantization
- **rhs\_cols** – [in] Vector/matrix column length
- **rhs\_rows** – [in] Row count of matrix
- **batches** – [in] Batch size
- **batch\_offset** – [in] Number of timesteps between consecutive batches in input, see riscv\_nn\_lstm\_step\_s16. Note that the output is always stored with sequential batches.

**Returns**

The function returns RISC\_V\_NMSIS\_NN\_SUCCESS

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_nn\_vec\_mat\_mult\_t\_per\_ch\_s8**(const int8\_t \*lhs, const int8\_t \*rhs, const int32\_t \*kernel\_sum, const int32\_t \*bias, int8\_t \*dst, const int32\_t lhs\_offset, const int32\_t dst\_offset, const int32\_t \*dst\_multiplier, const int32\_t \*dst\_shift, const int32\_t rhs\_cols, const int32\_t rhs\_rows, const int32\_t activation\_min, const int32\_t activation\_max, const int32\_t address\_offset, const int32\_t rhs\_offset)



s8 Vector by Matrix (transposed) multiplication using per channel quantization for output

#### Parameters

- **lhs** – [in] Input left-hand side vector
- **rhs** – [in] Input right-hand side matrix (transposed)
- **kernel\_sum** – [in] Kernel sums of the kernels (rhs). See `riscv_vector_sum_s8` for more info.
- **bias** – [in] Input bias
- **dst** – [out] Output vector
- **lhs\_offset** – [in] Offset to be added to the input values of the left-hand side vector. Range: -127 to 128
- **dst\_offset** – [in] Offset to be added to the output values. Range: -127 to 128
- **dst\_multiplier** – [in] Output multipliers
- **dst\_shift** – [in] Output shifts
- **rhs\_cols** – [in] Number of columns in the right-hand side input matrix
- **rhs\_rows** – [in] Number of rows in the right-hand side input matrix
- **activation\_min** – [in] Minimum value to clamp the output to. Range: int8
- **activation\_max** – [in] Maximum value to clamp the output to. Range: int8
- **address\_offset** – [in] Memory position offset for dst. First output is stored at 'dst', the second at 'dst + address\_offset' and so on. Default value is typically 1.
- **rhs\_offset** – [in] Offset to be added to the input values of the right-hand side vector. Range: -127 to 128

#### Returns

The function returns `RISCV_NMSIS_NN_SUCCESS`

*[riscv\\_nmsis\\_nn\\_status](#)* (page 1145) **riscv\_nn\_vec\_mat\_mult\_t\_s16**(const int16\_t \*lhs, const int8\_t \*rhs, const int64\_t \*bias, int16\_t \*dst, const int32\_t dst\_multiplier, const int32\_t dst\_shift, const int32\_t rhs\_cols, const int32\_t rhs\_rows, const int32\_t activation\_min, const int32\_t activation\_max)

s16 Vector by s8 Matrix (transposed) multiplication

#### Parameters

- **lhs** – [in] Input left-hand side vector
- **rhs** – [in] Input right-hand side matrix (transposed)
- **bias** – [in] Input bias
- **dst** – [out] Output vector
- **dst\_multiplier** – [in] Output multiplier
- **dst\_shift** – [in] Output shift
- **rhs\_cols** – [in] Number of columns in the right-hand side input matrix

- **rhs\_rows** – [in] Number of rows in the right-hand side input matrix
- **activation\_min** – [in] Minimum value to clamp the output to. Range: int16
- **activation\_max** – [in] Maximum value to clamp the output to. Range: int16

**Returns**

The function returns RISC\_V\_NMSIS\_NN\_SUCCESS

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_nn\_vec\_mat\_mult\_t\_s16\_s16**(const int16\_t \*lhs, const int16\_t \*rhs, const int64\_t \*bias, int16\_t \*dst, const int32\_t dst\_multiplier, const int32\_t dst\_shift, const int32\_t rhs\_cols, const int32\_t rhs\_rows, const int32\_t activation\_min, const int32\_t activation\_max)

s16 Vector by s16 Matrix (transposed) multiplication

**Parameters**

- **lhs** – [in] Input left-hand side vector
- **rhs** – [in] Input right-hand side matrix (transposed)
- **bias** – [in] Input bias
- **dst** – [out] Output vector
- **dst\_multiplier** – [in] Output multiplier
- **dst\_shift** – [in] Output shift
- **rhs\_cols** – [in] Number of columns in the right-hand side input matrix
- **rhs\_rows** – [in] Number of rows in the right-hand side input matrix
- **activation\_min** – [in] Minimum value to clamp the output to. Range: int16
- **activation\_max** – [in] Maximum value to clamp the output to. Range: int16

**Returns**

The function returns RISC\_V\_NMSIS\_NN\_SUCCESS

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_nn\_vec\_mat\_mult\_t\_s4**(const int8\_t \*lhs, const int8\_t \*packed\_rhs, const int32\_t \*bias, int8\_t \*dst, const int32\_t lhs\_offset, const int32\_t dst\_offset, const int32\_t dst\_multiplier, const int32\_t dst\_shift, const int32\_t rhs\_cols, const int32\_t rhs\_rows, const int32\_t activation\_min, const int32\_t activation\_max)

s4 Vector by Matrix (transposed) multiplication

**Parameters**

- **lhs** – [in] Input left-hand side vector
- **packed\_rhs** – [in] Input right-hand side matrix (transposed)
- **bias** – [in] Input bias
- **dst** – [out] Output vector

- **lhs\_offset** – [in] Offset to be added to the input values of the left-hand side vector. Range: -127 to 128
- **dst\_offset** – [in] Offset to be added to the output values. Range: -127 to 128
- **dst\_multiplier** – [in] Output multiplier
- **dst\_shift** – [in] Output shift
- **rhs\_cols** – [in] Number of columns in the right-hand side input matrix
- **rhs\_rows** – [in] Number of rows in the right-hand side input matrix
- **activation\_min** – [in] Minimum value to clamp the output to. Range: int8
- **activation\_max** – [in] Maximum value to clamp the output to. Range: int8

#### Returns

The function returns RISCV\_NMSIS\_NN\_SUCCESS

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_nn\_vec\_mat\_mult\_t\_s8**(const int8\_t \*lhs, const int8\_t \*rhs, const int32\_t \*kernel\_sum, const int32\_t \*bias, int8\_t \*dst, const int32\_t lhs\_offset, const int32\_t dst\_offset, const int32\_t dst\_multiplier, const int32\_t dst\_shift, const int32\_t rhs\_cols, const int32\_t rhs\_rows, const int32\_t activation\_min, const int32\_t activation\_max, const int32\_t address\_offset, const int32\_t rhs\_offset)

s8 Vector by Matrix (transposed) multiplication

#### Parameters

- **lhs** – [in] Input left-hand side vector
- **rhs** – [in] Input right-hand side matrix (transposed)
- **kernel\_sum** – [in] Kernel sums of the kernels (rhs). See *riscv\_vector\_sum\_s8* for more info.
- **bias** – [in] Input bias
- **dst** – [out] Output vector
- **lhs\_offset** – [in] Offset to be added to the input values of the left-hand side vector. Range: -127 to 128
- **dst\_offset** – [in] Offset to be added to the output values. Range: -127 to 128
- **dst\_multiplier** – [in] Output multiplier
- **dst\_shift** – [in] Output shift
- **rhs\_cols** – [in] Number of columns in the right-hand side input matrix
- **rhs\_rows** – [in] Number of rows in the right-hand side input matrix
- **activation\_min** – [in] Minimum value to clamp the output to. Range: int8
- **activation\_max** – [in] Maximum value to clamp the output to. Range: int8
- **address\_offset** – [in] Memory position offset for dst. First output is stored at 'dst', the second at 'dst + address\_offset' and so on. Default value is typically 1.

- **rhs\_offset** – [in] Offset to be added to the input values of the right-hand side vector.  
Range: -127 to 128

**Returns**

The function returns RISC\_V\_NMSIS\_NN\_SUCCESS

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_nn\_vec\_mat\_mult\_t\_svd\_s8**(const int8\_t \*lhs, const int8\_t \*rhs, int16\_t \*dst, const int32\_t lhs\_offset, const int32\_t dst\_offset, const int32\_t dst\_multiplier, const int32\_t dst\_shift, const int32\_t rhs\_cols, const int32\_t rhs\_rows, const int32\_t activation\_min, const int32\_t activation\_max)

s8 Vector by Matrix (transposed) multiplication with s16 output

**Parameters**

- **lhs** – [in] Input left-hand side vector
- **rhs** – [in] Input right-hand side matrix (transposed)
- **dst** – [out] Output vector
- **lhs\_offset** – [in] Offset to be added to the input values of the left-hand side vector.  
Range: -127 to 128
- **scatter\_offset** – [in] Address offset for dst. First output is stored at 'dst', the second at 'dst + scatter\_offset' and so on.
- **dst\_multiplier** – [in] Output multiplier
- **dst\_shift** – [in] Output shift
- **rhs\_cols** – [in] Number of columns in the right-hand side input matrix
- **rhs\_rows** – [in] Number of rows in the right-hand side input matrix
- **activation\_min** – [in] Minimum value to clamp the output to. Range: int16
- **activation\_max** – [in] Maximum value to clamp the output to. Range: int16

**Returns**

The function returns RISC\_V\_NMSIS\_NN\_SUCCESS

**Softmax**

void **riscv\_nn\_softmax\_common\_s8**(const int8\_t \*input, const int32\_t num\_rows, const int32\_t row\_size, const int32\_t mult, const int32\_t shift, const int32\_t diff\_min, const bool int16\_output, void \*output)

*group* **Softmax**

Support functions for Softmax

## Functions

void **riscv\_nn\_softmax\_common\_s8**(const int8\_t \*input, const int32\_t num\_rows, const int32\_t row\_size, const int32\_t mult, const int32\_t shift, const int32\_t diff\_min, const bool int16\_output, void \*output)

Common softmax function for s8 input and s8 or s16 output.

### Note

Supported framework: TensorFlow Lite micro (bit-accurate)

### Parameters

- **input** – [in] Pointer to the input tensor
- **num\_rows** – [in] Number of rows in the input tensor
- **row\_size** – [in] Number of elements in each input row
- **mult** – [in] Input quantization multiplier
- **shift** – [in] Input quantization shift within the range [0, 31]
- **diff\_min** – [in] Minimum difference with max in row. Used to check if the quantized exponential operation can be performed
- **int16\_output** – [in] Indicating s8 output if 0 else s16 output
- **output** – [out] Pointer to the output tensor

## BasicMath

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_elementwise\_mul\_s16\_s8**(const int16\_t \*input\_1\_vect, const int16\_t \*input\_2\_vect, int8\_t \*output, const int32\_t out\_offset, const int32\_t out\_mult, const int32\_t out\_shift, const int32\_t block\_size, const int32\_t batch\_size, const int32\_t batch\_offset)

*group* **BasicMath**

## Functions

*riscv\_nmsis\_nn\_status* (page 1145) **riscv\_elementwise\_mul\_s16\_s8**(const int16\_t \*input\_1\_vect, const int16\_t \*input\_2\_vect, int8\_t \*output, const int32\_t out\_offset, const int32\_t out\_mult, const int32\_t out\_shift, const int32\_t block\_size, const int32\_t batch\_size, const int32\_t batch\_offset)

s16 elementwise multiplication with s8 output

Supported framework: TensorFlow Lite micro

**Parameters**

- **input\_1\_vect** – [in] pointer to input vector 1
- **input\_2\_vect** – [in] pointer to input vector 2
- **output** – [inout] pointer to output vector
- **out\_offset** – [in] output offset
- **out\_mult** – [in] output multiplier
- **out\_shift** – [in] output shift
- **block\_size** – [in] number of samples per batch
- **batch\_size** – [in] number of samples per batch
- **batch\_offset** – [in] Number of timesteps between consecutive batches in output, see riscv\_nn\_lstm\_step\_s8. Note that it is assumed that the input is stored with sequential batches.

**Returns**

The function returns RISCVC\_NMSIS\_NN\_SUCCESS

**Basic Math Functions for Neural Network Computation**

void **riscv\_nn\_accumulate\_q7\_to\_q15**([q15\\_t](#) (page 1131) \*pDst, const [q7\\_t](#) (page 1131) \*pSrc, uint32\_t length)

void **riscv\_nn\_add\_q7**(const [q7\\_t](#) (page 1131) \*input, [q31\\_t](#) (page 1131) \*output, uint32\_t block\_size)

void **riscv\_nn\_mult\_q15**([q15\\_t](#) (page 1131) \*pSrcA, [q15\\_t](#) (page 1131) \*pSrcB, [q15\\_t](#) (page 1131) \*pDst, const uint16\_t out\_shift, uint32\_t blockSize)

void **riscv\_nn\_mult\_q7**([q7\\_t](#) (page 1131) \*pSrcA, [q7\\_t](#) (page 1131) \*pSrcB, [q7\\_t](#) (page 1131) \*pDst, const uint16\_t out\_shift, uint32\_t blockSize)

*group* **Basic Math Functions for Neural Network Computation**

Basic Math Functions for Neural Network Computation

**Functions**

void **riscv\_nn\_accumulate\_q7\_to\_q15**([q15\\_t](#) (page 1131) \*pDst, const [q7\\_t](#) (page 1131) \*pSrc, uint32\_t length)

Converts the elements from a q7 vector and accumulate to a q15 vector.

The equation used for the conversion process is:

**Description:****Parameters**

- **\*src** – [in] points to the q7 input vector
- **\*dst** – [out] points to the q15 output vector
- **block\_size** – [in] length of the input vector

void **riscv\_nn\_add\_q7**(const *q7\_t* (page 1131) \*input, *q31\_t* (page 1131) \*output, uint32\_t block\_size)

Non-saturating addition of elements of a q7 vector.

2<sup>24</sup> samples can be added without saturating the result.

#### Description:

The equation used for the conversion process is:

##### Parameters

- **\*input** – [in] Pointer to the q7 input vector
- **\*output** – [out] Pointer to the q31 output variable.
- **block\_size** – [in] length of the input vector

void **riscv\_nn\_mult\_q15**(*q15\_t* (page 1131) \*pSrcA, *q15\_t* (page 1131) \*pSrcB, *q15\_t* (page 1131) \*pDst, const uint16\_t out\_shift, uint32\_t blockSize)

Q7 vector multiplication with variable output shifts.

q7 vector multiplication with variable output shifts

#### Scaling and Overflow Behavior:

The function uses saturating arithmetic. Results outside of the allowable Q15 range [0x8000 0x7FFF] will be saturated.

##### Parameters

- **\*pSrcA** – [in] pointer to the first input vector
- **\*pSrcB** – [in] pointer to the second input vector
- **\*pDst** – [out] pointer to the output vector
- **out\_shift** – [in] amount of right-shift for output
- **blockSize** – [in] number of samples in each vector

void **riscv\_nn\_mult\_q7**(*q7\_t* (page 1131) \*pSrcA, *q7\_t* (page 1131) \*pSrcB, *q7\_t* (page 1131) \*pDst, const uint16\_t out\_shift, uint32\_t blockSize)

Q7 vector multiplication with variable output shifts.

q7 vector multiplication with variable output shifts

#### Scaling and Overflow Behavior:

The function uses saturating arithmetic. Results outside of the allowable Q7 range [0x80 0x7F] will be saturated.

##### Parameters

- **\*pSrcA** – [in] pointer to the first input vector
- **\*pSrcB** – [in] pointer to the second input vector
- **\*pDst** – [out] pointer to the output vector
- **out\_shift** – [in] amount of right-shift for output
- **blockSize** – [in] number of samples in each vector

## Copy

void **riscv\_nn\_copy\_q15**(const *q15\_t* (page 1131) \*pSrc, *q15\_t* (page 1131) \*pDst, uint32\_t blockSize)

void **riscv\_nn\_copy\_q7**(const *q7\_t* (page 1131) \*pSrc, *q7\_t* (page 1131) \*pDst, uint32\_t blockSize)

*group* **Copy**

## Functions

void **riscv\_nn\_copy\_q15**(const *q15\_t* (page 1131) \*pSrc, *q15\_t* (page 1131) \*pDst, uint32\_t blockSize)

Copies the elements of a Q15 vector.

### Parameters

- **pSrc** – [in] points to input vector
- **pDst** – [out] points to output vector
- **blockSize** – [in] number of samples in each vector

### Returns

none

void **riscv\_nn\_copy\_q7**(const *q7\_t* (page 1131) \*pSrc, *q7\_t* (page 1131) \*pDst, uint32\_t blockSize)

Copies the elements of a Q7 vector.

### Parameters

- **pSrc** – [in] points to input vector
- **pDst** – [out] points to output vector
- **blockSize** – [in] number of samples in each vector

### Returns

none

## Fill

void **riscv\_nn\_fill\_q15**(*q15\_t* (page 1131) value, *q15\_t* (page 1131) \*pDst, uint32\_t blockSize)

void **riscv\_nn\_fill\_q7**(*q7\_t* (page 1131) value, *q7\_t* (page 1131) \*pDst, uint32\_t blockSize)

*group* **Fill**

## Functions

void **riscv\_nn\_fill\_q15**(*q15\_t* (page 1131) value, *q15\_t* (page 1131) \*pDst, uint32\_t blockSize)

Fills a constant value into a Q15 vector.

### Parameters

- **value** – [in] input value to be filled
- **pDst** – [out] points to output vector
- **blockSize** – [in] number of samples in each vector



**Returns**

none

void **riscv\_nn\_fill\_q7**(*q7\_t* (page 1131) value, *q7\_t* (page 1131) \*pDst, uint32\_t blockSize)

Fills a constant value into a Q7 vector.

**Parameters**

- **value** – [in] input value to be filled
- **pDst** – [out] points to output vector
- **blockSize** – [in] number of samples in each vector

**Returns**

none

**Nndata\_convert****Warning**

doxygengroup: Cannot find group “Nndata\_convert” in doxygen xml output for project “nmsis\_nn” from directory: ../build/html/doxygen/nn/xml

**Warning**

doxygengroup: Cannot find group “Nndata\_convert” in doxygen xml output for project “nmsis\_nn” from directory: ../build/html/doxygen/nn/xml

**Data Conversion**

void **riscv\_q7\_to\_q15\_with\_offset**(const int8\_t \*src, int16\_t \*dst, int32\_t block\_size, int16\_t offset)

*group* **Data Conversion**

// end group groupPrivTypes

Perform data type conversion in-between neural network operations

**Functions**

void **riscv\_q7\_to\_q15\_with\_offset**(const int8\_t \*src, int16\_t \*dst, int32\_t block\_size, int16\_t offset)

Converts the elements from a s8 vector to a s16 vector with an added offset.

Output elements are ordered. The equation used for the conversion process is:

**Description:****Parameters**

- **src** – [in] pointer to the s8 input vector
- **dst** – [out] pointer to the s16 output vector

- **block\_size** – [in] length of the input vector
- **offset** – [in] s16 offset to be added to each input vector element.

*group* **Private**

Internal Support functions. Not intended to be called directly by a NMSIS-NN user.

## 4.4 Changelog

### Note

NMSIS NN Library changelog will not maintain here in future, please check [Changelog](#) (page 1287) here.

### 4.4.1 latest

See [Changelog](#) (page 1287)

### 4.4.2 V1.3.1

This is release 1.3.1 version of NMSIS-NN library.

- Update get started guide for build NMSIS-NN library
- Fix testcases in NN/Tests/Cases/full: `riscv_elementwise_mul_acc_s16` and `riscv_elementwise_mul_s16_batch_offset`
- Sync cmake file changes

### 4.4.3 V1.3.0

This is release 1.3.0 version of NMSIS-NN library.

- Sync with CMSIS-NN library v6.0.0
- Add initial version of NMSIS NN benchmark
- Roll back p-ext optimized version for function `riscv_nn_vec_mat_mult_t_svd_s8`

### 4.4.4 V1.2.1

This is release 1.2.1 version of NMSIS-NN library.

- Sync with CMSIS-NN library(CMSIS-NN v5.0.0, commit id:bfc54edb)
- Optimize some functions with Nuclei DSP N3 instruction(such as: `riscv_convolve_s8`, `riscv_fully_connected_s8`, etc.)
- Optimize the rvv implementation of fullyconnect s8 function
- Fixed `riscv_nn_softmax_common_s8.c` rvv bug

### 4.4.5 V1.2.0

#### Note

- This 1.2.0 version will no longer support old gcc 10 version, and it now only support Nuclei Toolchain 2023.10(gcc13 and clang17) or later. The major changes that can be felt are as follows:
- The prefix of toolchain has changed from `riscv-nuclei-elf-` to `riscv64-unknown-elf-`
- The `-march` option has changed a lot, for example:
  - `b` extension changed to `_zba_zbb_zbc_zbs` extension,
  - `p` extension changed to `_xxldsp` or `_xxldspn1x` or `_xxldspn2x` or `_xxldspn3x` extensions which means standard DSP extension, Nuclei N1, N2, N3 DSP extensions
  - `v` extension changed to `v` or `_zve32f` or `_zve64f` extensions according to the riscv cpu isa used

These extensions need be combined in a certain order to get a correct arch name to match the prebuilt library name, please be cautious
- The name of libraries changed due to `-march` in gcc13 updated, for example, the library named `libnmsis_nn_rv32imacb.a` is now named `libnmsis_nn_rv32imac_zba_zbb_zbc_zbs.a` since `b` extension changed to `_zba_zbb_zbc_zbs`

This is release 1.2.0 version of NMSIS-NN library.

- Defined `NUCLEI_DSP_DEFAULT`, `NUCLEI_DSP_N1`, `NUCLEI_DSP_N2`, `NUCLEI_DSP_N3` in `riscv_nn_math_types.h` according to gcc options now, no longer define it in cmake files.
- RVV intrinsic APIs is update to v0.12.0
- Clean code(nnref lib)

### 4.4.6 V1.1.1

This is release 1.1.1 version of NMSIS-NN library.

- Sync changes from CMSIS NN v4.1.0
- Optimized more for RVP/RVV
- Add support for RV32 Vector
- Some bugfix that make tflite-micro test successfully

### 4.4.7 V1.1.0

This is release 1.1.0 version of NMSIS-NN library.

- Sync changes from CMSIS 5.9.0 release
- Optimized more for RVP/RVV
- Add experimental support for RV32 Vector

### **4.4.8 V1.0.3**

This is release 1.0.3 version of NMSIS-NN library.

- Update build system for NMSIS-NN library
- Rename RISCV\_VECTOR to RISCV\_MATH\_VECTOR in header file and source code
- Using new python script to generate NMSIS-NN library
- Support Nuclei RISC-V GCC 10.2

### **4.4.9 V1.0.2**

This is release 1.0.2 version of NMSIS-NN library.

- Sync up to CMSIS NN library 3.0.0
- Initial support for RISC-V vector extension support

### **4.4.10 V1.0.1**

This is release V1.0.1 version of NMSIS-DSP library.

- Both Nuclei RISC-V 32 and 64 bit cores are supported now.
- Libraries are optimized for RISC-V 32 and 64 bit DSP instructions.
- The DSP examples are now using Nuclei SDK as running environment.

### **4.4.11 V1.0.0**

This is the first version of NMSIS-NN library.

We adapt the CMSIS-NN v1.0.0 library to use RISCV DSP instructions, all the API names now are renamed from `arm_` to `riscv_`.

## CHANGELOG

### 5.1 V1.4.0

This is the version of V1.4.0 release.

- **NMSIS-Core**

- Fix wrong macro `PLIC_GetThreshold` & `PLIC_GetThreshold_S` implementation for `core_feature_plic.h`
- Add `MTIME_SRW_CTRL` bitfields in **`SysTimer_Type`** structure for `core_feature_timer.h`
- Optimize ECLIC API for better code performance in `core_feature_eclic.h`
- Add SSTC support in `core_feature_timer.h`, a new macro called `__SSTC_PRESENT` is added
- Update and add more CSR Union types
- Add more CSR macros such `shartid` csr, `worldguard` csrs, and related csr bitfield macro
- Add the `BENCH_XLEN_MODE` macro to enable more accurate cycle and HPM counter measurements for **RV32**, when `BENCH_XLEN_MODE` is enabled, the cycle/instret/time/hpm\_counter will be 32 bits for rv32 and 64 bits for rv64.
- Fix return type error of `__get_hpm_counter`
- Add new APIs to read cycle/instret/time/hpm\_counter with XLEN bits:
  - \* `unsigned long __read_cycle_csr()`
  - \* `unsigned long __read_instret_csr()`
  - \* `unsigned long __read_time_csr()`
  - \* `unsigned long __read_hpm_counter(unsigned long idx)`
- Fix `__clear_core_irq_pending` and `__clear_core_irq_pending_s` implementation in `core_feature_base.h`
- Fix `__enable_sw_irq_s` implementation in `core_feature_base.h`
- Add PMA(Physical Memory Attribute) APIs for managing attribute type(Device/Non-Cacheable/Cacheable) of memory regions when **`__PMA_PRESENT=1`**
- Fix and update HPM v1 event name macros in `nmsis_bench.h`, especially `EVENT_INSTRUCTION_COMMIT_JAL_PREDICTION_FAIL` not existed in hardware due to document error
- Add new PMU v1 and v2 event macros in `nmsis_bench.h`
- Add flushpipe and fence in each ccm operation api in `core_feature_cache.h`

- **NMSIS-NN**
  - Sync with CMSIS-NN v7.0.0
  - Add new testcases for NN library testing
  - Add script to generate `reflib` by renaming symbols
  - Fix data overflow when `rhs_offset=128` in `riscv_nn_vec_mat_mult_t_s8`
  - Add new test framework for NN library testing, see `NMSIS/NN/Tests/UnitTest/`
  - Update prebuilt NN Library and example IAR workbench projects and remove NN reference library IAR project
- **NMSIS-DSP**
  - Fix undefined `blkCnt` when `LOOPUNROLL=OFF`
  - Update prebuilt DSP Library IAR workbench projects
- **Documentation**
  - Update Core/DSP/NN documentation to match latest update.
  - Device templates are directly copied from [nuclei sdk evalsoc](#)<sup>34</sup>
  - Device templates and its documentation will be deprecated, please refer to *nuclei sdk evalsoc* implementation

## 5.2 V1.3.1

This is the version of V1.3.1 release.

- **NMSIS-Core**
  - Fix Cache CCM related API compile fail using c++ compiler
  - `mfp16mode` csr is renamed to `mmisc_ctl1` due to hw changes
- **NMSIS-NN**
  - Update get started guide for build NMSIS-NN library
  - Fix testcases in `NN/Tests/Cases/full:` `riscv_elementwise_mul_acc_s16` and `riscv_elementwise_mul_s16_batch_offset`
  - Sync cmake file changes
  - Update IAR prebuilt NN library and example projects
- **NMSIS-DSP**
  - Optimize fredsum, use less fredsum and more fmacc for rvv implementation
  - Sync cmake file changes
  - Update IAR prebuilt DSP library and example projects

---

<sup>34</sup> <https://github.com/Nuclei-Software/nuclei-sdk/tree/master/SoC/evalsoc/Common>

## 5.3 V1.3.0

This is the version of V1.3.0 release.

- **NMSIS-Core**
  - Add more ECC related macros for milm\_ctl/mdlm\_ctl/mcache\_ctl csr
  - Add plic related API support in core\_feature\_plic.h
  - Fix core\_feature\_cidu.h which wrongly included math.h which is not required
- **Build System**
  - Change TOOLCHAIN to LIBTYPE in Makefile.build and Makefile.nmsis located in NMSIS/Scripts/Build/
- **NMSIS-DSP**
  - Sync with CMSIS-DSP Library v1.16.2
  - Add initial version of NMSIS DSP Benchmark
  - Fix bug found for ComplexMathFunctions when RISC\_V\_MATH\_LOOPUNROLL not defined
- **NMSIS-NN**
  - Sync with CMSIS-NN library v6.0.0
  - Add initial version of NMSIS NN benchmark
  - Roll back p-ext optimized version for function riscv\_nn\_vec\_mat\_mult\_t\_svd\_s8
- **Nuclei AI Library**
  - Introduced RVV optimized AI operators implementation which can be found in <https://github.com/Nuclei-Software/nuclei-ai-library>

## 5.4 V1.2.1

This is the version V1.2.1 release.

- **NMSIS-Core**
  - Fix and update many CSR type define structure defined in core\_feature\_base.h
  - Fix protection type error in PMP/sPMP \_\_set\_PMPENTRYx/\_\_set\_sPMPENTRYx API
  - Add SMPU support in core\_feature\_smp.h
  - Fix wrong CLIC macros defined in core\_feature\_eclic.h
  - Update RISC-V DSP intrinsic API and its comments
- **NMSIS-DSP**
  - Sync with CMSIS-DSP library(CMSIS-DSP v1.15.0, commit id:8f8bb8d5)
  - Add a few Nuclei DSP N2 intrinsic APIs in core\_feature\_dsp.h, they are: \_\_RV\_DPACK32, \_\_RV\_DSUNPKD810, \_\_RV\_DSUNPKD820, \_\_RV\_DSUNPKD830, \_\_RV\_DSUNPKD831, \_\_RV\_DSUNPKD832, \_\_RV\_DZUNPKD810, \_\_RV\_DZUNPKD820, \_\_RV\_DZUNPKD830, \_\_RV\_DZUNPKD831, \_\_RV\_DZUNPKD832. And change \_\_RV\_DPKBB32 to \_\_RV\_DPACK32 for better performance

- Unified instruction naming style in `core_feature_dsp.h`, such as: change `DSMMULU` to `DSMMUL.u`, change `DKWMMULU` to `DKWMMUL.u`, change `DKMMACU` to `DKMMAC.u`, change `DKMMSBU` to `DKMMSB.u`, change `DSMAQASU` to `DSMAQA.SU`, change `DDSMAQASU` to `DDSMAQA.SU`
- Optimize the rvv implementation of some MatMult and Complex MatMult functions
- Fixed some doc erros in `core_feature_dsp.h`
- Fixed `riscv_lms_q31.c` rvv bug
- **NMSIS-NN**
  - Sync with CMSIS-NN library(CMSIS-NN v5.0.0, commit id:bfc54edb)
  - Optimize some functions with Nuclei DSP N3 instruction(such as: `riscv_convolve_s8`, `riscv_fully_connected_s8`, etc.)
  - Optimize the rvv implementation of fullyconnect s8 function
  - Fixed `riscv_nn_softmax_common_s8.c` rvv bug
- **CI**
  - Nuclei SDK use 0.6.0 release version, SOC still use evalsoc.
- **Documentation**
  - Update sphinx and doxygen document version to 1.2.1

## 5.5 V1.2.0

This is the version V1.2.0 release.

### Note

- This 1.2.0 version will no longer support old gcc 10 verison, and it now only support Nuclei Toolchain 2023.10 (gcc13 and clang17) or later. The major changes that can be felt are as follows:
- The prefix of toolchain has changed from `riscv-nuclei-elf-` to `riscv64-unknown-elf-`
- The `-march` option has changed a lot, see <https://github.com/riscv-non-isa/riscv-toolchain-conventions/pull/26>, for examples:
  - `b` extension changed to `_zba_zbb_zbc_zbs` extension,
  - `p` extension changed to `_xxldsp`, `_xxldspn1x`, `_xxldspn2x`, `_xxldspn3x` extensions which means standard DSP extension, Nuclei N1, N2, N3 DSP extensions
  - `v` extension changed to `v`, `_zve32f`, `_zve64f` extensions

These extensions also can be combined in a certain order, please be cautious
- The name of Libraries has changed with `-march`, for examples, the library named `libnmsis_dsp_rv32imach.a` is now named `libnmsis_dsp_rv32imac_zba_zbb_zbc_zbs.a` since `b` extension changed to `_zba_zbb_zbc_zbs`
- NMSIS v1.2.0 should be used with Nuclei SDK v0.5.0 or later
- RVV intrinsic APIs is update to v0.12.0, please visit [rvv-intrinsic-doc](https://github.com/riscv-non-isa/rvv-intrinsic-doc/releases/tag/v0.12.0)<sup>35</sup>

- **NMSIS-Core**

<sup>35</sup> <https://github.com/riscv-non-isa/rvv-intrinsic-doc/releases/tag/v0.12.0>



- Add more Nuclei DSP N1/N2/N3 intrinsic APIs and fix some intrinsic API definition and descriptions in `core_feature_dsp.h`
- Add basic IAR support for NMSIS Core header files and device template, for sample usage, see Nuclei SDK 0.5.0 release
- Fix missing break in `__set_hpm_event` function API in `core_feature_base.h`, which affected the `nm-sis_bench.h`
- Use IAR custom instruction and IAR P-ext 0.5.0 support to support Nuclei DSP extension based on P-ext 0.5.4, see changes maded in `core_feature_dsp.h`, only `Xxldsp` is supported, no `N1/N2/N3` supported, and some instructions can't be supported using custom instruction, but in future, we will cooperate with IAR to do full Nuclei DSP support
- Add more CSRs definition according to Nuclei ISA updates such as `Zc/stack check`
- No more bitmanip extension intrinsic header `<rvintrin.h>` for `gcc13`
- Fix `__RV_CLAMP` macro and add `__MACHINE/SUPERVISOR/USER_INTERRUPT` macros
- Add `__get_hart_index` and `SysTimer_GetHartID` and modify `__get_hart_id` API
- In `<Device.h>`, we introduced `__HARTID_OFFSET` and `__SYSTIMER_HARTID` macro to represent timer hart index relation with `cpu hartid` for AMP SoC
- Clean compiler warning of NMSIS-Core header files
- Fix Cache CCM API missing return value in some case

#### • NMSIS-DSP

- Defined `NUCLEI_DSP_DEFAULT`, `NUCLEI_DSP_N1`, `NUCLEI_DSP_N2`, `NUCLEI_DSP_N3` in `riscv_math_types.h` according to gcc options. This means that if compile with `--march=rv32ima-fc-xxldspn1x`, the `NUCLEI_DSP_N1` will defined, if compile with `--march=rv32ima-fc-xxldspn2x`, the `NUCLEI_DSP_N1` and `NUCLEI_DSP_N2` will defined, and so on
- Optimize some functions with DSP N1/N2/N3 (such as `FilteringFunctions`, `TransformFunctions`, `Complex-MathFunctions`)
- RVV intrinsic APIs is update to v0.12.0
- Add f16 support(include f16 rvv extension support)
- Fix the use of `expd80` instruction(Nuclei default dsp instruction)
- Fix some testcases bugs(such as `MatrixFunctions`, `TransformFunctions`)

#### • NMSIS-NN

- Defined `NUCLEI_DSP_DEFAULT`, `NUCLEI_DSP_N1`, `NUCLEI_DSP_N2`, `NUCLEI_DSP_N3` in `riscv_nn_math_types.h` according to gcc options
- RVV intrinsic APIs is update to v0.12.0
- Clean code(nnref lib)

#### • Build System

- Toolchain change to `gcc13`, The prefix of toolchain has changed to `riscv64-unknown-elf-`, old `gcc10 riscv-nuclei-elf-gcc` changed to `gcc 13 riscv64-unknown-elf-gcc`
- Add ci configurations to support different instruction combinations, please check `Scripts/Build/nmsis_dsp.json` and `Scripts/Build/nmsis_nn.json`

- Library naming scheme changed due to march changes, which means the library name will not be compatible with previous release, check dsp/nn get started guide for details
- F16 library build is supported now when zfh/zvfh extension enabled
- **CI**
  - Change NMSIS to use Nuclei SDK evalsoc as ci run target, demosoc is removed in 0.5.0 Nuclei SDK release.
  - Spilt DSP and NN test jobs to reduce ci running time
  - Build DSP/NN library in one job now, since N1/N2/N3 library naming are different, and library build speed for risc-v vector increased now

## 5.6 V1.1.1

This is the version V1.1.1 release.

- **NMSIS-Core**
  - Add CIDU support via core\_feature\_cidu.h, and \_\_CIDU\_PRESENT macro is required in <Device>.h to represent CIDU present or not
  - Add macros of HPM m/s/u event enable, events type, events idx
  - Fix define error of HPM\_INIT macro
  - Update systimer/pmp/spmp/eclic API comment and implementation
  - Add Cache ECC related APIs
  - Due to mhartid csr update, two new API added called \_\_get\_hart\_id and \_\_get\_cluster\_id
    - \* mhartid in Nuclei RISC-V processor are now used to present cluster id and hart id
    - \* bit 0-7 is used for hart id in current cluster
    - \* bit 8-15 is used for cluster id of current cluster
- **NMSIS-DSP**
  - Sync with CMSIS-DSP library(branch:main, commit id:1d9e38a, after CMSIS-DSP v1.14.4)
  - Optimize some functions with RVV(such as: ComplexMathFunctions, FilteringFunctions, MatrixFunctions, StatisticsFunctions, etc.)
  - Some bugfix(riscv\_mat\_inverse\_f32.c rvv fix, riscv\_offset\_q15.c p fix, riscv\_fir\_q15.c rvv fix etc.)
- **NMSIS-NN**
  - Sync with CMSIS-NN library(branch:main, commit id:61d1bb6, CMSIS-NN v4.1.0)
  - Compile independent, no longer depend on NMSIS-DSP
  - Optimize some functions with RVV(such as: ActivationFunctions, FullyConnectedFunctions, PoolingFunctions, etc.)
  - Some bugfix that make tflite-micro test successfully
- **Documentation**
  - Update sphinx and doxygen document version to 1.1.1
  - Use mathjax to render latex formulas instead of latex, which can avoid strange compile error

- Change dsp/nn sphinx rst document structure to match dsp/nn doxygen documentation update
- NPK
  - Add `nmsis_dsp_nn` choice for `nmsislibsel`, it will select nmsis dsp and nn library
  - `nmsis_nn` library no longer select dsp library, since now it can live without dsp library

## 5.7 V1.1.0

This is the version V1.1.0 release of Nuclei MCU Software Interface Standard(NMSIS).

- **NMSIS-Core**
  - Add `nmsis_bench.h` for benchmark and hpm helper functions.
  - Add hpm related API
  - Update `riscv_encoding.h` for latest riscv changes.
  - Add `core_feature_smp.h` for TEE/sPMP unit.
  - Add more Nuclei DSP N1/N2/N3 intrinsic APIs in `core_feature_dsp.h`
  - Bring SMP/AMP support in `core_feature_eclic.h` and `core_feature_timer.h`
- **NMSIS-DSP**
  - Sync with DSP library in CMSIS 5.9.0 release.
  - Add experimental RV32 Vector support.
  - Optimize with RVP/RVV for DSP library.
- **NMSIS-NN**
  - Sync with NN library in CMSIS 5.9.0 release.
  - Add experimental RV32 Vector support.
  - Optimize with RVP/RVV for NN library.
- **Build System**
  - **DSP64** is removed, and replaced by **NUCLEI\_DSP\_N1**, which means Nuclei DSP N1 extension present.
  - **NUCLEI\_DSP\_N2** and **NUCLEI\_DSP\_N3** are introduced to standard for Nuclei DSP N2/N3 extension present.
  - Now you build different DSP/NN library optimized Nuclei DSP N1/N2/N3 via command such as `make NUCLEI_DSP=N1 gen`
  - Add `nmsis_help` make target to show help message to build nmsis dsp/nn library.
  - Add `check_build` and `check_run` make target for locally build or run on a small test suite configuration.
  - Add fpga related test script located in `Scripts/Configs/fpga/`.
  - Fix bugs found in `nlbuild.py` script.
- **Device Templates**
  - Update Device templates to support SMP/AMP and new linker script changes to align with Nuclei SDK 0.4.0
- **CI**

- Misc changes for github and gitlab ci, see commit history
- gitlab ci will now test NUCLEI\_DSP=N0/N1/N2/N3 cases and also check rv32 with VPU for DSP/NN test cases
- **Documentation**
  - Update Core/DSP/NN documentation
- **Misc**
  - Nuclei SDK 0.4.0 will use NMSIS 1.1.0

## 5.8 V1.0.4

This is the version V1.0.4 release of Nuclei MCU Software Interface Standard(NMSIS).

- **NMSIS-Core**
  - add `__CCM_PRESENT` macro in NMSIS-Core, if CCM hardware unit is present in your CPU, `__CCM_PRESENT` macro need to be set to 1 in `<Device>.h`
  - Fixed mtvec related api comment in `core_feature_ecllic.h`
  - Add safely write mtime/mtimecmp register for 32bit risc-v processor
  - rearrange `#include` header files for all NMSIS Core header files
  - removed some not good `#pragma gcc` diagnostic lines in `nmsis_gcc.h`
- **NMSIS-DSP**
  - Add initial bitmainp extension support
  - Fix bug in `riscv_cmplx_mult_cmplx_q15` function when `XLEN=64`
- **NMSIS-NN**
  - Add initial bitmainp extension support
  - Change `riscv_maxpool_q7_HWC` implementation for `rvv`
  - Re-org `NN_Lib_Tests` to `Tests`
- **Build System**
  - Change minimal version of `cmake` to 3.14
  - Add `REBUILD=0` to reuse previous generated Makefile
- **Device Tempates**
  - Fix bss section lma and vma not aligned and tbss space not reserved
- **CI**
  - Change NMSIS to use Nuclei SDK demosoc as ci run target
  - only run ci on master/develop branch
- **Documentation**
  - Update get started guide for dsp/nn library

## 5.9 V1.0.3

This is the official release version V1.0.3 release of Nuclei MCU Software Interface Standard(NMSIS).

This release is only supported by Nuclei GNU Toolchain 2022.01 and its later version, since it required intrinsic header files in RISC-V GCC for B/P/V extensions.

The following changes has been made since V1.0.2.

- **Documentation**
  - Update NMSIS Core/DSP/NN related documentation
- **Device Templates**
  - Add `__INC_INTRINSIC_API`, `__BITMANIP_PRESENT` and `__VECTOR_PRESENT` in `<Device>.h`
  - Add more REG/ADDR/BIT access macros in `<Device>.h`
  - Update linker script for `<Device>.ld` for Nuclei C Runtime Library
  - Add tp register initialization and add early exception setup during startup in `startup_<Device>.S`
  - Adding support for Nuclei C Runtime library
- **NMSIS-Core**
  - Update `core_feature_eclic.h`, `core_feature_timer.h` and `core_feature_dsp.h`
  - Added `core_feature_vector.h` and `core_feature_bitmainp.h`
  - Add more nuclei customized csr in `riscv_encoding.h`
  - Include `rvb/rvp/rvv` header files when `__INC_INTRINSIC_API = 1`
- **NMSIS-DSP/NN**
  - Add support for Nuclei GNU Toolchain 2021.12
  - Add new build system to generate NMSIS DSP and NN library
  - Update cmake files for both DSP and NN library
  - No need to define `__RISCV_FEATURE_DSP` and `__RISCV_FEATURE_VECTOR` when using DSP or NN library, it will be defined in `riscv_math_types.h` via the predefined macros in Nuclei RISC-V gcc 10.2
  - Rename `RISCV_VECTOR` to `RISCV_MATH_VECTOR`
  - Fix FLEN and XLEN mis-usage in library

## 5.10 V1.0.2

This is the official release version V1.0.2 release of Nuclei MCU Software Interface Standard(NMSIS).

The following changes has been made since V1.0.1.

- **Documentation**
  - Update NMSIS Core/DSP/NN related documentation
- **Device Templates**
  - `DOWNLOAD_MODE_XXX` macros are removed from `riscv_encoding.h`, it is now defined as enum in `<Device.h>`, and can be customized by soc vendor.

- startup code now don't rely on `DOWNLOAD_MODE` macro, instead it now rely on a new macro called `VECTOR_TABLE_REMAPPED`, when `VECTOR_TABLE_REMAPPED` is defined, it means the vector table's lma != vma, such as vector table need to be copied from flash to ilm when boot up
- Add more customized csr of Nuclei RISC-V Core
- Add **BIT**, **BITS**, **REG**, **ADDR** related macros in `<Device.h>`

- **NMSIS-Core**

- Nuclei Cache CCM operation APIs are now introduced in `core_feature_cache.h`
- Update NMSIS-Core header files

- **NMSIS-DSP/NN**

- Merged the official CMSIS 5.8.0 release, CMSIS-DSP 1.9.0, CMSIS-NN 3.0.0
- RISC-V Vector extension and P-extension support for DSP/NN libraries are added

## 5.11 V1.0.2-RC2

This is the release candidate version **V1.0.2-RC2** release of Nuclei MCU Software Interface Standard(NMSIS).

The following changes has been made since **V1.0.2-RC1**.

- **Documentation**

- Update NMSIS Core/DSP/NN related documentation

## 5.12 V1.0.2-RC1

This is the release candidate version **V1.0.2-RC1** release of Nuclei MCU Software Interface Standard(NMSIS).

The following changes has been made since **V1.0.1**.

- **Device Templates**

- `DOWNLOAD_MODE_XXX` macros are removed from `riscv_encoding.h`, it is now defined as enum in `<Device.h>`, and can be customized by soc vendor.
- startup code now don't rely on `DOWNLOAD_MODE` macro, instead it now rely on a new macro called `VECTOR_TABLE_REMAPPED`, when `VECTOR_TABLE_REMAPPED` is defined, it means the vector table's lma != vma, such as vector table need to be copied from flash to ilm when boot up
- Add **BIT**, **BITS**, **REG**, **ADDR** related macros in `<Device.h>`

- **NMSIS-Core**

- Nuclei Cache CCM operation APIs are now introduced in `core_feature_cache.h`

- **NMSIS-DSP/NN**

- Merged the official CMSIS 5.8.0 release, CMSIS-DSP 1.9.0, CMSIS-NN 3.0.0
- RISC-V Vector extension and P-extension support for DSP/NN libraries are added

## 5.13 V1.0.1

This is the official V1.0.1 release of Nuclei MCU Software Interface Standard(NMSIS).

The following changes has been maded since V1.0.1-RC1.

- **Device Templates**
  - I/D Cache enable assemble code in startup\_<Device>.S are removed now
  - Cache control updates in System\_<Device>.c
    - \* I-Cache will be enabled if \_\_ICACHE\_PRESENT = 1 defined in <Device.h>
    - \* D-Cache will be enabled if \_\_DCACHE\_PRESENT = 1 defined in <Device.h>

## 5.14 V1.0.1-RC1

This is release candidate version V1.0.1-RC1 of NMSIS.

- **NMSIS-Core**
  - Add RISC-V DSP 64bit intrinsic functions in core\_feature\_dsp.h
  - Add more CSR definitions in riscv\_encoding.h
  - Update arm compatiable functions for RISC-V dsp instruction cases in core\_compatiable.h
- **NMSIS-DSP**
  - Optimize RISC-V 32bit DSP library implementation
  - Add support for Nuclei RISC-V 64bit DSP SIMD instruction for DSP library
  - Add test cases used for DSP library testing, mainly for internal usage
  - Change the examples and tests to use Nuclei SDK as running environment
- **NMSIS-NN**
  - Add support for Nuclei RISC-V 64bit DSP SIMD instruction for NN library
  - Change the examples and tests to use Nuclei SDK as running environment
- **Device Templates**
  - Add DDR\_DOWNLOAD\_MODE in device templates
  - Modifications to startup\_<Device>.S files
    - \* \_premain\_init is added to replace \_init
    - \* \_postmain\_fini is added to replace \_fini
  - If you have implemented your init or de-init functions through \_init or \_fini, please use \_premain\_init and \_postmain\_fini functions defined system\_<Device>.c now

## 5.15 V1.0.0-beta1

Main changes in release **V1.0.0-beta1**.

- **NMSIS-Core**
  - Fix SysTick\_Reload implementation
  - Update ECLIC\_Register\_IRQ implementation to allow handler == NULL
  - Fix MTH offset from 0x8 to 0xB, this will affect function of ECLIC\_GetMth and ECLIC\_SetMth
  - Fix wrong macro check in cache function
  - Add missing SOC\_INT\_MAX enum definition in Device template
  - In System\_<Device>.c, ECLIC NLBits set to \_\_ECLIC\_INTCTLBITS, which means all the bits are for level, no bits for priority

## 5.16 V1.0.0-beta

Main changes in release **V1.0.0-beta**.

- **NMSIS-Core**
  - Fix error typedef of CSR\_MCAUSE\_Type
  - Change CSR\_MCACHE\_CTL\_DE to future value 0x00010000
  - Fix names in CSR naming, CSR\_SCRATCHCSW -> CSR\_MSCRATCHCSW, and CSR\_SCRATCHCSWL -> CSR\_MSCRATCHCSWL
  - Add macros in riscv\_encoding.h: MSTATUS\_FS\_INITIAL, MSTATUS\_FS\_CLEAN, MSTATUS\_FS\_DIRTY
- **Documentation**
  - Fix an typo in *core\_template\_intexc.rst*
  - Add cross references of Nuclei ISA Spec
  - Update appendix
  - Refines tables and figures

## 5.17 V1.0.0-alpha.1

API changes has been maded to system timer.

- Start from Nuclei N core version 1.4, MSTOP register is renamed to MTIMECTL to provide more features
- Changes made to NMSIS/Core/core\_feature\_timer.h
  - MSTOP register name changed to MTIMECTL due to core spec changes
  - SysTimer\_SetMstopValue renamed to SysTimer\_SetControlValue
  - SysTimer\_GetMstopValue renamed to SysTimer\_GetControlValue
  - Add SysTimer\_Start and SysTimer\_Stop to start or stop system timer counter
  - SysTick\_Reload function is introduced to reload system timer



- Macro names started with SysTimer\_xxx are changed, please check in the code.
- Removed unused lines of code in DSP and NN library source code which has unused macros which will not work for RISC-V cores.
- Fix some documentation issues, mainly typos and invalid cross references.

## 5.18 V1.0.0-alpha

This is the V1.0.0-alpha release of Nuclei MCU Software Interface Standard(NMSIS).

In this release, we have release three main compoments:

- **NMSIS-Core**: Standardized API for the Nuclei processor core and peripherals.
- **NMSIS-DSP**: DSP library collection optimized for the Nuclei Processors which has RISC-V SIMD instruction set.
- **NMSIS-NN**: Efficient neural network library developed to maximize the performance and minimize the memory footprint Nuclei Processors which has RISC-V SIMD instruction set.

We also released totally new [Nuclei-SDK](https://github.com/Nuclei-Software/nuclei-sdk)<sup>36</sup> which is an SDK implementation based on the **NMSIS-Core** for Nuclei N/NX evaluation cores running on HummingBird Evaluation Kit.

---

<sup>36</sup> <https://github.com/Nuclei-Software/nuclei-sdk>



**GLOSSARY****API**

(Application Program Interface) A defined set of routines and protocols for building application software.

**DSP**

(Digital Signal Processing) is the use of digital processing, such as by computers or more specialized digital signal processors, to perform a wide variety of signal processing operations.

**ISR**

(Interrupt Service Routine) Also known as an interrupt handler, an ISR is a callback function whose execution is triggered by a hardware interrupt (or software interrupt instructions) and is used to handle high-priority conditions that require interrupting the current code executing on the processor.

**NN**

(Neural Network) is a network or circuit of neurons, or in a modern sense, an artificial neural network, composed of artificial neurons or nodes.

**XIP**

(eXecute In Place) a method of executing programs directly from long term storage rather than copying it into RAM, saving writable memory for dynamic data and not the static program code.



## APPENDIX

- **Nuclei Tools and Documents:** <https://nucleisys.com/download.php>
- **Nuclei Software Opensource Organization:** <https://github.com/Nuclei-Software>
- **RISC-V MCU Opensource Organization:** <https://github.com/riscv-mcu>
- **Nuclei Toolchain Repo:** <https://github.com/riscv-mcu/riscv-gnu-toolchain>
- **Nuclei OpenOCD Repo:** <https://github.com/riscv-mcu/riscv-openocd>
- **Nuclei QEMU Repo:** <https://github.com/riscv-mcu/qemu>
- **Nuclei SDK:** <https://github.com/Nuclei-Software/nuclei-sdk>
- **NMSIS:** <https://github.com/Nuclei-Software/NMSIS>
- **Nuclei AI Library:** <https://github.com/Nuclei-Software/nuclei-ai-library>
- **Nuclei RISC-V IP Products:** <https://www.nucleisys.com/product.php>
- **Nuclei Tools Documentation:** [https://doc.nucleisys.com/nuclei\\_tools](https://doc.nucleisys.com/nuclei_tools)
- **Nuclei Studio Supply Documents:** <https://github.com/Nuclei-Software/nuclei-studio>
- **RISC-V MCU Community Website:** <https://www.riscv-mcu.com/>
- **Nuclei RISC-V CPU Spec:** [https://doc.nucleisys.com/nuclei\\_spec](https://doc.nucleisys.com/nuclei_spec)
- **RISC-V ISA Specifications(Ratified):** <https://riscv.org/technical/specifications>
- **RISC-V ISA Specification(Latest):** <https://github.com/riscv/riscv-isa-manual/releases>
- **RISC-V Architecture Profiles:** <https://github.com/riscv/riscv-profiles>
- **RISC-V Bitmanip(B) Extension Spec:** <https://github.com/riscv/riscv-bitmanip>
- **RISC-V Packed SIMD(P) Extension Spec:** <https://github.com/riscv/riscv-p-spec>
- **RISC-V Cryptography(K) Extension Spec:** <https://github.com/riscv/riscv-crypto>
- **RISC-V Vector(V) Extension Spec:** <https://github.com/riscv/riscv-v-spec>
- **RISC-V Vector Intrinsic API Spec:** <https://github.com/riscv-non-isa/rvv-intrinsic-doc>
- **RISC-V ISA Extension Spec Status:** <https://wiki.riscv.org/display/HOME/Specification+Status>
- **Nuclei Bumblebee Core Document:** [https://github.com/nucleisys/Bumblebee\\_Core\\_Doc](https://github.com/nucleisys/Bumblebee_Core_Doc)



## INDICES AND TABLES

- `genindex`
- `search`





## Symbols

- `__FLD2VAL` (*C macro*), 575, 576
- `__VAL2FLD` (*C macro*), 575
- `__ALIGNED` (*C macro*), 74
- `__ASM` (*C macro*), 73
- `__CLZ` (*C macro*), 717
- `__COMPILER_BARRIER` (*C macro*), 74
- `__CPU_RELAX` (*C macro*), 166, 167
- `__DMB` (*C macro*), 716
- `__DSB` (*C macro*), 716
- `__EXPD_BYTE` (*C macro*), 717
- `__FENCE` (*C macro*), 166
- `__I` (*C macro*), 575
- `__IM` (*C macro*), 575
- `__INLINE` (*C macro*), 73
- `__INTERRUPT` (*C macro*), 74
- `__IO` (*C macro*), 575
- `__IOM` (*C macro*), 575
- `__ISB` (*C macro*), 716
- `__LDRBT` (*C macro*), 716
- `__LDRHT` (*C macro*), 716
- `__LDRT` (*C macro*), 716
- `__MACHINE_INTERRUPT` (*C macro*), 74
- `__NMSIS_VERSION` (*C macro*), 72
- `__NMSIS_VERSION_MAJOR` (*C macro*), 72
- `__NMSIS_VERSION_MINOR` (*C macro*), 72
- `__NMSIS_VERSION_PATCH` (*C macro*), 72
- `__NN_PACKq7` (*C macro*), 1252, 1253
- `__NN_PKHBT` (*C macro*), 1252, 1253
- `__NN_PKHTB` (*C macro*), 1252, 1253
- `__NO_RETURN` (*C macro*), 73
- `__NUCLEI_CPU_REV` (*C macro*), 71
- `__NUCLEI_CPU_SERIES` (*C macro*), 71
- `__NUCLEI_NX_REV` (*C macro*), 71
- `__NUCLEI_N_REV` (*C macro*), 71
- `__O` (*C macro*), 575
- `__OM` (*C macro*), 575
- `__PACKED` (*C macro*), 73
- `__PACKED_STRUCT` (*C macro*), 73
- `__PACKED_UNION` (*C macro*), 73
- `__RARELY` (*C macro*), 74
- `__RBIT` (*C macro*), 717
- `__RESTRICT` (*C macro*), 74
- `__RISCV_FLEN` (*C macro*), 652
- `__RISCV_XLEN` (*C macro*), 132
- `__RMB` (*C macro*), 166
- `__RV_BITREVI` (*C macro*), 301
- `__RV_CSR_CLEAR` (*C macro*), 76
- `__RV_CSR_READ` (*C macro*), 75
- `__RV_CSR_READ_CLEAR` (*C macro*), 76
- `__RV_CSR_READ_SET` (*C macro*), 75
- `__RV_CSR_SET` (*C macro*), 76
- `__RV_CSR_SWAP` (*C macro*), 75
- `__RV_CSR_WRITE` (*C macro*), 75
- `__RV_DSCLIP16` (*C macro*), 483, 484
- `__RV_DSCLIP32` (*C macro*), 483, 484
- `__RV_DSCLIP8` (*C macro*), 483
- `__RV_FLD` (*C macro*), 654
- `__RV_FLOAD` (*C macro*), 655
- `__RV_FLW` (*C macro*), 653
- `__RV_FSD` (*C macro*), 654
- `__RV_FSTORE` (*C macro*), 655
- `__RV_FSW` (*C macro*), 653
- `__RV_INSB` (*C macro*), 301, 302
- `__RV_KSLLI16` (*C macro*), 206
- `__RV_KSLLI32` (*C macro*), 422
- `__RV_KSLLI8` (*C macro*), 218
- `__RV_KSLLIW` (*C macro*), 281
- `__RV_SCLIP16` (*C macro*), 253
- `__RV_SCLIP32` (*C macro*), 357, 358
- `__RV_SCLIP8` (*C macro*), 260
- `__RV_SLLI16` (*C macro*), 206, 207
- `__RV_SLLI32` (*C macro*), 422, 423
- `__RV_SLLI8` (*C macro*), 218, 219
- `__RV_SRAI16` (*C macro*), 206, 207
- `__RV_SRAI16_U` (*C macro*), 206, 208
- `__RV_SRAI32` (*C macro*), 422, 423
- `__RV_SRAI32_U` (*C macro*), 422, 424
- `__RV_SRAI8` (*C macro*), 218, 220
- `__RV_SRAI8_U` (*C macro*), 218, 221
- `__RV_SRAIW_U` (*C macro*), 463
- `__RV_SRAI_U` (*C macro*), 301, 302
- `__RV_SRLI16` (*C macro*), 206, 209
- `__RV_SRLI16_U` (*C macro*), 206, 210

\_\_RV\_SRLI32 (*C macro*), 422, 425  
 \_\_RV\_SRLI32\_U (*C macro*), 422, 426  
 \_\_RV\_SRLI8 (*C macro*), 218, 221  
 \_\_RV\_SRLI8\_U (*C macro*), 218, 222  
 \_\_RV\_UCLIP16 (*C macro*), 253, 254  
 \_\_RV\_UCLIP32 (*C macro*), 357, 358  
 \_\_RV\_UCLIP8 (*C macro*), 260, 261  
 \_\_RV\_WEXTI (*C macro*), 301, 303  
 \_\_RWMB (*C macro*), 166  
 \_\_SMP\_RMB (*C macro*), 166  
 \_\_SMP\_RWMB (*C macro*), 166  
 \_\_SMP\_WMB (*C macro*), 166, 167  
 \_\_SSAT (*C macro*), 717  
 \_\_STATIC\_FORCEINLINE (*C macro*), 73  
 \_\_STATIC\_INLINE (*C macro*), 73  
 \_\_STRBT (*C macro*), 716  
 \_\_STRHT (*C macro*), 717  
 \_\_STRT (*C macro*), 717  
 \_\_SUPERVISOR\_INTERRUPT (*C macro*), 74  
 \_\_UNALIGNED\_UINT16\_READ (*C macro*), 73  
 \_\_UNALIGNED\_UINT16\_WRITE (*C macro*), 73  
 \_\_UNALIGNED\_UINT32\_READ (*C macro*), 73  
 \_\_UNALIGNED\_UINT32\_WRITE (*C macro*), 73  
 \_\_USAT (*C macro*), 717  
 \_\_USED (*C macro*), 73  
 \_\_USER\_INTERRUPT (*C macro*), 74  
 \_\_USUALLY (*C macro*), 74  
 \_\_VECTOR\_SIZE (*C macro*), 73  
 \_\_WEAK (*C macro*), 73  
 \_\_WMB (*C macro*), 166  
 \_\_disable\_FPU (*C macro*), 653  
 \_\_enable\_FPU (*C macro*), 653  
 \_\_get\_FCSR (*C macro*), 652  
 \_\_get\_FFLAGS (*C macro*), 653  
 \_\_get\_FRM (*C macro*), 652  
 \_\_get\_SMPUADDRx (*C macro*), 660, 661  
 \_\_get\_SMPUCFGx (*C macro*), 660, 661  
 \_\_get\_SMPUENTRYx (*C macro*), 660, 661  
 \_\_get\_SMPUCFG (*C macro*), 660, 661  
 \_\_has\_builtin (*C macro*), 73  
 \_\_set\_FCSR (*C macro*), 652  
 \_\_set\_FFLAGS (*C macro*), 653  
 \_\_set\_FRM (*C macro*), 653  
 \_\_set\_SMPUADDRx (*C macro*), 660, 661  
 \_\_set\_SMPUCFGx (*C macro*), 660, 661  
 \_\_set\_SMPUENTRYx (*C macro*), 660, 661  
 \_\_set\_SMPUCFG (*C macro*), 660, 661  
 \_\_sync\_harts (*C++ function*), 706  
 \_fini (*C++ function*), 707  
 \_init (*C++ function*), 707  
 \_postmain\_fini (*C++ function*), 707  
 \_premain\_init (*C++ function*), 707

## A

API, 1301

## B

BENCH\_DECLARE\_VAR (*C macro*), 720  
 BENCH\_END (*C macro*), 720  
 BENCH\_ERROR (*C macro*), 720  
 BENCH\_GET\_LPCNT (*C macro*), 720  
 BENCH\_GET\_SUMCYC (*C macro*), 720  
 BENCH\_GET\_USECYC (*C macro*), 720  
 BENCH\_INIT (*C macro*), 720  
 BENCH\_RESET (*C macro*), 720  
 BENCH\_SAMPLE (*C macro*), 720  
 BENCH\_START (*C macro*), 720  
 BENCH\_STAT (*C macro*), 720  
 BENCH\_STATUS (*C macro*), 720  
 BENCH\_STOP (*C macro*), 720  
 BREAKPOINT (*C macro*), 129

## C

CacheInfo\_Type (*C++ struct*), 673, 675  
 CAUSE\_BREAKPOINT (*C macro*), 129  
 CAUSE\_FAULT\_FETCH (*C macro*), 129  
 CAUSE\_FAULT\_LOAD (*C macro*), 129  
 CAUSE\_FAULT\_STORE (*C macro*), 129  
 CAUSE\_FETCH\_PAGE\_FAULT (*C macro*), 129  
 CAUSE\_HYPERVISOR\_ECALL (*C macro*), 129  
 CAUSE\_ILLEGAL\_INSTRUCTION (*C macro*), 129  
 CAUSE\_LOAD\_PAGE\_FAULT (*C macro*), 129  
 CAUSE\_MACHINE\_ECALL (*C macro*), 129  
 CAUSE\_MISALIGNED\_FETCH (*C macro*), 129  
 CAUSE\_MISALIGNED\_LOAD (*C macro*), 129  
 CAUSE\_MISALIGNED\_STORE (*C macro*), 129  
 CAUSE\_STORE\_PAGE\_FAULT (*C macro*), 129  
 CAUSE\_SUPERVISOR\_ECALL (*C macro*), 129  
 CAUSE\_USER\_ECALL (*C macro*), 129  
 CCM\_CMD\_Type (*C++ enum*), 672, 674  
 CCM\_CMD\_Type::CCM\_DC\_INVALID (*C++ enumerator*), 672, 674  
 CCM\_CMD\_Type::CCM\_DC\_INVALID\_ALL (*C++ enumerator*), 672, 674  
 CCM\_CMD\_Type::CCM\_DC\_LOCK (*C++ enumerator*), 672, 674  
 CCM\_CMD\_Type::CCM\_DC\_UNLOCK (*C++ enumerator*), 672, 674  
 CCM\_CMD\_Type::CCM\_DC\_WB (*C++ enumerator*), 672, 674  
 CCM\_CMD\_Type::CCM\_DC\_WB\_ALL (*C++ enumerator*), 672, 674  
 CCM\_CMD\_Type::CCM\_DC\_WBINVAL (*C++ enumerator*), 672, 674  
 CCM\_CMD\_Type::CCM\_DC\_WBINVAL\_ALL (*C++ enumerator*), 672, 674

CCM\_CMD\_Type::CCM\_IC\_INVALID (C++ enumerator), 672, 674  
 CCM\_CMD\_Type::CCM\_IC\_INVALID\_ALL (C++ enumerator), 672, 674  
 CCM\_CMD\_Type::CCM\_IC\_LOCK (C++ enumerator), 672, 674  
 CCM\_CMD\_Type::CCM\_IC\_UNLOCK (C++ enumerator), 672, 674  
 CCM\_COMMAND\_COMMAND (C macro), 124  
 CCM\_DATA\_DATA (C macro), 124  
 CCM\_OP\_FINFO\_Type (C++ enum), 672, 673  
 CCM\_OP\_FINFO\_Type::CCM\_OP\_ECC\_ERR (C++ enumerator), 672, 674  
 CCM\_OP\_FINFO\_Type::CCM\_OP\_EXCEED\_ERR (C++ enumerator), 672, 673  
 CCM\_OP\_FINFO\_Type::CCM\_OP\_PERM\_CHECK\_ERR (C++ enumerator), 672, 673  
 CCM\_OP\_FINFO\_Type::CCM\_OP\_REFILL\_BUS\_ERR (C++ enumerator), 672, 673  
 CCM\_OP\_FINFO\_Type::CCM\_OP\_SUCCESS (C++ enumerator), 672, 673  
 CCM\_SUEN\_SUEN (C macro), 124  
 CCM\_SUEN\_SUEN\_Msk (C macro), 673  
 CFFTINIT\_F16 (C macro), 1029, 1030  
 CFFTINIT\_F32 (C macro), 1033  
 CFFTINIT\_F64 (C macro), 1036  
 CFFTINIT\_Q15 (C macro), 1040  
 CFFTINIT\_Q31 (C macro), 1043  
 CIDU\_BASE (C macro), 642, 643  
 CIDU\_CORE\_INT\_STATUS\_ADDR (C macro), 642, 643  
 CIDU\_CORE\_INT\_STATUS\_OFS (C macro), 642, 643  
 CIDU\_CORE\_NUM\_ADDR (C macro), 642, 644  
 CIDU\_CORE\_NUM\_OFS (C macro), 642, 643  
 CIDU\_ICI\_SEND\_CORE\_ID\_POS (C macro), 642, 644  
 CIDU\_ICI\_SHADOW\_ADDR (C macro), 642, 644  
 CIDU\_ICI\_SHADOW\_OFS (C macro), 642, 643  
 CIDU\_INT\_INDICATOR\_ADDR (C macro), 642, 644  
 CIDU\_INT\_INDICATOR\_OFS (C macro), 642, 643  
 CIDU\_INT\_MASK\_ADDR (C macro), 642, 644  
 CIDU\_INT\_MASK\_OFS (C macro), 642, 643  
 CIDU\_INT\_NUM\_ADDR (C macro), 642, 644  
 CIDU\_INT\_NUM\_OFS (C macro), 642, 643  
 CIDU\_RECEIVE\_INTERRUPT\_EN (C macro), 642, 643  
 CIDU\_SEMAPHORE\_ADDR (C macro), 642, 643  
 CIDU\_SEMAPHORE\_OFS (C macro), 642, 643  
 CLIC\_CLICCFG\_NLBIT\_Msk (C macro), 157  
 CLIC\_CLICCFG\_NLBIT\_Pos (C macro), 157  
 CLIC\_CLICINFO\_CTLBIT\_Msk (C macro), 157  
 CLIC\_CLICINFO\_CTLBIT\_Pos (C macro), 157  
 CLIC\_CLICINFO\_NUM\_Msk (C macro), 157  
 CLIC\_CLICINFO\_NUM\_Pos (C macro), 157  
 CLIC\_CLICINFO\_VER\_Msk (C macro), 157  
 CLIC\_CLICINFO\_VER\_Pos (C macro), 157  
 CLIC\_CTRL\_Type (C++ struct), 159  
 CLIC\_INTATTR\_MODE\_Msk (C macro), 157  
 CLIC\_INTATTR\_MODE\_Pos (C macro), 157  
 CLIC\_INTATTR\_SHV\_Msk (C macro), 158  
 CLIC\_INTATTR\_SHV\_Pos (C macro), 158  
 CLIC\_INTATTR\_TRIG\_Msk (C macro), 157  
 CLIC\_INTATTR\_TRIG\_Pos (C macro), 157  
 CLIC\_INTIE\_IE\_Msk (C macro), 157  
 CLIC\_INTIE\_IE\_Pos (C macro), 157  
 CLIC\_INTIP\_IP\_Msk (C macro), 157  
 CLIC\_INTIP\_IP\_Pos (C macro), 157  
 CLIC\_Type (C++ struct), 160  
 CLICCFG\_Type (C++ union), 158  
 CLICCFG\_Type::b (C++ member), 159  
 CLICCFG\_Type::w (C++ member), 159  
 CLICINFO\_Type (C++ union), 159  
 CLICINFO\_Type::b (C++ member), 159  
 CLINT\_Interrupt\_Init (C++ function), 703  
 CLINT\_MSIP (C macro), 702  
 core\_exception\_handler (C++ function), 709  
 core\_exception\_handler\_s (C++ function), 713  
 core\_interrupt\_handler (C++ function), 709  
 core\_interrupt\_handler\_s (C++ function), 710  
 Core\_Register\_IRQ (C++ function), 704  
 Core\_Register\_IRQ\_S (C++ function), 705  
 cos\_factors\_128 (C++ member), 1060, 1061  
 cos\_factors\_2048 (C++ member), 1060, 1061  
 cos\_factors\_512 (C++ member), 1060, 1061  
 cos\_factors\_8192 (C++ member), 1060, 1061  
 cos\_factorsQ31\_128 (C++ member), 1060, 1062  
 cos\_factorsQ31\_2048 (C++ member), 1060, 1062  
 cos\_factorsQ31\_512 (C++ member), 1060, 1062  
 cos\_factorsQ31\_8192 (C++ member), 1060, 1062  
 CpuIRegionBase (C++ member), 708  
 CSR\_CCM\_FPIPE (C macro), 111  
 CSR\_CCM\_MBEGINADDR (C macro), 110  
 CSR\_CCM\_MCOMMAND (C macro), 110  
 CSR\_CCM\_MDATA (C macro), 110  
 CSR\_CCM\_SBEGINADDR (C macro), 111  
 CSR\_CCM\_SCOMMAND (C macro), 111  
 CSR\_CCM\_SDATA (C macro), 111  
 CSR\_CCM\_SUEN (C macro), 110  
 CSR\_CCM\_UBEGINADDR (C macro), 111  
 CSR\_CCM\_UCOMMAND (C macro), 111  
 CSR\_CCM\_UDATA (C macro), 111  
 CSR\_CYCLE (C macro), 85  
 CSR\_CYCLEH (C macro), 99  
 CSR\_DCSR (C macro), 96  
 CSR\_DILM\_CTL\_Type (C++ type), 132  
 CSR\_DPC (C macro), 96  
 CSR\_DSCRATCH0 (C macro), 96  
 CSR\_DSCRATCH1 (C macro), 96  
 CSR\_FCSR (C macro), 85  
 CSR\_FFLAGS (C macro), 85  
 CSR\_FRM (C macro), 85

CSR\_HCONTEXT (*C macro*), 89  
CSR\_HCOUNTEREN (*C macro*), 89  
CSR\_HEDELEG (*C macro*), 89  
CSR\_HENVCFG (*C macro*), 89  
CSR\_HENVCFGH (*C macro*), 99  
CSR\_HGATP (*C macro*), 89  
CSR\_HGEIE (*C macro*), 89  
CSR\_HGEIP (*C macro*), 89  
CSR\_HIDELEG (*C macro*), 89  
CSR\_HIE (*C macro*), 89  
CSR\_HIP (*C macro*), 89  
CSR\_HPMCOUNTER10 (*C macro*), 86  
CSR\_HPMCOUNTER10H (*C macro*), 100  
CSR\_HPMCOUNTER11 (*C macro*), 86  
CSR\_HPMCOUNTER11H (*C macro*), 100  
CSR\_HPMCOUNTER12 (*C macro*), 86  
CSR\_HPMCOUNTER12H (*C macro*), 100  
CSR\_HPMCOUNTER13 (*C macro*), 86  
CSR\_HPMCOUNTER13H (*C macro*), 100  
CSR\_HPMCOUNTER14 (*C macro*), 86  
CSR\_HPMCOUNTER14H (*C macro*), 100  
CSR\_HPMCOUNTER15 (*C macro*), 86  
CSR\_HPMCOUNTER15H (*C macro*), 100  
CSR\_HPMCOUNTER16 (*C macro*), 86  
CSR\_HPMCOUNTER16H (*C macro*), 100  
CSR\_HPMCOUNTER17 (*C macro*), 86  
CSR\_HPMCOUNTER17H (*C macro*), 100  
CSR\_HPMCOUNTER18 (*C macro*), 86  
CSR\_HPMCOUNTER18H (*C macro*), 100  
CSR\_HPMCOUNTER19 (*C macro*), 86  
CSR\_HPMCOUNTER19H (*C macro*), 100  
CSR\_HPMCOUNTER20 (*C macro*), 86  
CSR\_HPMCOUNTER20H (*C macro*), 100  
CSR\_HPMCOUNTER21 (*C macro*), 86  
CSR\_HPMCOUNTER21H (*C macro*), 100  
CSR\_HPMCOUNTER22 (*C macro*), 86  
CSR\_HPMCOUNTER22H (*C macro*), 100  
CSR\_HPMCOUNTER23 (*C macro*), 86  
CSR\_HPMCOUNTER23H (*C macro*), 100  
CSR\_HPMCOUNTER24 (*C macro*), 86  
CSR\_HPMCOUNTER24H (*C macro*), 101  
CSR\_HPMCOUNTER25 (*C macro*), 86  
CSR\_HPMCOUNTER25H (*C macro*), 101  
CSR\_HPMCOUNTER26 (*C macro*), 87  
CSR\_HPMCOUNTER26H (*C macro*), 101  
CSR\_HPMCOUNTER27 (*C macro*), 87  
CSR\_HPMCOUNTER27H (*C macro*), 101  
CSR\_HPMCOUNTER28 (*C macro*), 87  
CSR\_HPMCOUNTER28H (*C macro*), 101  
CSR\_HPMCOUNTER29 (*C macro*), 87  
CSR\_HPMCOUNTER29H (*C macro*), 101  
CSR\_HPMCOUNTER3 (*C macro*), 85  
CSR\_HPMCOUNTER30 (*C macro*), 87  
CSR\_HPMCOUNTER30H (*C macro*), 101  
CSR\_HPMCOUNTER31 (*C macro*), 87  
CSR\_HPMCOUNTER31H (*C macro*), 101  
CSR\_HPMCOUNTER3H (*C macro*), 100  
CSR\_HPMCOUNTER4 (*C macro*), 85  
CSR\_HPMCOUNTER4H (*C macro*), 100  
CSR\_HPMCOUNTER5 (*C macro*), 86  
CSR\_HPMCOUNTER5H (*C macro*), 100  
CSR\_HPMCOUNTER6 (*C macro*), 86  
CSR\_HPMCOUNTER6H (*C macro*), 100  
CSR\_HPMCOUNTER7 (*C macro*), 86  
CSR\_HPMCOUNTER7H (*C macro*), 100  
CSR\_HPMCOUNTER8 (*C macro*), 86  
CSR\_HPMCOUNTER8H (*C macro*), 100  
CSR\_HPMCOUNTER9 (*C macro*), 86  
CSR\_HPMCOUNTER9H (*C macro*), 100  
CSR\_HSTATEEN0 (*C macro*), 89  
CSR\_HSTATEEN0H (*C macro*), 99  
CSR\_HSTATEEN1 (*C macro*), 89  
CSR\_HSTATEEN1H (*C macro*), 99  
CSR\_HSTATEEN2 (*C macro*), 89  
CSR\_HSTATEEN2H (*C macro*), 99  
CSR\_HSTATEEN3 (*C macro*), 89  
CSR\_HSTATEEN3H (*C macro*), 99  
CSR\_HSTATUS (*C macro*), 89  
CSR\_HTIMEDELTA (*C macro*), 89  
CSR\_HTIMEDELTAH (*C macro*), 99  
CSR\_HTINST (*C macro*), 89  
CSR\_HTVAL (*C macro*), 89  
CSR\_HVIP (*C macro*), 89  
CSR\_INSTRET (*C macro*), 85  
CSR\_INSTRETH (*C macro*), 99  
CSR\_JALMNXTI (*C macro*), 107  
CSR\_JALS NXTI (*C macro*), 110  
CSR\_JALXNXTI (*C macro*), 131  
CSR\_JVT (*C macro*), 85  
CSR\_LSTEPFORC (*C macro*), 107  
CSR\_MARCHID (*C macro*), 99  
CSR\_MATTRI0\_BASE (*C macro*), 108  
CSR\_MATTRI0\_MASK (*C macro*), 108  
CSR\_MATTRI1\_BASE (*C macro*), 108  
CSR\_MATTRI1\_MASK (*C macro*), 108  
CSR\_MATTRI2\_BASE (*C macro*), 108  
CSR\_MATTRI2\_MASK (*C macro*), 108  
CSR\_MATTRI3\_BASE (*C macro*), 108  
CSR\_MATTRI3\_MASK (*C macro*), 108  
CSR\_MATTRI4\_BASE (*C macro*), 108  
CSR\_MATTRI4\_MASK (*C macro*), 108  
CSR\_MATTRI5\_BASE (*C macro*), 108  
CSR\_MATTRI5\_MASK (*C macro*), 108  
CSR\_MATTRI6\_BASE (*C macro*), 108  
CSR\_MATTRI6\_MASK (*C macro*), 108  
CSR\_MATTRI7\_BASE (*C macro*), 108  
CSR\_MATTRI7\_MASK (*C macro*), 108  
CSR\_MBADADDR (*C macro*), 91

CSR\_MCACHE\_CTL (*C macro*), 106  
 CSR\_MCACHE\_CTL\_DE (*C macro*), 119  
 CSR\_MCACHE\_CTL\_IE (*C macro*), 119  
 CSR\_MCACHE\_CTL\_Type (*C++ type*), 132  
 CSR\_MCACHECTL\_Type (*C++ union*), 141  
 CSR\_MCACHECTL\_Type::\_reserved0 (*C++ member*), 142  
 CSR\_MCACHECTL\_Type::\_reserved1 (*C++ member*), 143  
 CSR\_MCACHECTL\_Type::b (*C++ member*), 143  
 CSR\_MCACHECTL\_Type::d (*C++ member*), 143  
 CSR\_MCACHECTL\_Type::dc\_burst\_type (*C++ member*), 143  
 CSR\_MCACHECTL\_Type::dc\_ecc\_chk\_en (*C++ member*), 143  
 CSR\_MCACHECTL\_Type::dc\_ecc\_en (*C++ member*), 142  
 CSR\_MCACHECTL\_Type::dc\_ecc\_excp\_en (*C++ member*), 143  
 CSR\_MCACHECTL\_Type::dc\_en (*C++ member*), 142  
 CSR\_MCACHECTL\_Type::dc\_prefetch\_en (*C++ member*), 143  
 CSR\_MCACHECTL\_Type::dc\_rwdecc (*C++ member*), 143  
 CSR\_MCACHECTL\_Type::dc\_rwtecc (*C++ member*), 143  
 CSR\_MCACHECTL\_Type::ic\_burst\_type (*C++ member*), 142  
 CSR\_MCACHECTL\_Type::ic\_cancel\_en (*C++ member*), 142  
 CSR\_MCACHECTL\_Type::ic\_ecc\_chk\_en (*C++ member*), 142  
 CSR\_MCACHECTL\_Type::ic\_ecc\_en (*C++ member*), 142  
 CSR\_MCACHECTL\_Type::ic\_ecc\_excp\_en (*C++ member*), 142  
 CSR\_MCACHECTL\_Type::ic\_en (*C++ member*), 142  
 CSR\_MCACHECTL\_Type::ic\_pf\_en (*C++ member*), 142  
 CSR\_MCACHECTL\_Type::ic\_prefetch\_en (*C++ member*), 142  
 CSR\_MCACHECTL\_Type::ic\_rwdecc (*C++ member*), 142  
 CSR\_MCACHECTL\_Type::ic\_rwtecc (*C++ member*), 142  
 CSR\_MCACHECTL\_Type::ic\_scpd\_mod (*C++ member*), 142  
 CSR\_MCAUSE (*C macro*), 91  
 CSR\_MCAUSE\_Type (*C++ union*), 138  
 CSR\_MCAUSE\_Type::\_reserved0 (*C++ member*), 138  
 CSR\_MCAUSE\_Type::\_reserved1 (*C++ member*), 138  
 CSR\_MCAUSE\_Type::b (*C++ member*), 138  
 CSR\_MCAUSE\_Type::d (*C++ member*), 139  
 CSR\_MCAUSE\_Type::exccode (*C++ member*), 138  
 CSR\_MCAUSE\_Type::interrupt (*C++ member*), 138  
 CSR\_MCAUSE\_Type::minhv (*C++ member*), 138  
 CSR\_MCAUSE\_Type::mpie (*C++ member*), 138  
 CSR\_MCAUSE\_Type::mpil (*C++ member*), 138  
 CSR\_MCAUSE\_Type::mpp (*C++ member*), 138  
 CSR\_MCFG\_INFO (*C macro*), 110  
 CSR\_MCFG\_INFO\_Type (*C++ type*), 132  
 CSR\_MCFGINFO\_Type (*C++ union*), 146  
 CSR\_MCFGINFO\_Type::\_reserved1 (*C++ member*), 147  
 CSR\_MCFGINFO\_Type::b (*C++ member*), 147  
 CSR\_MCFGINFO\_Type::clic (*C++ member*), 146  
 CSR\_MCFGINFO\_Type::d (*C++ member*), 147  
 CSR\_MCFGINFO\_Type::dcache (*C++ member*), 146  
 CSR\_MCFGINFO\_Type::dlm (*C++ member*), 146  
 CSR\_MCFGINFO\_Type::dsp\_n1 (*C++ member*), 146  
 CSR\_MCFGINFO\_Type::dsp\_n2 (*C++ member*), 147  
 CSR\_MCFGINFO\_Type::dsp\_n3 (*C++ member*), 147  
 CSR\_MCFGINFO\_Type::ecc (*C++ member*), 146  
 CSR\_MCFGINFO\_Type::etrace (*C++ member*), 147  
 CSR\_MCFGINFO\_Type::fio (*C++ member*), 146  
 CSR\_MCFGINFO\_Type::icache (*C++ member*), 146  
 CSR\_MCFGINFO\_Type::ilm (*C++ member*), 146  
 CSR\_MCFGINFO\_Type::iregion (*C++ member*), 147  
 CSR\_MCFGINFO\_Type::nice (*C++ member*), 146  
 CSR\_MCFGINFO\_Type::plic (*C++ member*), 146  
 CSR\_MCFGINFO\_Type::ppi (*C++ member*), 146  
 CSR\_MCFGINFO\_Type::safety\_mecha (*C++ member*), 147  
 CSR\_MCFGINFO\_Type::sec\_mode (*C++ member*), 147  
 CSR\_MCFGINFO\_Type::smp (*C++ member*), 146  
 CSR\_MCFGINFO\_Type::sstc (*C++ member*), 147  
 CSR\_MCFGINFO\_Type::tee (*C++ member*), 146  
 CSR\_MCFGINFO\_Type::vnice (*C++ member*), 147  
 CSR\_MCFGINFO\_Type::vpu\_degree (*C++ member*), 147  
 CSR\_MCFGINFO\_Type::xlcz (*C++ member*), 147  
 CSR\_MCFGINFO\_Type::zc\_xlcz (*C++ member*), 147  
 CSR\_MCFGINFO\_Type::zilsd (*C++ member*), 147  
 CSR\_MCLICBASE (*C macro*), 106  
 CSR\_MCONFIGPTR (*C macro*), 99  
 CSR\_MCONTEXT (*C macro*), 96  
 CSR\_MCOUNTEREN (*C macro*), 91  
 CSR\_MCOUNTINHIBIT (*C macro*), 91  
 CSR\_MCOUNTINHIBIT\_Type (*C++ union*), 139  
 CSR\_MCOUNTINHIBIT\_Type::\_reserved0 (*C++ member*), 139  
 CSR\_MCOUNTINHIBIT\_Type::\_reserved1 (*C++ member*), 139  
 CSR\_MCOUNTINHIBIT\_Type::b (*C++ member*), 139  
 CSR\_MCOUNTINHIBIT\_Type::cy (*C++ member*), 139  
 CSR\_MCOUNTINHIBIT\_Type::d (*C++ member*), 139  
 CSR\_MCOUNTINHIBIT\_Type::ir (*C++ member*), 139  
 CSR\_MCYCLE (*C macro*), 96  
 CSR\_MCYCLEH (*C macro*), 103



CSR\_MDCAUSE (*C macro*), 106  
 CSR\_MDCAUSE\_Type (*C++ union*), 140  
 CSR\_MDCAUSE\_Type::\_reserved0 (*C++ member*), 140  
 CSR\_MDCAUSE\_Type::b (*C++ member*), 140  
 CSR\_MDCAUSE\_Type::d (*C++ member*), 140  
 CSR\_MDCAUSE\_Type::mdcause (*C++ member*), 140  
 CSR\_MDCFG\_INFO (*C macro*), 110  
 CSR\_MDCFG\_INFO\_Type (*C++ type*), 132  
 CSR\_MDCFGINFO\_Type (*C++ union*), 148  
 CSR\_MDCFGINFO\_Type::\_reserved0 (*C++ member*), 149  
 CSR\_MDCFGINFO\_Type::\_reserved1 (*C++ member*), 149  
 CSR\_MDCFGINFO\_Type::b (*C++ member*), 149  
 CSR\_MDCFGINFO\_Type::d (*C++ member*), 149  
 CSR\_MDCFGINFO\_Type::ecc (*C++ member*), 149  
 CSR\_MDCFGINFO\_Type::lm\_ecc (*C++ member*), 149  
 CSR\_MDCFGINFO\_Type::lm\_size (*C++ member*), 149  
 CSR\_MDCFGINFO\_Type::lsize (*C++ member*), 149  
 CSR\_MDCFGINFO\_Type::set (*C++ member*), 149  
 CSR\_MDCFGINFO\_Type::way (*C++ member*), 149  
 CSR\_MDEVB (*C macro*), 107  
 CSR\_MDEV\_M (*C macro*), 107  
 CSR\_MDL\_CTL (*C macro*), 106  
 CSR\_MDL\_CTL\_Type (*C++ union*), 145  
 CSR\_MDL\_CTL\_Type::\_reserved0 (*C++ member*), 145  
 CSR\_MDL\_CTL\_Type::b (*C++ member*), 145  
 CSR\_MDL\_CTL\_Type::d (*C++ member*), 145  
 CSR\_MDL\_CTL\_Type::dlm\_bpa (*C++ member*), 145  
 CSR\_MDL\_CTL\_Type::dlm\_ecc\_chk\_en (*C++ member*), 145  
 CSR\_MDL\_CTL\_Type::dlm\_ecc\_en (*C++ member*), 145  
 CSR\_MDL\_CTL\_Type::dlm\_ecc\_excp\_en (*C++ member*), 145  
 CSR\_MDL\_CTL\_Type::dlm\_en (*C++ member*), 145  
 CSR\_MDL\_CTL\_Type::dlm\_rwecc (*C++ member*), 145  
 CSR\_MECC\_CODE (*C macro*), 106  
 CSR\_MECC\_CODE\_Type (*C++ type*), 133  
 CSR\_MECC\_CTL (*C macro*), 110  
 CSR\_MECC\_CTL\_Type (*C++ union*), 152  
 CSR\_MECC\_CTL\_Type::\_reserved0 (*C++ member*), 153  
 CSR\_MECC\_CTL\_Type::b (*C++ member*), 153  
 CSR\_MECC\_CTL\_Type::d (*C++ member*), 153  
 CSR\_MECC\_CTL\_Type::dc\_acc\_msk (*C++ member*), 153  
 CSR\_MECC\_CTL\_Type::dc\_ccm\_msk (*C++ member*), 153  
 CSR\_MECC\_CTL\_Type::dc\_cpbk\_msk (*C++ member*), 153  
 CSR\_MECC\_CTL\_Type::dlm\_acc\_msk (*C++ member*), 152  
 CSR\_MECC\_CTL\_Type::dlm\_ext\_msk (*C++ member*), 153  
 CSR\_MECC\_CTL\_Type::ic\_ccm\_msk (*C++ member*), 153  
 CSR\_MECC\_CTL\_Type::ic\_fch\_msk (*C++ member*), 153  
 CSR\_MECC\_CTL\_Type::ilm\_acc\_msk (*C++ member*), 152  
 CSR\_MECC\_CTL\_Type::ilm\_ext\_msk (*C++ member*), 153  
 CSR\_MECC\_CTL\_Type::ilm\_fch\_msk (*C++ member*), 152  
 CSR\_MECC\_LOCK (*C macro*), 107  
 CSR\_MECC\_LOCK\_Type (*C++ type*), 133  
 CSR\_MECC\_STATUS (*C macro*), 110  
 CSR\_MECC\_STATUS\_Type (*C++ union*), 153  
 CSR\_MECC\_STATUS\_Type::\_reserved0 (*C++ member*), 154  
 CSR\_MECC\_STATUS\_Type::b (*C++ member*), 154  
 CSR\_MECC\_STATUS\_Type::d (*C++ member*), 154  
 CSR\_MECC\_STATUS\_Type::dc\_acc\_err (*C++ member*), 154  
 CSR\_MECC\_STATUS\_Type::dc\_ccm\_err (*C++ member*), 154  
 CSR\_MECC\_STATUS\_Type::dc\_cpbk\_err (*C++ member*), 154  
 CSR\_MECC\_STATUS\_Type::dlm\_acc\_err (*C++ member*), 153  
 CSR\_MECC\_STATUS\_Type::dlm\_ext\_err (*C++ member*), 154  
 CSR\_MECC\_STATUS\_Type::ic\_ccm\_err (*C++ member*), 154  
 CSR\_MECC\_STATUS\_Type::ic\_fch\_err (*C++ member*), 154  
 CSR\_MECC\_STATUS\_Type::ilm\_acc\_err (*C++ member*), 153  
 CSR\_MECC\_STATUS\_Type::ilm\_ext\_err (*C++ member*), 154  
 CSR\_MECC\_STATUS\_Type::ilm\_fch\_err (*C++ member*), 153  
 CSR\_MECCCODE\_Type (*C++ union*), 152  
 CSR\_MECCCODE\_Type::\_reserved0 (*C++ member*), 152  
 CSR\_MECCCODE\_Type::\_reserved1 (*C++ member*), 152  
 CSR\_MECCCODE\_Type::\_reserved2 (*C++ member*), 152  
 CSR\_MECCCODE\_Type::b (*C++ member*), 152  
 CSR\_MECCCODE\_Type::code (*C++ member*), 152  
 CSR\_MECCCODE\_Type::d (*C++ member*), 152  
 CSR\_MECCCODE\_Type::ramid (*C++ member*), 152  
 CSR\_MECCCODE\_Type::sramid (*C++ member*), 152  
 CSR\_MECCLOCK\_Type (*C++ union*), 151  
 CSR\_MECCLOCK\_Type::\_reserved0 (*C++ member*), 151  
 CSR\_MECCLOCK\_Type::b (*C++ member*), 151

CSR\_MECCLOCK\_Type::d (C++ member), 151  
 CSR\_MECCLOCK\_Type::ecc\_lock (C++ member), 151  
 CSR\_MEDELEG (C macro), 91  
 CSR\_MENVCFG (C macro), 91  
 CSR\_MENVCFGH (C macro), 91  
 CSR\_MEPC (C macro), 91  
 CSR\_MFIOCFG\_INFO (C macro), 107  
 CSR\_MFIOCFG\_INFO\_Type (C++ type), 132  
 CSR\_MFIOCFGINFO\_Type (C++ union), 151  
 CSR\_MFIOCFGINFO\_Type::\_reserved0 (C++ member), 151  
 CSR\_MFIOCFGINFO\_Type::\_reserved1 (C++ member), 151  
 CSR\_MFIOCFGINFO\_Type::b (C++ member), 151  
 CSR\_MFIOCFGINFO\_Type::d (C++ member), 151  
 CSR\_MFIOCFGINFO\_Type::fio\_bpa (C++ member), 151  
 CSR\_MFIOCFGINFO\_Type::fio\_size (C++ member), 151  
 CSR\_MFP16MODE (C macro), 107  
 CSR\_MHARTID (C macro), 99  
 CSR\_MHPMCOUNTER10 (C macro), 96  
 CSR\_MHPMCOUNTER10H (C macro), 103  
 CSR\_MHPMCOUNTER11 (C macro), 96  
 CSR\_MHPMCOUNTER11H (C macro), 103  
 CSR\_MHPMCOUNTER12 (C macro), 97  
 CSR\_MHPMCOUNTER12H (C macro), 103  
 CSR\_MHPMCOUNTER13 (C macro), 97  
 CSR\_MHPMCOUNTER13H (C macro), 103  
 CSR\_MHPMCOUNTER14 (C macro), 97  
 CSR\_MHPMCOUNTER14H (C macro), 103  
 CSR\_MHPMCOUNTER15 (C macro), 97  
 CSR\_MHPMCOUNTER15H (C macro), 103  
 CSR\_MHPMCOUNTER16 (C macro), 97  
 CSR\_MHPMCOUNTER16H (C macro), 103  
 CSR\_MHPMCOUNTER17 (C macro), 97  
 CSR\_MHPMCOUNTER17H (C macro), 103  
 CSR\_MHPMCOUNTER18 (C macro), 97  
 CSR\_MHPMCOUNTER18H (C macro), 103  
 CSR\_MHPMCOUNTER19 (C macro), 97  
 CSR\_MHPMCOUNTER19H (C macro), 103  
 CSR\_MHPMCOUNTER20 (C macro), 97  
 CSR\_MHPMCOUNTER20H (C macro), 103  
 CSR\_MHPMCOUNTER21 (C macro), 97  
 CSR\_MHPMCOUNTER21H (C macro), 104  
 CSR\_MHPMCOUNTER22 (C macro), 97  
 CSR\_MHPMCOUNTER22H (C macro), 104  
 CSR\_MHPMCOUNTER23 (C macro), 97  
 CSR\_MHPMCOUNTER23H (C macro), 104  
 CSR\_MHPMCOUNTER24 (C macro), 97  
 CSR\_MHPMCOUNTER24H (C macro), 104  
 CSR\_MHPMCOUNTER25 (C macro), 97  
 CSR\_MHPMCOUNTER25H (C macro), 104  
 CSR\_MHPMCOUNTER26 (C macro), 97  
 CSR\_MHPMCOUNTER26H (C macro), 104  
 CSR\_MHPMCOUNTER27 (C macro), 97  
 CSR\_MHPMCOUNTER27H (C macro), 104  
 CSR\_MHPMCOUNTER28 (C macro), 97  
 CSR\_MHPMCOUNTER28H (C macro), 104  
 CSR\_MHPMCOUNTER29 (C macro), 97  
 CSR\_MHPMCOUNTER29H (C macro), 104  
 CSR\_MHPMCOUNTER3 (C macro), 96  
 CSR\_MHPMCOUNTER30 (C macro), 97  
 CSR\_MHPMCOUNTER30H (C macro), 104  
 CSR\_MHPMCOUNTER31 (C macro), 97  
 CSR\_MHPMCOUNTER31H (C macro), 104  
 CSR\_MHPMCOUNTER3H (C macro), 103  
 CSR\_MHPMCOUNTER4 (C macro), 96  
 CSR\_MHPMCOUNTER4H (C macro), 103  
 CSR\_MHPMCOUNTER5 (C macro), 96  
 CSR\_MHPMCOUNTER5H (C macro), 103  
 CSR\_MHPMCOUNTER6 (C macro), 96  
 CSR\_MHPMCOUNTER6H (C macro), 103  
 CSR\_MHPMCOUNTER7 (C macro), 96  
 CSR\_MHPMCOUNTER7H (C macro), 103  
 CSR\_MHPMCOUNTER8 (C macro), 96  
 CSR\_MHPMCOUNTER8H (C macro), 103  
 CSR\_MHPMCOUNTER9 (C macro), 96  
 CSR\_MHPMCOUNTER9H (C macro), 103  
 CSR\_MHPMEVENT10 (C macro), 98  
 CSR\_MHPMEVENT10H (C macro), 101  
 CSR\_MHPMEVENT11 (C macro), 98  
 CSR\_MHPMEVENT11H (C macro), 102  
 CSR\_MHPMEVENT12 (C macro), 98  
 CSR\_MHPMEVENT12H (C macro), 102  
 CSR\_MHPMEVENT13 (C macro), 98  
 CSR\_MHPMEVENT13H (C macro), 102  
 CSR\_MHPMEVENT14 (C macro), 98  
 CSR\_MHPMEVENT14H (C macro), 102  
 CSR\_MHPMEVENT15 (C macro), 98  
 CSR\_MHPMEVENT15H (C macro), 102  
 CSR\_MHPMEVENT16 (C macro), 98  
 CSR\_MHPMEVENT16H (C macro), 102  
 CSR\_MHPMEVENT17 (C macro), 98  
 CSR\_MHPMEVENT17H (C macro), 102  
 CSR\_MHPMEVENT18 (C macro), 98  
 CSR\_MHPMEVENT18H (C macro), 102  
 CSR\_MHPMEVENT19 (C macro), 98  
 CSR\_MHPMEVENT19H (C macro), 102  
 CSR\_MHPMEVENT20 (C macro), 98  
 CSR\_MHPMEVENT20H (C macro), 102  
 CSR\_MHPMEVENT21 (C macro), 98  
 CSR\_MHPMEVENT21H (C macro), 102  
 CSR\_MHPMEVENT22 (C macro), 98  
 CSR\_MHPMEVENT22H (C macro), 102  
 CSR\_MHPMEVENT23 (C macro), 98  
 CSR\_MHPMEVENT23H (C macro), 102  
 CSR\_MHPMEVENT24 (C macro), 98

CSR\_MHPMEVENT24H (C macro), 102  
 CSR\_MHPMEVENT25 (C macro), 99  
 CSR\_MHPMEVENT25H (C macro), 102  
 CSR\_MHPMEVENT26 (C macro), 99  
 CSR\_MHPMEVENT26H (C macro), 102  
 CSR\_MHPMEVENT27 (C macro), 99  
 CSR\_MHPMEVENT27H (C macro), 102  
 CSR\_MHPMEVENT28 (C macro), 99  
 CSR\_MHPMEVENT28H (C macro), 102  
 CSR\_MHPMEVENT29 (C macro), 99  
 CSR\_MHPMEVENT29H (C macro), 102  
 CSR\_MHPMEVENT3 (C macro), 97  
 CSR\_MHPMEVENT30 (C macro), 99  
 CSR\_MHPMEVENT30H (C macro), 102  
 CSR\_MHPMEVENT31 (C macro), 99  
 CSR\_MHPMEVENT31H (C macro), 102  
 CSR\_MHPMEVENT3H (C macro), 101  
 CSR\_MHPMEVENT4 (C macro), 98  
 CSR\_MHPMEVENT4H (C macro), 101  
 CSR\_MHPMEVENT5 (C macro), 98  
 CSR\_MHPMEVENT5H (C macro), 101  
 CSR\_MHPMEVENT6 (C macro), 98  
 CSR\_MHPMEVENT6H (C macro), 101  
 CSR\_MHPMEVENT7 (C macro), 98  
 CSR\_MHPMEVENT7H (C macro), 101  
 CSR\_MHPMEVENT8 (C macro), 98  
 CSR\_MHPMEVENT8H (C macro), 101  
 CSR\_MHPMEVENT9 (C macro), 98  
 CSR\_MHPMEVENT9H (C macro), 101  
 CSR\_MICFG\_INFO (C macro), 110  
 CSR\_MICFG\_INFO\_Type (C++ type), 132  
 CSR\_MICFGINFO\_Type (C++ union), 148  
 CSR\_MICFGINFO\_Type::\_reserved0 (C++ member), 148  
 CSR\_MICFGINFO\_Type::\_reserved1 (C++ member), 148  
 CSR\_MICFGINFO\_Type::b (C++ member), 148  
 CSR\_MICFGINFO\_Type::d (C++ member), 148  
 CSR\_MICFGINFO\_Type::ecc (C++ member), 148  
 CSR\_MICFGINFO\_Type::ilm\_ecc (C++ member), 148  
 CSR\_MICFGINFO\_Type::ilm\_size (C++ member), 148  
 CSR\_MICFGINFO\_Type::ilm\_xonly (C++ member), 148  
 CSR\_MICFGINFO\_Type::lsize (C++ member), 148  
 CSR\_MICFGINFO\_Type::set (C++ member), 148  
 CSR\_MICFGINFO\_Type::way (C++ member), 148  
 CSR\_MIDELEG (C macro), 91  
 CSR\_MIE (C macro), 91  
 CSR\_MILM\_CTL (C macro), 106  
 CSR\_MILM\_CTL\_Type (C++ type), 132  
 CSR\_MILMCTL\_Type (C++ union), 144  
 CSR\_MILMCTL\_Type::\_reserved0 (C++ member), 145  
 CSR\_MILMCTL\_Type::b (C++ member), 145  
 CSR\_MILMCTL\_Type::d (C++ member), 145  
 CSR\_MILMCTL\_Type::ilm\_bpa (C++ member), 145  
 CSR\_MILMCTL\_Type::ilm\_ecc\_chk\_en (C++ member), 144  
 CSR\_MILMCTL\_Type::ilm\_ecc\_en (C++ member), 144  
 CSR\_MILMCTL\_Type::ilm\_ecc\_excp\_en (C++ member), 144  
 CSR\_MILMCTL\_Type::ilm\_en (C++ member), 144  
 CSR\_MILMCTL\_Type::ilm\_rwecc (C++ member), 144  
 CSR\_MILMCTL\_Type::ilm\_va\_en (C++ member), 144  
 CSR\_MIMPID (C macro), 99  
 CSR\_MINSTRET (C macro), 96  
 CSR\_MINSTRETH (C macro), 103  
 CSR\_MINTSTATUS (C macro), 90  
 CSR\_MIP (C macro), 91  
 CSR\_MIRGB\_INFO (C macro), 109  
 CSR\_MIRGB\_INFO\_Type (C++ union), 154  
 CSR\_MIRGB\_INFO\_Type::\_reserved0 (C++ member), 154  
 CSR\_MIRGB\_INFO\_Type::\_reserved1 (C++ member), 154  
 CSR\_MIRGB\_INFO\_Type::b (C++ member), 155  
 CSR\_MIRGB\_INFO\_Type::d (C++ member), 155  
 CSR\_MIRGB\_INFO\_Type::iregion\_base (C++ member), 155  
 CSR\_MIRGB\_INFO\_Type::iregion\_size (C++ member), 154  
 CSR\_MISA (C macro), 91  
 CSR\_MISA\_Type (C++ union), 133  
 CSR\_MISA\_Type::\_reserved0 (C++ member), 134  
 CSR\_MISA\_Type::a (C++ member), 133  
 CSR\_MISA\_Type::b (C++ member), 133, 135  
 CSR\_MISA\_Type::c (C++ member), 133  
 CSR\_MISA\_Type::d (C++ member), 133  
 CSR\_MISA\_Type::e (C++ member), 133  
 CSR\_MISA\_Type::f (C++ member), 133  
 CSR\_MISA\_Type::g (C++ member), 133  
 CSR\_MISA\_Type::h (C++ member), 133  
 CSR\_MISA\_Type::i (C++ member), 133  
 CSR\_MISA\_Type::j (C++ member), 133  
 CSR\_MISA\_Type::k (C++ member), 133  
 CSR\_MISA\_Type::l (C++ member), 133  
 CSR\_MISA\_Type::m (C++ member), 134  
 CSR\_MISA\_Type::mx1 (C++ member), 135  
 CSR\_MISA\_Type::n (C++ member), 134  
 CSR\_MISA\_Type::o (C++ member), 134  
 CSR\_MISA\_Type::p (C++ member), 134  
 CSR\_MISA\_Type::q (C++ member), 134  
 CSR\_MISA\_Type::r (C++ member), 134  
 CSR\_MISA\_Type::s (C++ member), 134  
 CSR\_MISA\_Type::t (C++ member), 134  
 CSR\_MISA\_Type::u (C++ member), 134  
 CSR\_MISA\_Type::v (C++ member), 134  
 CSR\_MISA\_Type::w (C++ member), 134  
 CSR\_MISA\_Type::x (C++ member), 134  
 CSR\_MISA\_Type::y (C++ member), 134



CSR\_MISA\_Type::z (C++ member), 134  
 CSR\_MLWID (C macro), 111  
 CSR\_MMACRO\_CA\_EN (C macro), 108  
 CSR\_MMACRO\_DEV\_EN (C macro), 108  
 CSR\_MMACRO\_NOC\_EN (C macro), 108  
 CSR\_MMISC\_CTL (C macro), 106  
 CSR\_MMISC\_CTL1 (C macro), 107  
 CSR\_MMISC\_CTL\_Type (C++ type), 132  
 CSR\_MMISCCTL\_Type (C++ type), 132  
 CSR\_MMISCCTRL\_Type (C++ union), 140  
 CSR\_MMISCCTRL\_Type::\_reserved0 (C++ member), 140  
 CSR\_MMISCCTRL\_Type::\_reserved1 (C++ member), 140  
 CSR\_MMISCCTRL\_Type::\_reserved2 (C++ member), 140  
 CSR\_MMISCCTRL\_Type::\_reserved3 (C++ member), 141  
 CSR\_MMISCCTRL\_Type::\_reserved4 (C++ member), 141  
 CSR\_MMISCCTRL\_Type::\_reserved5 (C++ member), 141  
 CSR\_MMISCCTRL\_Type::b (C++ member), 141  
 CSR\_MMISCCTRL\_Type::bpu (C++ member), 140  
 CSR\_MMISCCTRL\_Type::core\_buserr (C++ member), 141  
 CSR\_MMISCCTRL\_Type::csr\_excl\_enable (C++ member), 141  
 CSR\_MMISCCTRL\_Type::d (C++ member), 141  
 CSR\_MMISCCTRL\_Type::dbg\_sec (C++ member), 141  
 CSR\_MMISCCTRL\_Type::imreturn\_en (C++ member), 141  
 CSR\_MMISCCTRL\_Type::ldspec\_en (C++ member), 141  
 CSR\_MMISCCTRL\_Type::misalign (C++ member), 141  
 CSR\_MMISCCTRL\_Type::nmi\_cause (C++ member), 141  
 CSR\_MMISCCTRL\_Type::sijump\_en (C++ member), 141  
 CSR\_MMISCCTRL\_Type::zclsd\_en (C++ member), 140  
 CSR\_MMISCCTRL\_Type::zcmt\_zcmp (C++ member), 141  
 CSR\_MNOCB (C macro), 108  
 CSR\_MNOCM (C macro), 108  
 CSR\_MNVEC (C macro), 106  
 CSR\_MNXTI (C macro), 90  
 CSR\_MPPICFG\_INFO (C macro), 107  
 CSR\_MPPICFG\_INFO\_Type (C++ type), 132  
 CSR\_MPPICFGINFO\_Type (C++ union), 150  
 CSR\_MPPICFGINFO\_Type::\_reserved0 (C++ member), 150  
 CSR\_MPPICFGINFO\_Type::\_reserved1 (C++ member), 150  
 CSR\_MPPICFGINFO\_Type::b (C++ member), 150  
 CSR\_MPPICFGINFO\_Type::d (C++ member), 151  
 CSR\_MPPICFGINFO\_Type::ppi\_bpa (C++ member), 150  
 CSR\_MPPICFGINFO\_Type::ppi\_en (C++ member), 150  
 CSR\_MPPICFGINFO\_Type::ppi\_size (C++ member), 150  
 CSR\_MSAVECAUSE1 (C macro), 107  
 CSR\_MSAVECAUSE2 (C macro), 107  
 CSR\_MSAVEDCAUSE1 (C macro), 107  
 CSR\_MSAVEDCAUSE2 (C macro), 107  
 CSR\_MSAVEEPC1 (C macro), 107  
 CSR\_MSAVEEPC2 (C macro), 107  
 CSR\_MSAVESTATUS (C macro), 107  
 CSR\_MSAVESTATUS\_Type (C++ union), 143  
 CSR\_MSAVESTATUS\_Type::\_reserved0 (C++ member), 143  
 CSR\_MSAVESTATUS\_Type::\_reserved1 (C++ member), 144  
 CSR\_MSAVESTATUS\_Type::\_reserved2 (C++ member), 144  
 CSR\_MSAVESTATUS\_Type::b (C++ member), 144  
 CSR\_MSAVESTATUS\_Type::mpie1 (C++ member), 143  
 CSR\_MSAVESTATUS\_Type::mpie2 (C++ member), 144  
 CSR\_MSAVESTATUS\_Type::mpp1 (C++ member), 143  
 CSR\_MSAVESTATUS\_Type::mpp2 (C++ member), 144  
 CSR\_MSAVESTATUS\_Type::ptyp1 (C++ member), 143  
 CSR\_MSAVESTATUS\_Type::ptyp2 (C++ member), 144  
 CSR\_MSAVESTATUS\_Type::w (C++ member), 144  
 CSR\_MSCONTEXT (C macro), 96  
 CSR\_MSCRATCH (C macro), 91  
 CSR\_MSCRATCHCSW (C macro), 90  
 CSR\_MSCRATCHCSWL (C macro), 90  
 CSR\_MSECCFG (C macro), 95  
 CSR\_MSECCFGH (C macro), 103  
 CSR\_MSMPCFG\_INFO (C macro), 109  
 CSR\_MSTACK\_BASE (C macro), 110  
 CSR\_MSTACK\_BOUND (C macro), 110  
 CSR\_MSTACK\_CTL (C macro), 110  
 CSR\_MSTACK\_CTL\_Type (C++ union), 155  
 CSR\_MSTACK\_CTL\_Type::\_reserved0 (C++ member), 155  
 CSR\_MSTACK\_CTL\_Type::b (C++ member), 155  
 CSR\_MSTACK\_CTL\_Type::d (C++ member), 155  
 CSR\_MSTACK\_CTL\_Type::mode (C++ member), 155  
 CSR\_MSTACK\_CTL\_Type::ovf\_track\_en (C++ member), 155  
 CSR\_MSTACK\_CTL\_Type::udf\_en (C++ member), 155  
 CSR\_MSTACK\_CTRL (C macro), 110  
 CSR\_MSTATEEN0 (C macro), 91  
 CSR\_MSTATEEN0H (C macro), 101  
 CSR\_MSTATEEN1 (C macro), 91  
 CSR\_MSTATEEN1H (C macro), 101  
 CSR\_MSTATEEN2 (C macro), 91  
 CSR\_MSTATEEN2H (C macro), 101

CSR\_MSTATEEN3 (*C macro*), 91  
 CSR\_MSTATEEN3H (*C macro*), 101  
 CSR\_MSTATUS (*C macro*), 90  
 CSR\_MSTATUS\_Type (*C++ union*), 135  
 CSR\_MSTATUS\_Type::\_reserved0 (*C++ member*), 135  
 CSR\_MSTATUS\_Type::\_reserved1 (*C++ member*), 135  
 CSR\_MSTATUS\_Type::\_reserved2 (*C++ member*), 135  
 CSR\_MSTATUS\_Type::\_reserved3 (*C++ member*), 136  
 CSR\_MSTATUS\_Type::b (*C++ member*), 136  
 CSR\_MSTATUS\_Type::d (*C++ member*), 136  
 CSR\_MSTATUS\_Type::fs (*C++ member*), 136  
 CSR\_MSTATUS\_Type::mie (*C++ member*), 135  
 CSR\_MSTATUS\_Type::mpie (*C++ member*), 135  
 CSR\_MSTATUS\_Type::mpp (*C++ member*), 135  
 CSR\_MSTATUS\_Type::mprv (*C++ member*), 136  
 CSR\_MSTATUS\_Type::mxr (*C++ member*), 136  
 CSR\_MSTATUS\_Type::sd (*C++ member*), 136  
 CSR\_MSTATUS\_Type::sdt (*C++ member*), 136  
 CSR\_MSTATUS\_Type::sie (*C++ member*), 135  
 CSR\_MSTATUS\_Type::spelp (*C++ member*), 136  
 CSR\_MSTATUS\_Type::spie (*C++ member*), 135  
 CSR\_MSTATUS\_Type::spp (*C++ member*), 135  
 CSR\_MSTATUS\_Type::sum (*C++ member*), 136  
 CSR\_MSTATUS\_Type::tsr (*C++ member*), 136  
 CSR\_MSTATUS\_Type::tvm (*C++ member*), 136  
 CSR\_MSTATUS\_Type::tw (*C++ member*), 136  
 CSR\_MSTATUS\_Type::ube (*C++ member*), 135  
 CSR\_MSTATUS\_Type::vs (*C++ member*), 135  
 CSR\_MSTATUS\_Type::xs (*C++ member*), 136  
 CSR\_MSTATUSH (*C macro*), 101  
 CSR\_MSTATUSH\_Type (*C++ union*), 136  
 CSR\_MSTATUSH\_Type::\_reserved0 (*C++ member*), 137  
 CSR\_MSTATUSH\_Type::\_reserved1 (*C++ member*), 137  
 CSR\_MSTATUSH\_Type::\_reserved5 (*C++ member*), 137  
 CSR\_MSTATUSH\_Type::b (*C++ member*), 137  
 CSR\_MSTATUSH\_Type::d (*C++ member*), 137  
 CSR\_MSTATUSH\_Type::gva (*C++ member*), 137  
 CSR\_MSTATUSH\_Type::mbe (*C++ member*), 137  
 CSR\_MSTATUSH\_Type::mdt (*C++ member*), 137  
 CSR\_MSTATUSH\_Type::mpelp (*C++ member*), 137  
 CSR\_MSTATUSH\_Type::mpv (*C++ member*), 137  
 CSR\_MSTATUSH\_Type::sbe (*C++ member*), 137  
 CSR\_MSUBM (*C macro*), 106  
 CSR\_MSUBM\_Type (*C++ union*), 139  
 CSR\_MSUBM\_Type::\_reserved0 (*C++ member*), 139  
 CSR\_MSUBM\_Type::\_reserved1 (*C++ member*), 139  
 CSR\_MSUBM\_Type::b (*C++ member*), 140  
 CSR\_MSUBM\_Type::d (*C++ member*), 140  
 CSR\_MSUBM\_Type::ptyp (*C++ member*), 139  
 CSR\_MSUBM\_Type::typ (*C++ member*), 139  
 CSR\_MTINST (*C macro*), 91  
 CSR\_MTLB\_CTL (*C macro*), 107  
 CSR\_MTLB\_CTL\_Type (*C++ union*), 155  
 CSR\_MTLB\_CTL\_Type::\_reserved0 (*C++ member*), 156  
 CSR\_MTLB\_CTL\_Type::\_reserved1 (*C++ member*), 156  
 CSR\_MTLB\_CTL\_Type::b (*C++ member*), 156  
 CSR\_MTLB\_CTL\_Type::d (*C++ member*), 156  
 CSR\_MTLB\_CTL\_Type::napot\_en (*C++ member*), 156  
 CSR\_MTLB\_CTL\_Type::tlb\_dram\_ecc\_inj\_en (*C++ member*), 156  
 CSR\_MTLB\_CTL\_Type::tlb\_ecc\_chk\_en (*C++ member*), 156  
 CSR\_MTLB\_CTL\_Type::tlb\_ecc\_en (*C++ member*), 156  
 CSR\_MTLB\_CTL\_Type::tlb\_ecc\_excpcn (*C++ member*), 156  
 CSR\_MTLB\_CTL\_Type::tlb\_tram\_ecc\_inj\_en (*C++ member*), 156  
 CSR\_MTLBCFG\_INFO (*C macro*), 110  
 CSR\_MTLBCFG\_INFO\_Type (*C++ type*), 132  
 CSR\_MTLBCFGINFO\_Type (*C++ union*), 149  
 CSR\_MTLBCFGINFO\_Type::\_reserved1 (*C++ member*), 150  
 CSR\_MTLBCFGINFO\_Type::\_reserved2 (*C++ member*), 150  
 CSR\_MTLBCFGINFO\_Type::b (*C++ member*), 150  
 CSR\_MTLBCFGINFO\_Type::d (*C++ member*), 150  
 CSR\_MTLBCFGINFO\_Type::d\_size (*C++ member*), 150  
 CSR\_MTLBCFGINFO\_Type::ecc (*C++ member*), 149  
 CSR\_MTLBCFGINFO\_Type::i\_size (*C++ member*), 150  
 CSR\_MTLBCFGINFO\_Type::lsize (*C++ member*), 149  
 CSR\_MTLBCFGINFO\_Type::napot (*C++ member*), 150  
 CSR\_MTLBCFGINFO\_Type::set (*C++ member*), 149  
 CSR\_MTLBCFGINFO\_Type::way (*C++ member*), 149  
 CSR\_MTVAl (*C macro*), 91  
 CSR\_MTVAl2 (*C macro*), 92  
 CSR\_MTVEC (*C macro*), 91  
 CSR\_MTVEC\_Type (*C++ union*), 137  
 CSR\_MTVEC\_Type::addr (*C++ member*), 138  
 CSR\_MTVEC\_Type::b (*C++ member*), 138  
 CSR\_MTVEC\_Type::d (*C++ member*), 138  
 CSR\_MTVEC\_Type::mode (*C++ member*), 138  
 CSR\_MTVT (*C macro*), 90  
 CSR\_MTVT2 (*C macro*), 107  
 CSR\_MVENDORID (*C macro*), 99  
 CSR\_MWIDDELEG (*C macro*), 111  
 CSR\_PMPADDR0 (*C macro*), 92  
 CSR\_PMPADDR1 (*C macro*), 92  
 CSR\_PMPADDR10 (*C macro*), 93  
 CSR\_PMPADDR11 (*C macro*), 93  
 CSR\_PMPADDR12 (*C macro*), 93  
 CSR\_PMPADDR13 (*C macro*), 93  
 CSR\_PMPADDR14 (*C macro*), 93

CSR\_PMPADDR15 (*C macro*), 93  
 CSR\_PMPADDR16 (*C macro*), 93  
 CSR\_PMPADDR17 (*C macro*), 93  
 CSR\_PMPADDR18 (*C macro*), 93  
 CSR\_PMPADDR19 (*C macro*), 93  
 CSR\_PMPADDR2 (*C macro*), 92  
 CSR\_PMPADDR20 (*C macro*), 93  
 CSR\_PMPADDR21 (*C macro*), 93  
 CSR\_PMPADDR22 (*C macro*), 93  
 CSR\_PMPADDR23 (*C macro*), 93  
 CSR\_PMPADDR24 (*C macro*), 93  
 CSR\_PMPADDR25 (*C macro*), 94  
 CSR\_PMPADDR26 (*C macro*), 94  
 CSR\_PMPADDR27 (*C macro*), 94  
 CSR\_PMPADDR28 (*C macro*), 94  
 CSR\_PMPADDR29 (*C macro*), 94  
 CSR\_PMPADDR3 (*C macro*), 92  
 CSR\_PMPADDR30 (*C macro*), 94  
 CSR\_PMPADDR31 (*C macro*), 94  
 CSR\_PMPADDR32 (*C macro*), 94  
 CSR\_PMPADDR33 (*C macro*), 94  
 CSR\_PMPADDR34 (*C macro*), 94  
 CSR\_PMPADDR35 (*C macro*), 94  
 CSR\_PMPADDR36 (*C macro*), 94  
 CSR\_PMPADDR37 (*C macro*), 94  
 CSR\_PMPADDR38 (*C macro*), 94  
 CSR\_PMPADDR39 (*C macro*), 94  
 CSR\_PMPADDR4 (*C macro*), 93  
 CSR\_PMPADDR40 (*C macro*), 94  
 CSR\_PMPADDR41 (*C macro*), 94  
 CSR\_PMPADDR42 (*C macro*), 94  
 CSR\_PMPADDR43 (*C macro*), 94  
 CSR\_PMPADDR44 (*C macro*), 94  
 CSR\_PMPADDR45 (*C macro*), 94  
 CSR\_PMPADDR46 (*C macro*), 95  
 CSR\_PMPADDR47 (*C macro*), 95  
 CSR\_PMPADDR48 (*C macro*), 95  
 CSR\_PMPADDR49 (*C macro*), 95  
 CSR\_PMPADDR5 (*C macro*), 93  
 CSR\_PMPADDR50 (*C macro*), 95  
 CSR\_PMPADDR51 (*C macro*), 95  
 CSR\_PMPADDR52 (*C macro*), 95  
 CSR\_PMPADDR53 (*C macro*), 95  
 CSR\_PMPADDR54 (*C macro*), 95  
 CSR\_PMPADDR55 (*C macro*), 95  
 CSR\_PMPADDR56 (*C macro*), 95  
 CSR\_PMPADDR57 (*C macro*), 95  
 CSR\_PMPADDR58 (*C macro*), 95  
 CSR\_PMPADDR59 (*C macro*), 95  
 CSR\_PMPADDR6 (*C macro*), 93  
 CSR\_PMPADDR60 (*C macro*), 95  
 CSR\_PMPADDR61 (*C macro*), 95  
 CSR\_PMPADDR62 (*C macro*), 95  
 CSR\_PMPADDR63 (*C macro*), 95  
 CSR\_PMPADDR7 (*C macro*), 93  
 CSR\_PMPADDR8 (*C macro*), 93  
 CSR\_PMPADDR9 (*C macro*), 93  
 CSR\_PMPCFG0 (*C macro*), 92  
 CSR\_PMPCFG1 (*C macro*), 92  
 CSR\_PMPCFG10 (*C macro*), 92  
 CSR\_PMPCFG11 (*C macro*), 92  
 CSR\_PMPCFG12 (*C macro*), 92  
 CSR\_PMPCFG13 (*C macro*), 92  
 CSR\_PMPCFG14 (*C macro*), 92  
 CSR\_PMPCFG15 (*C macro*), 92  
 CSR\_PMPCFG2 (*C macro*), 92  
 CSR\_PMPCFG3 (*C macro*), 92  
 CSR\_PMPCFG4 (*C macro*), 92  
 CSR\_PMPCFG5 (*C macro*), 92  
 CSR\_PMPCFG6 (*C macro*), 92  
 CSR\_PMPCFG7 (*C macro*), 92  
 CSR\_PMPCFG8 (*C macro*), 92  
 CSR\_PMPCFG9 (*C macro*), 92  
 CSR\_PUSHMCAUSE (*C macro*), 107  
 CSR\_PUSHMEPC (*C macro*), 107  
 CSR\_PUSHMSUBM (*C macro*), 107  
 CSR\_PUSHSCAUSE (*C macro*), 110  
 CSR\_PUSHSEPC (*C macro*), 110  
 CSR\_PUSHXCAUSE (*C macro*), 131  
 CSR\_PUSHXEPC (*C macro*), 131  
 CSR\_SAFETY\_CRC\_CTL (*C macro*), 110  
 CSR\_SAFETY\_STL\_STATUS (*C macro*), 110  
 CSR\_SATP (*C macro*), 88  
 CSR\_SATTRI0\_BASE (*C macro*), 109  
 CSR\_SATTRI0\_MASK (*C macro*), 109  
 CSR\_SATTRI1\_BASE (*C macro*), 109  
 CSR\_SATTRI1\_MASK (*C macro*), 109  
 CSR\_SATTRI2\_BASE (*C macro*), 109  
 CSR\_SATTRI2\_MASK (*C macro*), 109  
 CSR\_SATTRI3\_BASE (*C macro*), 109  
 CSR\_SATTRI3\_MASK (*C macro*), 109  
 CSR\_SATTRI4\_BASE (*C macro*), 109  
 CSR\_SATTRI4\_MASK (*C macro*), 109  
 CSR\_SATTRI5\_BASE (*C macro*), 109  
 CSR\_SATTRI5\_MASK (*C macro*), 109  
 CSR\_SATTRI6\_BASE (*C macro*), 109  
 CSR\_SATTRI6\_MASK (*C macro*), 109  
 CSR\_SATTRI7\_BASE (*C macro*), 109  
 CSR\_SATTRI7\_MASK (*C macro*), 109  
 CSR\_SCAUSE (*C macro*), 88  
 CSR\_SCONTEXT (*C macro*), 88  
 CSR\_SCOUNTEREN (*C macro*), 87  
 CSR\_SCOUNTOVF (*C macro*), 90  
 CSR\_SDCAUSE (*C macro*), 110  
 CSR\_SEDELEG (*C macro*), 87  
 CSR\_SEED (*C macro*), 85  
 CSR\_SENVCFG (*C macro*), 87  
 CSR\_SEPC (*C macro*), 88

CSR\_SHARTID (*C macro*), 111  
CSR\_SIDELEG (*C macro*), 87  
CSR\_SIE (*C macro*), 87  
CSR\_SINTSTATUS (*C macro*), 90  
CSR\_SIP (*C macro*), 88  
CSR\_SLEEPVALUE (*C macro*), 109  
CSR\_SLWID (*C macro*), 111  
CSR\_SMPUADDR0 (*C macro*), 105  
CSR\_SMPUADDR1 (*C macro*), 105  
CSR\_SMPUADDR10 (*C macro*), 106  
CSR\_SMPUADDR11 (*C macro*), 106  
CSR\_SMPUADDR12 (*C macro*), 106  
CSR\_SMPUADDR13 (*C macro*), 106  
CSR\_SMPUADDR14 (*C macro*), 106  
CSR\_SMPUADDR15 (*C macro*), 106  
CSR\_SMPUADDR2 (*C macro*), 105  
CSR\_SMPUADDR3 (*C macro*), 105  
CSR\_SMPUADDR4 (*C macro*), 105  
CSR\_SMPUADDR5 (*C macro*), 105  
CSR\_SMPUADDR6 (*C macro*), 105  
CSR\_SMPUADDR7 (*C macro*), 106  
CSR\_SMPUADDR8 (*C macro*), 106  
CSR\_SMPUADDR9 (*C macro*), 106  
CSR\_SMPUCFG0 (*C macro*), 105  
CSR\_SMPUCFG1 (*C macro*), 105  
CSR\_SMPUCFG2 (*C macro*), 105  
CSR\_SMPUCFG3 (*C macro*), 105  
CSR\_SMPUSWITCH0 (*C macro*), 106  
CSR\_SMPUSWITCH1 (*C macro*), 106  
CSR\_SNXTI (*C macro*), 90  
CSR\_SPMPADDR0 (*C macro*), 104  
CSR\_SPMPADDR1 (*C macro*), 104  
CSR\_SPMPADDR10 (*C macro*), 105  
CSR\_SPMPADDR11 (*C macro*), 105  
CSR\_SPMPADDR12 (*C macro*), 105  
CSR\_SPMPADDR13 (*C macro*), 105  
CSR\_SPMPADDR14 (*C macro*), 105  
CSR\_SPMPADDR15 (*C macro*), 105  
CSR\_SPMPADDR2 (*C macro*), 104  
CSR\_SPMPADDR3 (*C macro*), 104  
CSR\_SPMPADDR4 (*C macro*), 104  
CSR\_SPMPADDR5 (*C macro*), 104  
CSR\_SPMPADDR6 (*C macro*), 105  
CSR\_SPMPADDR7 (*C macro*), 105  
CSR\_SPMPADDR8 (*C macro*), 105  
CSR\_SPMPADDR9 (*C macro*), 105  
CSR\_SPMPCFG0 (*C macro*), 104  
CSR\_SPMPCFG1 (*C macro*), 104  
CSR\_SPMPCFG2 (*C macro*), 104  
CSR\_SPMPCFG3 (*C macro*), 104  
CSR\_SSCRATCH (*C macro*), 88  
CSR\_SSCRATCHCSW (*C macro*), 90  
CSR\_SSCRATCHCSWL (*C macro*), 90  
CSR\_SSTATEEN0 (*C macro*), 87  
CSR\_SSTATEEN1 (*C macro*), 88  
CSR\_SSTATEEN2 (*C macro*), 88  
CSR\_SSTATEEN3 (*C macro*), 88  
CSR\_SSTATUS (*C macro*), 87  
CSR\_STIMECMP (*C macro*), 88  
CSR\_STIMECMPH (*C macro*), 88  
CSR\_STVAL (*C macro*), 88  
CSR\_STVEC (*C macro*), 87  
CSR\_STVT (*C macro*), 87  
CSR\_STVT2 (*C macro*), 110  
CSR\_TCONTROL (*C macro*), 96  
CSR\_TDATA1 (*C macro*), 95  
CSR\_TDATA2 (*C macro*), 96  
CSR\_TDATA3 (*C macro*), 96  
CSR\_TIME (*C macro*), 85  
CSR\_TIMEH (*C macro*), 87  
CSR\_TINFO (*C macro*), 96  
CSR\_TSELECT (*C macro*), 95  
CSR\_TXEVT (*C macro*), 109  
CSR\_UCODE (*C macro*), 106  
CSR\_UINTSTATUS (*C macro*), 90  
CSR\_UNXTI (*C macro*), 90  
CSR\_USCRATCHCSW (*C macro*), 90  
CSR\_USCRATCHCSWL (*C macro*), 90  
CSR\_USTATUS (*C macro*), 85  
CSR\_UTVT (*C macro*), 90  
CSR\_VCSR (*C macro*), 85  
CSR\_VL (*C macro*), 87  
CSR\_VLENB (*C macro*), 87  
CSR\_VSATP (*C macro*), 89  
CSR\_VSCAUSE (*C macro*), 88  
CSR\_VSEPC (*C macro*), 88  
CSR\_VSIE (*C macro*), 88  
CSR\_VSIP (*C macro*), 88  
CSR\_VSSCRATCH (*C macro*), 88  
CSR\_VSSTATUS (*C macro*), 88  
CSR\_VSTART (*C macro*), 85  
CSR\_VSTIMECMP (*C macro*), 89  
CSR\_VSTIMECMPH (*C macro*), 99  
CSR\_VSTVAL (*C macro*), 88  
CSR\_VSTVEC (*C macro*), 88  
CSR\_VTYPE (*C macro*), 87  
CSR\_VXRM (*C macro*), 85  
CSR\_VXSAT (*C macro*), 85  
CSR\_WFE (*C macro*), 109  
CSR\_XCAUSE (*C macro*), 131  
CSR\_XCOUNTEREN (*C macro*), 130  
CSR\_XDCAUSE (*C macro*), 131  
CSR\_XENVCFG (*C macro*), 131  
CSR\_XEPC (*C macro*), 130  
CSR\_XIE (*C macro*), 130  
CSR\_XINTSTATUS (*C macro*), 131  
CSR\_XIP (*C macro*), 130  
CSR\_XNXTI (*C macro*), 131



CSR\_XSCRATCH (*C macro*), 130  
 CSR\_XSCRATCHCSW (*C macro*), 131  
 CSR\_XSCRATCHCSWL (*C macro*), 131  
 CSR\_XSTATUS (*C macro*), 130  
 CSR\_XSUBM (*C macro*), 131  
 CSR\_XTVAL (*C macro*), 131  
 CSR\_XTVEC (*C macro*), 130  
 CSR\_XTVT (*C macro*), 131  
 CSR\_XTVT2 (*C macro*), 131

## D

DCAUSE\_FAULT\_FETCH\_INST (*C macro*), 130  
 DCAUSE\_FAULT\_FETCH\_PMP (*C macro*), 130  
 DCAUSE\_FAULT\_LOAD\_INST (*C macro*), 130  
 DCAUSE\_FAULT\_LOAD\_NICE (*C macro*), 130  
 DCAUSE\_FAULT\_LOAD\_PMP (*C macro*), 130  
 DCAUSE\_FAULT\_STORE\_INST (*C macro*), 130  
 DCAUSE\_FAULT\_STORE\_PMP (*C macro*), 130  
 DCSR\_CAUSE (*C macro*), 114  
 DCSR\_CAUSE\_DEBUGINT (*C macro*), 115  
 DCSR\_CAUSE\_HALT (*C macro*), 115  
 DCSR\_CAUSE\_HWBP (*C macro*), 115  
 DCSR\_CAUSE\_NONE (*C macro*), 114  
 DCSR\_CAUSE\_STEP (*C macro*), 115  
 DCSR\_CAUSE\_SWBP (*C macro*), 114  
 DCSR\_DEBUGINT (*C macro*), 114  
 DCSR\_EBREAKH (*C macro*), 114  
 DCSR\_EBREAKM (*C macro*), 114  
 DCSR\_EBREAKS (*C macro*), 114  
 DCSR\_EBREAKU (*C macro*), 114  
 DCSR\_FULLRESET (*C macro*), 114  
 DCSR\_HALT (*C macro*), 114  
 DCSR\_NDRESET (*C macro*), 114  
 DCSR\_PRV (*C macro*), 114  
 DCSR\_STEP (*C macro*), 114  
 DCSR\_STOPCYCLE (*C macro*), 114  
 DCSR\_STOPTIME (*C macro*), 114  
 DCSR\_XDEBUGVER (*C macro*), 114  
 default\_intexc\_handler (*C++ function*), 702  
 depthwise\_conv\_s16\_generic\_s16 (*C++ function*), 1176, 1205  
 depthwise\_conv\_s4\_generic (*C++ function*), 1177, 1206  
 depthwise\_conv\_s8\_generic (*C++ function*), 1178, 1208  
 depthwise\_conv\_s8\_mult\_4 (*C++ function*), 1177, 1207  
 DSP, 1301

## E

ECLIC (*C macro*), 158  
 ECLIC\_BASE (*C macro*), 158  
 ECLIC\_ClearPendingIRQ (*C macro*), 604, 606  
 ECLIC\_DisableIRQ (*C macro*), 604, 606  
 ECLIC\_DisableIRQ\_S (*C macro*), 605, 608  
 ECLIC\_EnableIRQ (*C macro*), 604, 606  
 ECLIC\_EnableIRQ\_S (*C macro*), 605, 607  
 ECLIC\_GetCfgrlbits (*C macro*), 603, 606  
 ECLIC\_GetCtrlIRQ (*C macro*), 604, 607  
 ECLIC\_GetCtrlIRQ\_S (*C macro*), 605, 607  
 ECLIC\_GetEnableIRQ (*C macro*), 604, 606  
 ECLIC\_GetEnableIRQ\_S (*C macro*), 605, 607  
 ECLIC\_GetInfoCtlbits (*C macro*), 604, 606  
 ECLIC\_GetInfoNum (*C macro*), 604, 606  
 ECLIC\_GetInfoVer (*C macro*), 604, 606  
 ECLIC\_GetLevelIRQ (*C macro*), 604, 607  
 ECLIC\_GetLevelIRQ\_S (*C macro*), 605, 607  
 ECLIC\_GetMth (*C macro*), 604, 606  
 ECLIC\_GetPendingIRQ (*C macro*), 604, 606  
 ECLIC\_GetPriorityIRQ (*C macro*), 604, 607  
 ECLIC\_GetPriorityIRQ\_S (*C macro*), 605, 607  
 ECLIC\_GetShvIRQ (*C macro*), 604, 606  
 ECLIC\_GetShvIRQ\_S (*C macro*), 605, 607  
 ECLIC\_GetSth (*C macro*), 605, 607  
 ECLIC\_GetTrigIRQ (*C macro*), 604, 606  
 ECLIC\_GetTrigIRQ\_S (*C macro*), 605, 607  
 ECLIC\_GetVector (*C macro*), 605, 608  
 ECLIC\_GetVector\_S (*C macro*), 605, 608  
 ECLIC\_Interrupt\_Init (*C++ function*), 703  
 ECLIC\_MAX\_NLBITS (*C macro*), 158  
 ECLIC\_MODE\_MTVEC\_Msk (*C macro*), 158  
 ECLIC\_NON\_VECTOR\_INTERRUPT (*C macro*), 158  
 ECLIC\_Register\_IRQ (*C++ function*), 704  
 ECLIC\_Register\_IRQ\_S (*C++ function*), 706  
 ECLIC\_SetCfgrlbits (*C macro*), 603, 606  
 ECLIC\_SetCtrlIRQ (*C macro*), 604, 607  
 ECLIC\_SetCtrlIRQ\_S (*C macro*), 605, 607  
 ECLIC\_SetLevelIRQ (*C macro*), 604, 607  
 ECLIC\_SetLevelIRQ\_S (*C macro*), 605, 607  
 ECLIC\_SetModeIRQ (*C macro*), 605, 607  
 ECLIC\_SetMth (*C macro*), 604, 606  
 ECLIC\_SetPendingIRQ (*C macro*), 604, 606  
 ECLIC\_SetPriorityIRQ (*C macro*), 604, 607  
 ECLIC\_SetPriorityIRQ\_S (*C macro*), 605, 607  
 ECLIC\_SetShvIRQ (*C macro*), 604, 606  
 ECLIC\_SetShvIRQ\_S (*C macro*), 605, 607  
 ECLIC\_SetSth (*C macro*), 605, 607  
 ECLIC\_SetTrigIRQ (*C macro*), 604, 606  
 ECLIC\_SetTrigIRQ\_S (*C macro*), 605, 607  
 ECLIC\_SetVector (*C macro*), 605, 608  
 ECLIC\_SetVector\_S (*C macro*), 605, 608  
 ECLIC\_TRIGGER\_Type (*C++ enum*), 158  
 ECLIC\_TRIGGER\_Type::ECLIC\_LEVEL\_TRIGGER (*C++ enumerator*), 158  
 ECLIC\_TRIGGER\_Type::ECLIC\_MAX\_TRIGGER (*C++ enumerator*), 158  
 ECLIC\_TRIGGER\_Type::ECLIC\_NEGATIVE\_EDGE\_TRIGGER (*C++ enumerator*), 158

ECLIC_TRIGGER_Type::ECLIC_POSTIVE_EDGE_TRIGGER	(C macro), 722
(C++ enumerator), 158	
ECLIC_VECTOR_INTERRUPT (C macro), 158	EVENT_INSTRUCTION_COMMIT_RETIRED_COUNT (C macro), 721
eclic_xsip_handler (C macro), 131	EVENT_INSTRUCTION_COMMIT_RETURN (C macro), 721
eclic_xtip_handler (C macro), 131	EVENT_INSTRUCTION_COMMIT_SFENCE_INSTRUCTION
EVENT_INSTRUCTION_COMMIT_ATOMIC_MEMORY_OPERATION	(C macro), 722
(C macro), 721	EVENT_INSTRUCTION_COMMIT_SYSTEM (C macro), 721
EVENT_INSTRUCTION_COMMIT_CONDITIONAL_BRANCH	EVENT_INSTRUCTION_COMMIT_TAKEN_CONDITIONAL_BRANCH
(C macro), 721	(C macro), 721
EVENT_INSTRUCTION_COMMIT_CONDITIONAL_BRANCH_PREDICTION_FAIL	EVENT_MEMORY_ACCESS_DCACHE_MISS (C macro), 722
(C macro), 722	EVENT_MEMORY_ACCESS_DTLB_MISS (C macro), 722
EVENT_INSTRUCTION_COMMIT_CONTROL_TRANSFER (C macro), 721	EVENT_MEMORY_ACCESS_EXU_STALL_CYCLE (C macro), 723
EVENT_INSTRUCTION_COMMIT_CYCLE_COUNT (C macro), 721	EVENT_MEMORY_ACCESS_ICACHE_MISS (C macro), 722
EVENT_INSTRUCTION_COMMIT_ECALL_INSTRUCTION	EVENT_MEMORY_ACCESS_IFU_STALL_CYCLE (C macro), 723
(C macro), 722	EVENT_MEMORY_ACCESS_ITLB_MISS (C macro), 722
EVENT_INSTRUCTION_COMMIT_EXCEPTION_INSTRUCTION	EVENT_MEMORY_ACCESS_L2_CACHE_ACCESS (C macro), 722
(C macro), 722	EVENT_MEMORY_ACCESS_L2_CACHE_MISS (C macro), 722
EVENT_INSTRUCTION_COMMIT_FENCE_INSTRUCTION	EVENT_MEMORY_ACCESS_MAIN_DTLB_MISS (C macro), 722
(C macro), 721	EVENT_MEMORY_ACCESS_MAIN_TLB_MISS (C macro), 722
EVENT_INSTRUCTION_COMMIT_FENCEI_INSTRUCTION	EVENT_MEMORY_ACCESS_MAIN_TLB_MISS (C macro), 722
(C macro), 722	EVENT_MEMORY_ACCESS_MAIN_TLB_MISS (C macro), 722
EVENT_INSTRUCTION_COMMIT_FLOATING_POINT_ADDITION_SUBTRACTION	EVENT_MEMORY_ACCESS_MAIN_TLB_MISS (C macro), 722
(C macro), 722	EVENT_MEMORY_ACCESS_MAIN_TLB_MISS (C macro), 722
EVENT_INSTRUCTION_COMMIT_FLOATING_POINT_DIVISION_OR_SQUARE_ROOT	EVENT_MEMORY_ACCESS_MAIN_TLB_MISS (C macro), 722
(C macro), 722	EVENT_MEMORY_ACCESS_MAIN_TLB_MISS (C macro), 722
EVENT_INSTRUCTION_COMMIT_FLOATING_POINT_FUSED_MULTIPLY_ADD_SUB	EVENT_MEMORY_ACCESS_MAIN_TLB_MISS (C macro), 722
(C macro), 722	EVENT_MEMORY_ACCESS_MAIN_TLB_MISS (C macro), 722
EVENT_INSTRUCTION_COMMIT_FLOATING_POINT_LOAD	EVENT_MEMORY_ACCESS_MAIN_TLB_MISS (C macro), 722
(C macro), 721	EVENT_MEMORY_ACCESS_MAIN_TLB_MISS (C macro), 722
EVENT_INSTRUCTION_COMMIT_FLOATING_POINT_MULTIPLICATION	EVENT_MEMORY_ACCESS_MAIN_TLB_MISS (C macro), 722
(C macro), 722	EVENT_MEMORY_ACCESS_MAIN_TLB_MISS (C macro), 722
EVENT_INSTRUCTION_COMMIT_FLOATING_POINT_STORE	EVENT_MEMORY_ACCESS_MAIN_TLB_MISS (C macro), 722
(C macro), 721	EVENT_MEMORY_ACCESS_MAIN_TLB_MISS (C macro), 722
EVENT_INSTRUCTION_COMMIT_INTEGER_COMPUTATIONAL	EVENT_MEMORY_ACCESS_MAIN_TLB_MISS (C macro), 722
(C macro), 721	EVENT_MEMORY_ACCESS_MAIN_TLB_MISS (C macro), 722
EVENT_INSTRUCTION_COMMIT_INTEGER_DIVISION_REMAINDER	EVENT_MEMORY_ACCESS_MAIN_TLB_MISS (C macro), 722
(C macro), 721	EVENT_MEMORY_ACCESS_MAIN_TLB_MISS (C macro), 722
EVENT_INSTRUCTION_COMMIT_INTEGER_LOAD	EVENT_MEMORY_ACCESS_MAIN_TLB_MISS (C macro), 722
(C macro), 721	EVENT_MEMORY_ACCESS_MAIN_TLB_MISS (C macro), 722
EVENT_INSTRUCTION_COMMIT_INTEGER_MULTIPLICATION	EVENT_MEMORY_ACCESS_MAIN_TLB_MISS (C macro), 722
(C macro), 721	EVENT_MEMORY_ACCESS_MAIN_TLB_MISS (C macro), 722
EVENT_INSTRUCTION_COMMIT_INTEGER_STORE	EVENT_MEMORY_ACCESS_MAIN_TLB_MISS (C macro), 722
(C macro), 721	EVENT_MEMORY_ACCESS_MAIN_TLB_MISS (C macro), 722
EVENT_INSTRUCTION_COMMIT_INTERRUPT_INSTRUCTION	EVENT_MEMORY_ACCESS_MAIN_TLB_MISS (C macro), 722
(C macro), 722	EVENT_MEMORY_ACCESS_MAIN_TLB_MISS (C macro), 722
EVENT_INSTRUCTION_COMMIT_JAL (C macro), 721	EVENT_MEMORY_ACCESS_MAIN_TLB_MISS (C macro), 722
EVENT_INSTRUCTION_COMMIT_JALR (C macro), 721	EVENT_MEMORY_ACCESS_MAIN_TLB_MISS (C macro), 722
EVENT_INSTRUCTION_COMMIT_JALR_PREDICTION_FAIL	EVENT_MEMORY_ACCESS_MAIN_TLB_MISS (C macro), 722
(C macro), 722	EVENT_MEMORY_ACCESS_MAIN_TLB_MISS (C macro), 722
EVENT_INSTRUCTION_COMMIT_OTHER_FLOATING_POINT_INSTRUCTION	EVENT_MEMORY_ACCESS_MAIN_TLB_MISS (C macro), 722
(C macro), 722	EVENT_MEMORY_ACCESS_MAIN_TLB_MISS (C macro), 722
EVENT_INSTRUCTION_COMMIT_POP_PREDICTION_FAIL	EVENT_MEMORY_ACCESS_MAIN_TLB_MISS (C macro), 722

- (C macro), 724
- EVENT\_TYPE\_0\_FLOATING\_POINT\_STORE (C macro), 724
- EVENT\_TYPE\_0\_INTEGER\_COMPUTATIONAL (C macro), 723
- EVENT\_TYPE\_0\_INTEGER\_DIVISION\_REMAINDER (C macro), 723
- EVENT\_TYPE\_0\_INTEGER\_LOAD (C macro), 723
- EVENT\_TYPE\_0\_INTEGER\_MULTIPLICATION (C macro), 723
- EVENT\_TYPE\_0\_INTEGER\_STORE (C macro), 723
- EVENT\_TYPE\_0\_INTERRUPT\_INSTRUCTION (C macro), 724
- EVENT\_TYPE\_0\_JAL (C macro), 723
- EVENT\_TYPE\_0\_JALR (C macro), 723
- EVENT\_TYPE\_0\_JALR\_PREDICTION\_FAIL (C macro), 724
- EVENT\_TYPE\_0\_OTHER\_FLOATING\_POINT\_INSTRUCTION (C macro), 724
- EVENT\_TYPE\_0\_POP\_PREDICTION\_FAIL (C macro), 724
- EVENT\_TYPE\_0\_RETIRED\_COUNT (C macro), 723
- EVENT\_TYPE\_0\_RETURN (C macro), 723
- EVENT\_TYPE\_0\_SFENCE\_INSTRUCTION (C macro), 724
- EVENT\_TYPE\_0\_SYSTEM (C macro), 723
- EVENT\_TYPE\_0\_TAKEN\_CONDITIONAL\_BRANCH (C macro), 723
- EVENT\_TYPE\_1\_DCACHE\_RW\_MISS (C macro), 724
- EVENT\_TYPE\_1\_DTLB\_RW\_MISS (C macro), 724
- EVENT\_TYPE\_1\_EXU\_STALL\_CYCLE (C macro), 725
- EVENT\_TYPE\_1\_ICACHE\_READ\_MISS (C macro), 724
- EVENT\_TYPE\_1\_IFU\_STALL\_CYCLE (C macro), 725
- EVENT\_TYPE\_1\_ITLB\_READ\_MISS (C macro), 724
- EVENT\_TYPE\_1\_L2\_CACHE\_ACCESS (C macro), 724
- EVENT\_TYPE\_1\_L2\_CACHE\_MISS (C macro), 724
- EVENT\_TYPE\_1\_MAIN\_TLB\_MISS (C macro), 724
- EVENT\_TYPE\_1\_MEMORY\_BUS\_REQUEST (C macro), 725
- EVENT\_TYPE\_1\_TIMER (C macro), 725
- EVENT\_TYPE\_2\_BRANCH\_INSTRUCTION\_COMMIT (C macro), 725
- EVENT\_TYPE\_2\_BRANCH\_PREDICT\_FAIL\_COMMIT (C macro), 725
- EVENT\_TYPE\_3\_BTBT\_READ (C macro), 726
- EVENT\_TYPE\_3\_BTBT\_READ\_MISS (C macro), 726
- EVENT\_TYPE\_3\_BTBT\_WRITE (C macro), 726
- EVENT\_TYPE\_3\_BTBT\_WRITE\_MISS (C macro), 726
- EVENT\_TYPE\_3\_DCACHE\_PREFETCH (C macro), 725
- EVENT\_TYPE\_3\_DCACHE\_PREFETCH\_MISS (C macro), 725
- EVENT\_TYPE\_3\_DCACHE\_READ (C macro), 725
- EVENT\_TYPE\_3\_DCACHE\_READ\_MISS (C macro), 725
- EVENT\_TYPE\_3\_DCACHE\_WRITE (C macro), 725
- EVENT\_TYPE\_3\_DCACHE\_WRITE\_MISS (C macro), 725
- EVENT\_TYPE\_3\_DTLB\_READ (C macro), 726
- EVENT\_TYPE\_3\_DTLB\_READ\_MISS (C macro), 726
- EVENT\_TYPE\_3\_DTLB\_WRITE (C macro), 726
- EVENT\_TYPE\_3\_DTLB\_WRITE\_MISS (C macro), 726
- EVENT\_TYPE\_3\_ICACHE\_PREFETCH (C macro), 725
- EVENT\_TYPE\_3\_ICACHE\_PREFETCH\_MISS (C macro), 725
- EVENT\_TYPE\_3\_ICACHE\_READ (C macro), 725
- EVENT\_TYPE\_3\_ITLB\_READ (C macro), 726
- EVENT\_TYPE\_3\_L2\_CACHE\_PREFETCH\_HIT (C macro), 725
- EVENT\_TYPE\_3\_L2\_CACHE\_PREFETCH\_MISS (C macro), 725
- EVENT\_TYPE\_3\_L2\_CACHE\_READ\_HIT (C macro), 725
- EVENT\_TYPE\_3\_L2\_CACHE\_READ\_MISS (C macro), 725
- EVENT\_TYPE\_3\_L2\_CACHE\_WRITE\_HIT (C macro), 725
- EVENT\_TYPE\_3\_L2\_CACHE\_WRITE\_MISS (C macro), 725
- exc\_entry (C++ function), 703
- exc\_entry\_s (C++ function), 702
- EXC\_HANDLER (C++ type), 708
- Exception\_DumpFrame (C++ function), 710
- Exception\_Get\_EXC (C++ function), 712
- Exception\_Get\_EXC\_S (C++ function), 713
- Exception\_Init (C++ function), 712
- Exception\_Register\_EXC (C++ function), 712
- Exception\_Register\_EXC\_S (C++ function), 713
- ## F
- FAULT\_FETCH (C macro), 129
- FAULT\_LOAD (C macro), 130
- FAULT\_STORE (C macro), 130
- FETCH\_PAGE\_FAULT (C macro), 130
- FFLAGS\_AE\_DZ (C macro), 126
- FFLAGS\_AE\_NV (C macro), 126
- FFLAGS\_AE\_NX (C macro), 126
- FFLAGS\_AE\_OF (C macro), 126
- FFLAGS\_AE\_UF (C macro), 126
- FFTINIT (C macro), 1029, 1030, 1033, 1040, 1043
- float32\_t (C++ type), 1131
- float64\_t (C++ type), 1131
- FREG (C macro), 127
- FRM\_RNDMODE\_DYN (C macro), 126
- FRM\_RNDMODE\_RDN (C macro), 126
- FRM\_RNDMODE\_RMM (C macro), 126
- FRM\_RNDMODE\_RNE (C macro), 126
- FRM\_RNDMODE\_RTZ (C macro), 126
- FRM\_RNDMODE\_RUP (C macro), 126
- ## H
- HPM\_DECLARE\_VAR (C macro), 726
- HPM\_END (C macro), 727
- HPM\_EVENT (C macro), 726
- HPM\_GET\_LPCNT (C macro), 727
- HPM\_GET\_SUMCYC (C macro), 727
- HPM\_GET\_USECYC (C macro), 727
- HPM\_INIT (C macro), 726

HPM\_RESET (*C macro*), 726  
 HPM\_SAMPLE (*C macro*), 727  
 HPM\_SEL\_ENABLE (*C macro*), 726  
 HPM\_SEL\_EVENT (*C macro*), 726  
 HPM\_START (*C macro*), 726  
 HPM\_STAT (*C macro*), 727  
 HPM\_STOP (*C macro*), 727

## I

ILLEGAL\_INSTRUCTION (*C macro*), 129  
 INT\_HANDLER (*C++ type*), 708  
 Interrupt\_Get\_CoreIRQ (*C++ function*), 711  
 Interrupt\_Get\_CoreIRQ\_S (*C++ function*), 714  
 Interrupt\_Get\_ExtIRQ (*C++ function*), 711  
 Interrupt\_Get\_ExtIRQ\_S (*C++ function*), 714  
 Interrupt\_Init (*C++ function*), 703  
 Interrupt\_Register\_CoreIRQ (*C++ function*), 711  
 Interrupt\_Register\_CoreIRQ\_S (*C++ function*), 713  
 Interrupt\_Register\_ExtIRQ (*C++ function*), 711  
 Interrupt\_Register\_ExtIRQ\_S (*C++ function*), 714  
 IREGION\_DEBUG\_OFS (*C macro*), 124  
 IREGION\_DPREFETCH\_OFS (*C macro*), 124  
 IREGION\_ECLIC\_OFS (*C macro*), 124  
 IREGION\_IDU\_OFS (*C macro*), 124  
 IREGION\_IINFO\_OFS (*C macro*), 124  
 IREGION\_PL2\_OFS (*C macro*), 124  
 IREGION\_PLIC\_OFS (*C macro*), 124  
 IREGION\_SMP\_OFS (*C macro*), 124  
 IREGION\_TIMER\_OFS (*C macro*), 124  
 IRQ\_COP (*C macro*), 126  
 irq\_entry (*C++ function*), 703  
 irq\_entry\_s (*C++ function*), 702  
 IRQ\_H\_EXT (*C macro*), 126  
 IRQ\_H\_SOFT (*C macro*), 125  
 IRQ\_H\_TIMER (*C macro*), 125  
 IRQ\_HOST (*C macro*), 126  
 IRQ\_M\_EXT (*C macro*), 126  
 IRQ\_M\_SOFT (*C macro*), 125  
 IRQ\_M\_TIMER (*C macro*), 126  
 IRQ\_S\_EXT (*C macro*), 126  
 IRQ\_S\_SOFT (*C macro*), 125  
 IRQ\_S\_TIMER (*C macro*), 125  
 IRQn\_Type (*C++ enum*), 600, 609  
 IRQn\_Type::FirstDeviceSpecificInterrupt\_IRQn (*C++ enumerator*), 601, 610  
 IRQn\_Type::Reserved0\_IRQn (*C++ enumerator*), 600, 609  
 IRQn\_Type::Reserved10\_IRQn (*C++ enumerator*), 601, 610  
 IRQn\_Type::Reserved11\_IRQn (*C++ enumerator*), 601, 610  
 IRQn\_Type::Reserved12\_IRQn (*C++ enumerator*), 601, 610

IRQn\_Type::Reserved13\_IRQn (*C++ enumerator*), 601, 610  
 IRQn\_Type::Reserved14\_IRQn (*C++ enumerator*), 601, 610  
 IRQn\_Type::Reserved15\_IRQn (*C++ enumerator*), 601, 610  
 IRQn\_Type::Reserved16\_IRQn (*C++ enumerator*), 601, 610  
 IRQn\_Type::Reserved1\_IRQn (*C++ enumerator*), 600, 609  
 IRQn\_Type::Reserved2\_IRQn (*C++ enumerator*), 600, 609  
 IRQn\_Type::Reserved3\_IRQn (*C++ enumerator*), 600, 609  
 IRQn\_Type::Reserved4\_IRQn (*C++ enumerator*), 600, 609  
 IRQn\_Type::Reserved5\_IRQn (*C++ enumerator*), 600, 609  
 IRQn\_Type::Reserved6\_IRQn (*C++ enumerator*), 601, 610  
 IRQn\_Type::Reserved7\_IRQn (*C++ enumerator*), 601, 610  
 IRQn\_Type::Reserved8\_IRQn (*C++ enumerator*), 601, 610  
 IRQn\_Type::Reserved9\_IRQn (*C++ enumerator*), 601, 610  
 IRQn\_Type::SOC\_INT\_MAX (*C++ enumerator*), 601, 610  
 IRQn\_Type::SysTimer\_IRQn (*C++ enumerator*), 600, 609  
 IRQn\_Type::SysTimerSW\_IRQn (*C++ enumerator*), 600, 609

ISR, 1301

## L

LOAD\_PAGE\_FAULT (*C macro*), 130

## M

MAX\_SYSTEM\_EXCEPTION\_NUM (*C macro*), 708  
 MCACHE\_CTL\_DC\_DRAM\_ECC\_INJ\_EN (*C macro*), 121  
 MCACHE\_CTL\_DC\_ECC\_CHK\_EN (*C macro*), 121  
 MCACHE\_CTL\_DC\_ECC\_EN (*C macro*), 121  
 MCACHE\_CTL\_DC\_ECC\_EXCP\_EN (*C macro*), 121  
 MCACHE\_CTL\_DC\_EN (*C macro*), 121  
 MCACHE\_CTL\_DC\_RWDECC (*C macro*), 121  
 MCACHE\_CTL\_DC\_RWTECC (*C macro*), 121  
 MCACHE\_CTL\_DC\_TRAM\_ECC\_INJ\_EN (*C macro*), 121  
 MCACHE\_CTL\_IC\_CANCEL\_EN (*C macro*), 121  
 MCACHE\_CTL\_IC\_DRAM\_ECC\_INJ\_EN (*C macro*), 121  
 MCACHE\_CTL\_IC\_ECC\_CHK\_EN (*C macro*), 121  
 MCACHE\_CTL\_IC\_ECC\_EN (*C macro*), 121  
 MCACHE\_CTL\_IC\_ECC\_EXCP\_EN (*C macro*), 121  
 MCACHE\_CTL\_IC\_EN (*C macro*), 121  
 MCACHE\_CTL\_IC\_PF\_EN (*C macro*), 121



MCACHE\_CTL\_IC\_RWDECC (C macro), 121  
 MCACHE\_CTL\_IC\_RWTECC (C macro), 121  
 MCACHE\_CTL\_IC\_SCPD\_MOD (C macro), 121  
 MCACHE\_CTL\_IC\_TRAM\_ECC\_INJ\_EN (C macro), 121  
 MCAUSE\_CAUSE (C macro), 117  
 MCAUSE\_INTR (C macro), 117  
 MCFG\_INFO\_CLIC (C macro), 122  
 MCFG\_INFO\_DCACHE (C macro), 122  
 MCFG\_INFO\_DLM (C macro), 122  
 MCFG\_INFO\_DSP\_N1 (C macro), 122  
 MCFG\_INFO\_DSP\_N2 (C macro), 122  
 MCFG\_INFO\_DSP\_N3 (C macro), 122  
 MCFG\_INFO\_ECC (C macro), 122  
 MCFG\_INFO\_FIO (C macro), 122  
 MCFG\_INFO\_ICACHE (C macro), 122  
 MCFG\_INFO\_ILM (C macro), 122  
 MCFG\_INFO\_IREGION\_EXIST (C macro), 122  
 MCFG\_INFO\_NICE (C macro), 122  
 MCFG\_INFO\_PLIC (C macro), 122  
 MCFG\_INFO\_PPI (C macro), 122  
 MCFG\_INFO\_SMP (C macro), 122  
 MCFG\_INFO\_TEE (C macro), 122  
 MCFG\_INFO\_VP (C macro), 122  
 MCONTROL\_ACTION (C macro), 115  
 MCONTROL\_ACTION\_DEBUG\_EXCEPTION (C macro), 115  
 MCONTROL\_ACTION\_DEBUG\_MODE (C macro), 116  
 MCONTROL\_ACTION\_TRACE\_EMIT (C macro), 116  
 MCONTROL\_ACTION\_TRACE\_START (C macro), 116  
 MCONTROL\_ACTION\_TRACE\_STOP (C macro), 116  
 MCONTROL\_CHAIN (C macro), 115  
 MCONTROL\_DMODE (C macro), 115  
 MCONTROL\_EXECUTE (C macro), 115  
 MCONTROL\_H (C macro), 115  
 MCONTROL\_LOAD (C macro), 115  
 MCONTROL\_M (C macro), 115  
 MCONTROL\_MASKMAX (C macro), 115  
 MCONTROL\_MATCH (C macro), 115  
 MCONTROL\_MATCH\_EQUAL (C macro), 116  
 MCONTROL\_MATCH\_GE (C macro), 116  
 MCONTROL\_MATCH\_LT (C macro), 116  
 MCONTROL\_MATCH\_MASK\_HIGH (C macro), 116  
 MCONTROL\_MATCH\_MASK\_LOW (C macro), 116  
 MCONTROL\_MATCH\_NAPOT (C macro), 116  
 MCONTROL\_S (C macro), 115  
 MCONTROL\_SELECT (C macro), 115  
 MCONTROL\_STORE (C macro), 115  
 MCONTROL\_TIMING (C macro), 115  
 MCONTROL\_TYPE (C macro), 115  
 MCONTROL\_TYPE\_MATCH (C macro), 115  
 MCONTROL\_TYPE\_NONE (C macro), 115  
 MCONTROL\_U (C macro), 115  
 MCOUNTEREN\_CY (C macro), 119  
 MCOUNTEREN\_CY\_SHIFT (C macro), 119  
 MCOUNTEREN\_IR (C macro), 119  
 MCOUNTEREN\_IR\_SHIFT (C macro), 119  
 MCOUNTEREN\_TIME (C macro), 119  
 MCOUNTEREN\_TIME\_SHIFT (C macro), 119  
 MCOUNTINHIBIT\_CY (C macro), 119  
 MCOUNTINHIBIT\_IR (C macro), 119  
 MDCAUSE\_MDCAUSE (C macro), 120  
 MDCFG\_DC\_ECC (C macro), 123  
 MDCFG\_DC\_LSIZE (C macro), 123  
 MDCFG\_DC\_SET (C macro), 123  
 MDCFG\_DC\_WAY (C macro), 123  
 MDCFG\_DLM\_ECC (C macro), 123  
 MDCFG\_DLM\_SIZE (C macro), 123  
 MDLM\_CTL\_DLM\_BPA (C macro), 120  
 MDLM\_CTL\_DLM\_ECC\_CHK\_EN (C macro), 120  
 MDLM\_CTL\_DLM\_ECC\_EN (C macro), 120  
 MDLM\_CTL\_DLM\_ECC\_EXCP\_EN (C macro), 120  
 MDLM\_CTL\_DLM\_ECC\_INJ\_EN (C macro), 120  
 MDLM\_CTL\_DLM\_EN (C macro), 120  
 MDLM\_CTL\_DLM\_RWECC (C macro), 120  
 MECC\_CODE\_CODE (C macro), 123  
 MECC\_CODE\_RAMID (C macro), 123  
 MECC\_CODE\_SRAMID (C macro), 123  
 MECC\_LOCK\_ECC\_LOCK (C macro), 123  
 MENVCFG\_ADUE (C macro), 118  
 MENVCFG\_CBCFE (C macro), 118  
 MENVCFG\_CBIE (C macro), 118  
 MENVCFG\_CBIE\_EN (C macro), 117  
 MENVCFG\_CBIE\_FLUSH (C macro), 117  
 MENVCFG\_CBIE\_INVALID (C macro), 118  
 MENVCFG\_CBZE (C macro), 118  
 MENVCFG\_DTE (C macro), 118  
 MENVCFG\_FIOM (C macro), 118  
 MENVCFG\_LPE (C macro), 118  
 MENVCFG\_PBMTE (C macro), 118  
 MENVCFG\_PMM (C macro), 118  
 MENVCFG\_SSE (C macro), 118  
 MENVCFG\_STCE (C macro), 118  
 MENVCFGH\_ADUE (C macro), 118  
 MENVCFGH\_DTE (C macro), 118  
 MENVCFGH\_PBMTE (C macro), 118  
 MENVCFGH\_STCE (C macro), 118  
 MEVENT\_EN (C macro), 726  
 MFCC\_INIT\_F16 (C macro), 1070  
 MFCC\_INIT\_F32 (C macro), 1068, 1069  
 MFCC\_INIT\_Q15 (C macro), 1072  
 MFCC\_INIT\_Q31 (C macro), 1073, 1074  
 MFIOCFG\_INFO\_FIO\_BPA (C macro), 123  
 MFIOCFG\_INFO\_FIO\_SIZE (C macro), 123  
 MICFG\_IC\_ECC (C macro), 123  
 MICFG\_IC\_LSIZE (C macro), 123  
 MICFG\_IC\_SET (C macro), 122  
 MICFG\_IC\_WAY (C macro), 122  
 MICFG\_ILM\_ECC (C macro), 123  
 MICFG\_ILM\_SIZE (C macro), 123

MICFG\_ILM\_XONLY (*C macro*), 123  
MIE\_HEIE (*C macro*), 117  
MIE\_HSIE (*C macro*), 116  
MIE\_HTIE (*C macro*), 117  
MIE\_MEIE (*C macro*), 117  
MIE\_MSIE (*C macro*), 117  
MIE\_MTIE (*C macro*), 117  
MIE\_SEIE (*C macro*), 117  
MIE\_SSIE (*C macro*), 116  
MIE\_STIE (*C macro*), 117  
MILM\_CTL\_ILM\_BPA (*C macro*), 119  
MILM\_CTL\_ILM\_ECC\_CHK\_EN (*C macro*), 119  
MILM\_CTL\_ILM\_ECC\_EN (*C macro*), 120  
MILM\_CTL\_ILM\_ECC\_EXCP\_EN (*C macro*), 120  
MILM\_CTL\_ILM\_ECC\_INJ\_EN (*C macro*), 120  
MILM\_CTL\_ILM\_EN (*C macro*), 120  
MILM\_CTL\_ILM\_RWECC (*C macro*), 120  
MIP\_HEIP (*C macro*), 116  
MIP\_HSIP (*C macro*), 116  
MIP\_HTIP (*C macro*), 116  
MIP\_MEIP (*C macro*), 116  
MIP\_MSIP (*C macro*), 116  
MIP\_MTIP (*C macro*), 116  
MIP\_SEIP (*C macro*), 116  
MIP\_SSIP (*C macro*), 116  
MIP\_STIP (*C macro*), 116  
MIRGB\_INFO\_IREGION\_SIZE\_BOFS (*C macro*), 123  
MIRGB\_INFO\_IRG\_BASE\_ADDR\_BOFS (*C macro*), 123  
MISALIGNED\_FETCH (*C macro*), 129  
MISALIGNED\_LOAD (*C macro*), 129  
MISALIGNED\_STORE (*C macro*), 130  
MMISC\_CTL\_BPU (*C macro*), 121  
MMISC\_CTL\_CODE\_BUS\_ERR (*C macro*), 120  
MMISC\_CTL\_IMRETURN\_ENABLE (*C macro*), 120  
MMISC\_CTL\_LDSPEC\_ENABLE (*C macro*), 120  
MMISC\_CTL\_MISALIGN (*C macro*), 120  
MMISC\_CTL\_NMI\_CAUSE\_FFF (*C macro*), 120  
MMISC\_CTL\_SIJUMP\_ENABLE (*C macro*), 120  
MMISC\_CTL\_ZC (*C macro*), 121  
MPPICFG\_INFO\_PPI\_BPA (*C macro*), 123  
MPPICFG\_INFO\_PPI\_SIZE (*C macro*), 123  
MSTACK\_CTRL\_MODE (*C macro*), 124  
MSTACK\_CTRL\_OVF\_TRACK\_EN (*C macro*), 124  
MSTACK\_CTRL\_UDF\_EN (*C macro*), 124  
MSTATUS32\_SD (*C macro*), 112  
MSTATUS64\_SD (*C macro*), 112  
MSTATUS\_FS (*C macro*), 112  
MSTATUS\_FS\_CLEAN (*C macro*), 113  
MSTATUS\_FS\_DIRTY (*C macro*), 113  
MSTATUS\_FS\_INITIAL (*C macro*), 113  
MSTATUS\_GVA (*C macro*), 112  
MSTATUS\_HIE (*C macro*), 111  
MSTATUS\_MBE (*C macro*), 112  
MSTATUS\_MIE (*C macro*), 111  
MSTATUS\_MPIE (*C macro*), 112  
MSTATUS\_MPP (*C macro*), 112  
MSTATUS\_MPRV (*C macro*), 112  
MSTATUS\_MPV (*C macro*), 112  
MSTATUS\_MXR (*C macro*), 112  
MSTATUS\_SBE (*C macro*), 112  
MSTATUS\_SIE (*C macro*), 111  
MSTATUS\_SPIE (*C macro*), 111  
MSTATUS\_SPP (*C macro*), 112  
MSTATUS\_SUM (*C macro*), 112  
MSTATUS\_SXL (*C macro*), 112  
MSTATUS\_TSR (*C macro*), 112  
MSTATUS\_TVM (*C macro*), 112  
MSTATUS\_TW (*C macro*), 112  
MSTATUS\_UBE (*C macro*), 112  
MSTATUS\_UIE (*C macro*), 111  
MSTATUS\_UPIE (*C macro*), 111  
MSTATUS\_UXL (*C macro*), 112  
MSTATUS\_VS (*C macro*), 112  
MSTATUS\_VS\_CLEAN (*C macro*), 113  
MSTATUS\_VS\_DIRTY (*C macro*), 113  
MSTATUS\_VS\_INITIAL (*C macro*), 113  
MSTATUS\_XS (*C macro*), 112  
MSTATUSH\_GVA (*C macro*), 113  
MSTATUSH\_MBE (*C macro*), 113  
MSTATUSH\_MPV (*C macro*), 113  
MSTATUSH\_SBE (*C macro*), 113  
MSU\_EVENT\_ENABLE (*C macro*), 726  
MSUBM\_PTyp (*C macro*), 120  
MSUBM\_Typ (*C macro*), 120  
MTVT2\_COMMON\_CODE\_ENTRY (*C macro*), 122  
MTVT2\_MTVT2EN (*C macro*), 122

## N

nmsis\_nn\_activation (*C++ struct*), 1146, 1148  
nmsis\_nn\_bias\_data (*C++ struct*), 1145, 1147  
nmsis\_nn\_bmm\_params (*C++ struct*), 1146, 1148  
nmsis\_nn\_context (*C++ struct*), 1145, 1147  
nmsis\_nn\_conv\_params (*C++ struct*), 1146, 1148  
nmsis\_nn\_dims (*C++ struct*), 1146, 1147  
nmsis\_nn\_dw\_conv\_params (*C++ struct*), 1146, 1148  
nmsis\_nn\_fc\_params (*C++ struct*), 1146, 1148  
nmsis\_nn\_lstm\_context (*C++ struct*), 1146, 1149  
nmsis\_nn\_lstm\_dims (*C++ struct*), 1146, 1147  
nmsis\_nn\_lstm\_gate (*C++ struct*), 1146, 1148  
nmsis\_nn\_lstm\_params (*C++ struct*), 1146, 1148  
nmsis\_nn\_per\_channel\_quant\_params (*C++ struct*), 1146, 1147  
nmsis\_nn\_per\_tensor\_quant\_params (*C++ struct*), 1146, 1148  
nmsis\_nn\_pool\_params (*C++ struct*), 1146, 1148  
nmsis\_nn\_quant\_params (*C++ struct*), 1146, 1148  
nmsis\_nn\_scaling (*C++ struct*), 1146, 1148  
nmsis\_nn\_softmax\_lut\_s16 (*C++ struct*), 1146, 1148

nmsis\_nn\_svdf\_params (C++ struct), 1146, 1148  
 nmsis\_nn\_tile (C++ struct), 1145, 1147  
 nmsis\_nn\_transpose\_conv\_params (C++ struct), 1146, 1148  
 nmsis\_nn\_transpose\_params (C++ struct), 1146, 1148  
 NMSIS\_TEST\_FAIL (C macro), 727  
 NMSIS\_TEST\_PASS (C macro), 727  
 NN, 1301

## P

PLIC\_BASE (C macro), 160  
 PLIC\_CLAIM\_OFFSET (C macro), 160  
 PLIC\_CLAIM\_REGADDR (C macro), 161  
 PLIC\_CLAIM\_SHIFT\_PER\_CONTEXT (C macro), 160  
 PLIC\_ClaimInterrupt (C macro), 633, 634  
 PLIC\_ClaimInterrupt\_S (C macro), 633, 634  
 PLIC\_COMPLETE\_REGADDR (C macro), 161  
 PLIC\_CompleteInterrupt (C macro), 634  
 PLIC\_CompleteInterrupt\_S (C macro), 634  
 PLIC\_DisableInterrupt (C macro), 634, 635  
 PLIC\_DisableInterrupt\_S (C macro), 634, 635  
 PLIC\_ENABLE\_OFFSET (C macro), 160  
 PLIC\_ENABLE\_REGADDR (C macro), 161  
 PLIC\_ENABLE\_SHIFT\_PER\_CONTEXT (C macro), 160  
 PLIC\_EnableInterrupt (C macro), 634, 635  
 PLIC\_EnableInterrupt\_S (C macro), 634, 635  
 PLIC\_GetHartID (C macro), 161  
 PLIC\_GetHartID\_S (C macro), 161  
 PLIC\_GetHartMContextID (C macro), 161  
 PLIC\_GetHartSContextID (C macro), 161  
 PLIC\_GetInterruptEnable (C macro), 634, 635  
 PLIC\_GetInterruptEnable\_S (C macro), 634, 635  
 PLIC\_GetThreshold (C macro), 634, 635  
 PLIC\_GetThreshold\_S (C macro), 634, 635  
 PLIC\_Init (C macro), 633, 634  
 PLIC\_Init\_S (C macro), 633, 634  
 PLIC\_Interrupt\_Init (C++ function), 703  
 PLIC\_PENDING\_OFFSET (C macro), 160  
 PLIC\_PENDING\_REGADDR (C macro), 161  
 PLIC\_PENDING\_SHIFT\_PER\_SOURCE (C macro), 160  
 PLIC\_PRIORITY\_OFFSET (C macro), 160  
 PLIC\_PRIORITY\_REGADDR (C macro), 161  
 PLIC\_PRIORITY\_SHIFT\_PER\_SOURCE (C macro), 160  
 PLIC\_Register\_IRQ (C++ function), 705  
 PLIC\_Register\_IRQ\_S (C++ function), 705  
 PLIC\_SetThreshold (C macro), 634, 635  
 PLIC\_SetThreshold\_S (C macro), 634, 635  
 PLIC\_THRESHOLD\_OFFSET (C macro), 160  
 PLIC\_THRESHOLD\_REGADDR (C macro), 161  
 PLIC\_THRESHOLD\_SHIFT\_PER\_CONTEXT (C macro), 160  
 pma\_config (C++ struct), 665, 671  
 PMA\_REGION\_DIS (C macro), 665, 666  
 PMA\_REGION\_ENA (C macro), 665, 666

PMA\_REGION\_TYPE\_CA (C macro), 665, 666  
 PMA\_REGION\_TYPE\_DEV (C macro), 665, 666  
 PMA\_REGION\_TYPE\_NC (C macro), 665, 666  
 PMA\_REGION\_TYPE\_SECSHARE (C macro), 665, 666  
 PMP\_A (C macro), 127  
 PMP\_A\_NA4 (C macro), 127  
 PMP\_A\_NAPOT (C macro), 127  
 PMP\_A\_TOR (C macro), 127  
 pmp\_config (C++ struct), 657, 659  
 PMP\_COUNT (C macro), 127  
 PMP\_L (C macro), 127  
 PMP\_R (C macro), 127  
 PMP\_SHIFT (C macro), 127  
 PMP\_W (C macro), 127  
 PMP\_X (C macro), 127  
 PRV\_H (C macro), 124  
 PRV\_M (C macro), 124  
 PRV\_S (C macro), 124  
 PRV\_U (C macro), 124  
 PTE\_A (C macro), 128  
 PTE\_D (C macro), 128  
 PTE\_G (C macro), 128  
 PTE\_PPN\_SHIFT (C macro), 128  
 PTE\_R (C macro), 128  
 PTE\_SOFT (C macro), 128  
 PTE\_TABLE (C macro), 129  
 PTE\_U (C macro), 128  
 PTE\_V (C macro), 128  
 PTE\_W (C macro), 128  
 PTE\_X (C macro), 128

## Q

q15\_t (C++ type), 1131  
 q31\_t (C++ type), 1131  
 q63\_t (C++ type), 1131  
 q7\_t (C++ type), 1131

## R

READ\_CYCLE (C macro), 720  
 READ\_HPM\_COUNTER (C macro), 726  
 realCoefA (C++ member), 1096, 1097  
 realCoefAQ31 (C++ member), 1096, 1097  
 realCoefB (C++ member), 1096, 1097  
 realCoefBQ31 (C++ member), 1096, 1097  
 RESTORE\_FPU\_CONTEXT (C macro), 656  
 RESTORE\_IRQ\_CSR\_CONTEXT (C macro), 606, 608  
 RESTORE\_IRQ\_CSR\_CONTEXT\_S (C macro), 606, 609  
 RFFTINIT\_Q15 (C macro), 1082  
 RFFTINIT\_Q31 (C macro), 1089  
 riscv\_absmax\_f16 (C++ function), 956  
 riscv\_absmax\_f32 (C++ function), 956  
 riscv\_absmax\_no\_idx\_f16 (C++ function), 956, 957  
 riscv\_absmax\_no\_idx\_f32 (C++ function), 956, 957  
 riscv\_absmax\_no\_idx\_q15 (C++ function), 956, 957

riscv\_absmax\_no\_idx\_q31 (C++ function), 956, 958  
 riscv\_absmax\_no\_idx\_q7 (C++ function), 956, 958  
 riscv\_absmax\_q15 (C++ function), 956, 958  
 riscv\_absmax\_q31 (C++ function), 956, 958  
 riscv\_absmax\_q7 (C++ function), 956, 958  
 riscv\_absmin\_f16 (C++ function), 959, 960  
 riscv\_absmin\_f32 (C++ function), 959, 960  
 riscv\_absmin\_no\_idx\_f16 (C++ function), 959, 960  
 riscv\_absmin\_no\_idx\_f32 (C++ function), 959, 960  
 riscv\_absmin\_no\_idx\_q15 (C++ function), 959, 961  
 riscv\_absmin\_no\_idx\_q31 (C++ function), 959, 961  
 riscv\_absmin\_no\_idx\_q7 (C++ function), 959, 961  
 riscv\_and\_u8 (C++ function), 755, 756  
 riscv\_atan2\_q15 (C++ function), 815, 816  
 riscv\_avepool\_q7\_HWC (C++ function), 1239, 1242  
 riscv\_avgpool\_s16 (C++ function), 1238, 1239  
 riscv\_avgpool\_s16\_get\_buffer\_size (C++ function), 1237, 1238  
 riscv\_avgpool\_s16\_get\_buffer\_size\_dsp (C++ function), 1237, 1238  
 riscv\_avgpool\_s8 (C++ function), 1238, 1240  
 riscv\_avgpool\_s8\_get\_buffer\_size (C++ function), 1237, 1238  
 riscv\_avgpool\_s8\_get\_buffer\_size\_dsp (C++ function), 1237, 1238  
 riscv\_batch\_matmul\_s16 (C++ function), 1220, 1223  
 riscv\_batch\_matmul\_s8 (C++ function), 1220, 1224  
 riscv\_bilinear\_interp\_f16 (C++ function), 909, 910  
 riscv\_bilinear\_interp\_f32 (C++ function), 909, 910  
 riscv\_bilinear\_interp\_q15 (C++ function), 909, 910  
 riscv\_bilinear\_interp\_q31 (C++ function), 909, 910  
 riscv\_bilinear\_interp\_q7 (C++ function), 909, 910  
 riscv\_cfft\_init\_f32 (C++ function), 1033  
 riscv\_cfft\_radix4\_q15 (C++ function), 1047, 1056  
 riscv\_cfft\_radix4\_q31 (C++ function), 1047, 1056  
 riscv\_concatenation\_s8\_w (C++ function), 1156  
 riscv\_concatenation\_s8\_x (C++ function), 1156, 1157  
 riscv\_concatenation\_s8\_y (C++ function), 1156, 1157  
 riscv\_concatenation\_s8\_z (C++ function), 1156, 1158  
 riscv\_convolve\_1\_x\_n\_s4 (C++ function), 1169, 1181  
 riscv\_convolve\_1\_x\_n\_s4\_get\_buffer\_size (C++ function), 1159, 1163  
 riscv\_convolve\_1\_x\_n\_s8 (C++ function), 1170, 1182  
 riscv\_convolve\_1\_x\_n\_s8\_get\_buffer\_size (C++ function), 1160, 1164  
 riscv\_convolve\_1x1\_HWC\_q7\_fast\_nonsquare (C++ function), 1170, 1183  
 riscv\_convolve\_1x1\_s4 (C++ function), 1170, 1185  
 riscv\_convolve\_1x1\_s4\_fast (C++ function), 1171, 1186  
 riscv\_convolve\_1x1\_s4\_fast\_get\_buffer\_size (C++ function), 1159, 1163  
 riscv\_convolve\_1x1\_s8 (C++ function), 1171, 1187  
 riscv\_convolve\_1x1\_s8\_fast (C++ function), 1171, 1188  
 riscv\_convolve\_1x1\_s8\_fast\_get\_buffer\_size (C++ function), 1160, 1165  
 riscv\_convolve\_even\_s4 (C++ function), 1171, 1189  
 riscv\_convolve\_HWC\_q15\_basic (C++ function), 1172, 1189  
 riscv\_convolve\_HWC\_q15\_fast (C++ function), 1172, 1190  
 riscv\_convolve\_HWC\_q15\_fast\_nonsquare (C++ function), 1172, 1191  
 riscv\_convolve\_HWC\_q7\_basic (C++ function), 1173, 1193  
 riscv\_convolve\_HWC\_q7\_basic\_nonsquare (C++ function), 1173, 1194  
 riscv\_convolve\_HWC\_q7\_fast (C++ function), 1173, 1195  
 riscv\_convolve\_HWC\_q7\_fast\_nonsquare (C++ function), 1174, 1196  
 riscv\_convolve\_HWC\_q7\_RGB (C++ function), 1174, 1197  
 riscv\_convolve\_s16 (C++ function), 1174, 1198  
 riscv\_convolve\_s16\_get\_buffer\_size (C++ function), 1159, 1162  
 riscv\_convolve\_s4 (C++ function), 1174, 1199  
 riscv\_convolve\_s4\_get\_buffer\_size (C++ function), 1159, 1163  
 riscv\_convolve\_s8 (C++ function), 1175, 1200  
 riscv\_convolve\_s8\_get\_buffer\_size (C++ function), 1160, 1164  
 riscv\_convolve\_wrapper\_s16 (C++ function), 1175, 1201  
 riscv\_convolve\_wrapper\_s16\_get\_buffer\_size (C++ function), 1159, 1162  
 riscv\_convolve\_wrapper\_s16\_get\_buffer\_size\_dsp (C++ function), 1159, 1162  
 riscv\_convolve\_wrapper\_s4 (C++ function), 1175, 1202  
 riscv\_convolve\_wrapper\_s4\_get\_buffer\_size (C++ function), 1159, 1163  
 riscv\_convolve\_wrapper\_s4\_get\_buffer\_size\_dsp (C++ function), 1160, 1164  
 riscv\_convolve\_wrapper\_s8 (C++ function), 1175, 1202  
 riscv\_convolve\_wrapper\_s8\_get\_buffer\_size (C++ function), 1160, 1165

---

riscv_convolve_wrapper_s8_get_buffer_size_dsp	riscv_elementwise_mul_s16_batch_offset	(C++ function), 1160, 1165	function), 1151, 1154
riscv_depthwise_conv_3x3_s8	riscv_elementwise_mul_s16_s8	(C++ function), 1176, 1203	(C++ function), 1279
riscv_depthwise_conv_fast_s16	riscv_elementwise_mul_s8	(C++ function), 1176, 1204	(C++ function), 1151, 1155
riscv_depthwise_conv_fast_s16_get_buffer_size	riscv_fir_decimate_fast_q15	(C++ function), 1160, 1165	(C++ function), 863, 866
riscv_depthwise_conv_s16	riscv_fully_connected_mat_q7_vec_q15	(C++ function), 1176, 1205	(C++ function), 1220, 1224
riscv_depthwise_conv_s4	riscv_fully_connected_mat_q7_vec_q15_opt	(C++ function), 1177, 1206	(C++ function), 1220, 1225
riscv_depthwise_conv_s4_opt	riscv_fully_connected_per_channel_s8	(C++ function), 1177, 1207	(C++ function), 1220, 1226
riscv_depthwise_conv_s4_opt_get_buffer_size	riscv_fully_connected_q15	(C++ function), 1161, 1166	(C++ function), 1221, 1228
riscv_depthwise_conv_s8	riscv_fully_connected_q15_opt	(C++ function), 1178, 1208	(C++ function), 1221, 1228
riscv_depthwise_conv_s8_opt	riscv_fully_connected_q7	(C++ function), 1178, 1209	(C++ function), 1221, 1229
riscv_depthwise_conv_s8_opt_get_buffer_size	riscv_fully_connected_q7_opt	(C++ function), 1161, 1168	(C++ function), 1221, 1230
riscv_depthwise_conv_s8_opt_get_buffer_size_dsp	riscv_fully_connected_s16	(C++ function), 1161, 1167	(C++ function), 1221, 1231
riscv_depthwise_conv_wrapper_s16	riscv_fully_connected_s16_get_buffer_size	(C++ function), 1178, 1209	(C++ function), 1219
riscv_depthwise_conv_wrapper_s16_get_buffer_size	riscv_fully_connected_s16_get_buffer_size_dsp	(C++ function), 1160, 1166	(C++ function), 1219
riscv_depthwise_conv_wrapper_s16_get_buffer_size_dsp	riscv_fully_connected_s4	(C++ function), 1160, 1166	(C++ function), 1222, 1232
riscv_depthwise_conv_wrapper_s4	riscv_fully_connected_s8	(C++ function), 1178, 1211	(C++ function), 1222, 1233
riscv_depthwise_conv_wrapper_s4_get_buffer_size	riscv_fully_connected_s8_get_buffer_size	(C++ function), 1161, 1167	(C++ function), 1219
riscv_depthwise_conv_wrapper_s4_get_buffer_size_dsp	riscv_fully_connected_s8_get_buffer_size_dsp	(C++ function), 1161, 1167	(C++ function), 1219
riscv_depthwise_conv_wrapper_s8	riscv_fully_connected_wrapper_s8	(C++ function), 1179, 1211	(C++ function), 1222, 1234
riscv_depthwise_conv_wrapper_s8_get_buffer_size	riscv_linear_interp_f16	(C++ function), 1161, 1168	(C++ function), 911, 912
riscv_depthwise_conv_wrapper_s8_get_buffer_size_dsp	riscv_linear_interp_f32	(C++ function), 1161, 1168	(C++ function), 911, 912
riscv_depthwise_separable_conv_HWC_q7	riscv_linear_interp_q15	(C++ function), 1179, 1213	(C++ function), 911, 913
riscv_depthwise_separable_conv_HWC_q7_nonsquare	riscv_linear_interp_q31	(C++ function), 1179, 1214	(C++ function), 911, 913
riscv_elementwise_add_s16	riscv_linear_interp_q7	(C++ function), 1151, 1152	(C++ function), 911, 913
riscv_elementwise_add_s8	riscv_lstm_unidirectional_s16	(C++ function), 1151, 1153	(C++ function), 1236
riscv_elementwise_mul_acc_s16	riscv_lstm_unidirectional_s8	(C++ function), 1151, 1153	(C++ function), 1236
riscv_elementwise_mul_s16	riscv_mat_init_q7	(C++ function), 1151, 1154	(C++ function), 927, 929
	riscv_mat_solve_lower_triangular_f16		(C++ function), 929, 931
	riscv_mat_solve_lower_triangular_f32		(C++ function), 929, 931
	riscv_mat_solve_upper_triangular_f16		(C++ function), 929, 932



`riscv_mat_solve_upper_triangular_f32` (C++ function), 930, 932  
`riscv_max_pool_s16` (C++ function), 1239, 1240  
`riscv_max_pool_s8` (C++ function), 1239, 1241  
`riscv_maxpool_q7_HWC` (C++ function), 1239, 1241  
`riscv_nmsis_nn_status` (C++ enum), 1145, 1147  
`riscv_nmsis_nn_status::RISC_V_NMSIS_NN_ARG_ERROR` (C++ enumerator), 1145, 1147  
`riscv_nmsis_nn_status::RISC_V_NMSIS_NN_FAILURE` (C++ enumerator), 1145, 1147  
`riscv_nmsis_nn_status::RISC_V_NMSIS_NN_NO_IMPL_ERROR` (C++ enumerator), 1145, 1147  
`riscv_nmsis_nn_status::RISC_V_NMSIS_NN_SUCCESS` (C++ enumerator), 1145, 1147  
`riscv_nn_accumulate_q7_to_q15` (C++ function), 1280  
`riscv_nn_activation_s16` (C++ function), 1149  
`riscv_nn_activation_type` (C++ enum), 1145, 1147  
`riscv_nn_activation_type::RISC_V_SIGMOID` (C++ enumerator), 1145, 1147  
`riscv_nn_activation_type::RISC_V_TANH` (C++ enumerator), 1145, 1147  
`riscv_nn_activations_direct_q15` (C++ function), 1149  
`riscv_nn_activations_direct_q7` (C++ function), 1149, 1150  
`riscv_nn_add_q7` (C++ function), 1280  
`riscv_nn_copy_q15` (C++ function), 1282  
`riscv_nn_copy_q7` (C++ function), 1282  
`riscv_nn_depthwise_conv_nt_t_padded_s8` (C++ function), 1254, 1257  
`riscv_nn_depthwise_conv_nt_t_s16` (C++ function), 1254, 1258  
`riscv_nn_depthwise_conv_nt_t_s4` (C++ function), 1254, 1259  
`riscv_nn_depthwise_conv_nt_t_s8` (C++ function), 1254, 1260  
`riscv_nn_double` (C++ struct), 1252, 1253  
`riscv_nn_fill_q15` (C++ function), 1282  
`riscv_nn_fill_q7` (C++ function), 1282, 1283  
`riscv_nn_long_long` (C++ union), 1252, 1253  
`riscv_nn_long_long::long_long` (C++ member), 1252, 1254  
`riscv_nn_long_long::word` (C++ member), 1252, 1254  
`riscv_nn_lstm_calculate_gate_s16` (C++ function), 1269, 1270  
`riscv_nn_lstm_calculate_gate_s8_s16` (C++ function), 1269, 1270  
`riscv_nn_lstm_step_s16` (C++ function), 1269, 1270  
`riscv_nn_lstm_step_s8` (C++ function), 1269, 1271  
`riscv_nn_mat_mul_core_1x_s4` (C++ function), 1254, 1261  
`riscv_nn_mat_mul_core_1x_s8` (C++ function), 1255, 1262  
`riscv_nn_mat_mul_core_4x_s8` (C++ function), 1255, 1262  
`riscv_nn_mat_mult_kernel_s16` (C++ function), 1254, 1256  
`riscv_nn_mat_mult_nt_interleaved_t_even_s4` (C++ function), 1255, 1263  
`riscv_nn_mat_mult_nt_t_s16` (C++ function), 1255, 1264  
`riscv_nn_mat_mult_nt_t_s4` (C++ function), 1255, 1265  
`riscv_nn_mat_mult_nt_t_s8` (C++ function), 1256, 1266  
`riscv_nn_mat_mult_nt_t_s8_s32` (C++ function), 1256, 1267  
`riscv_nn_mult_q15` (C++ function), 1280, 1281  
`riscv_nn_mult_q7` (C++ function), 1280, 1281  
`riscv_nn_softmax_common_s8` (C++ function), 1278, 1279  
`riscv_nn_transpose_conv_row_s8_s32` (C++ function), 1256, 1268  
`riscv_nn_vec_mat_mul_result_acc_s16` (C++ function), 1272, 1274  
`riscv_nn_vec_mat_mul_result_acc_s8_s16` (C++ function), 1269, 1271  
`riscv_nn_vec_mat_mult_t_per_ch_s8` (C++ function), 1272, 1274  
`riscv_nn_vec_mat_mult_t_s16` (C++ function), 1273, 1275  
`riscv_nn_vec_mat_mult_t_s16_s16` (C++ function), 1273, 1276  
`riscv_nn_vec_mat_mult_t_s4` (C++ function), 1273, 1276  
`riscv_nn_vec_mat_mult_t_s8` (C++ function), 1273, 1277  
`riscv_nn_vec_mat_mult_t_svd_s8` (C++ function), 1273, 1278  
`riscv_nnword` (C++ union), 1252, 1253  
`riscv_nnword::bytes` (C++ member), 1252, 1253  
`riscv_nnword::half_words` (C++ member), 1252, 1253  
`riscv_nnword::word` (C++ member), 1252, 1253  
`riscv_pad_s8` (C++ function), 1237  
`riscv_pid_instance_f32` (C++ struct), 791, 795  
`riscv_pid_instance_q15` (C++ struct), 791, 794  
`riscv_pid_instance_q31` (C++ struct), 791, 795  
`riscv_q7_to_q15_with_offset` (C++ function), 1283  
`riscv_relu6_s8` (C++ function), 1149, 1150  
`riscv_relu_q15` (C++ function), 1149, 1150  
`riscv_relu_q7` (C++ function), 1149, 1150  
`riscv_reshape_s8` (C++ function), 1243  
`riscv_scale_q31` (C++ function), 770, 771  
`riscv_softmax_q15` (C++ function), 1243, 1244  
`riscv_softmax_q7` (C++ function), 1243, 1244

- riscv\_softmax\_s16 (C++ function), 1243, 1244  
 riscv\_softmax\_s8 (C++ function), 1243, 1245  
 riscv\_softmax\_s8\_s16 (C++ function), 1243, 1245  
 riscv\_softmax\_u8 (C++ function), 1243, 1246  
 riscv\_softmax\_with\_batch\_q7 (C++ function), 1243, 1246  
 riscv\_sqrt\_q15 (C++ function), 823  
 riscv\_sqrt\_q31 (C++ function), 823  
 riscv\_status (C++ enum), 1130, 1132  
 riscv\_status::RISC\_V\_MATH\_ARGUMENT\_ERROR (C++ enumerator), 1130, 1132  
 riscv\_status::RISC\_V\_MATH\_DECOMPOSITION\_FAILURE (C++ enumerator), 1130, 1132  
 riscv\_status::RISC\_V\_MATH\_LENGTH\_ERROR (C++ enumerator), 1130, 1132  
 riscv\_status::RISC\_V\_MATH\_NANINF (C++ enumerator), 1130, 1132  
 riscv\_status::RISC\_V\_MATH\_SINGULAR (C++ enumerator), 1130, 1132  
 riscv\_status::RISC\_V\_MATH\_SIZE\_MISMATCH (C++ enumerator), 1130, 1132  
 riscv\_status::RISC\_V\_MATH\_SUCCESS (C++ enumerator), 1130, 1132  
 riscv\_status::RISC\_V\_MATH\_TEST\_FAILURE (C++ enumerator), 1130, 1132  
 riscv\_svd\_s8 (C++ function), 1247, 1248  
 riscv\_svd\_s8\_get\_buffer\_size (C++ function), 1247  
 riscv\_svd\_s8\_get\_buffer\_size\_dsp (C++ function), 1247  
 riscv\_svd\_s8\_get\_buffer\_size\_mve (C++ function), 1247  
 riscv\_svd\_state\_s16\_s8 (C++ function), 1247, 1249  
 riscv\_transpose\_conv\_s8 (C++ function), 1180, 1216  
 riscv\_transpose\_conv\_s8\_get\_buffer\_size (C++ function), 1161, 1169  
 riscv\_transpose\_conv\_s8\_get\_reverse\_conv\_buffer\_size (C++ function), 1161, 1169  
 riscv\_transpose\_conv\_wrapper\_s8 (C++ function), 1180, 1217  
 riscv\_transpose\_s8 (C++ function), 1250, 1251  
 riscv\_transpose\_s8\_default (C++ function), 1250, 1251  
 riscv\_transpose\_s8\_nhcw (C++ function), 1250, 1251  
 riscv\_vector\_sum\_s8 (C++ function), 1222, 1235  
 riscv\_vector\_sum\_s8\_s64 (C++ function), 1222, 1235  
 riscvBitRevTable (C++ member), 1015, 1018  
 rv\_csr\_t (C++ type), 132  
 rv\_fpu\_t (C++ type), 656
- S**  
 SATP32\_ASID (C macro), 125  
 SATP32\_MODE (C macro), 125  
 SATP32\_PPN (C macro), 125  
 SATP64\_ASID (C macro), 125  
 SATP64\_MODE (C macro), 125  
 SATP64\_PPN (C macro), 125  
 SATP\_MODE\_OFF (C macro), 125  
 SATP\_MODE\_SV32 (C macro), 125  
 SATP\_MODE\_SV39 (C macro), 125  
 SATP\_MODE\_SV48 (C macro), 125  
 SATP\_MODE\_SV57 (C macro), 125  
 SATP\_MODE\_SV64 (C macro), 125  
 SAVE\_FPU\_CONTEXT (C macro), 655  
 SAVE\_IRQ\_CSR\_CONTEXT (C macro), 605, 608  
 SAVE\_IRQ\_CSR\_CONTEXT\_S (C macro), 606, 608  
 SCAUSE\_CAUSE (C macro), 117  
 SCAUSE\_INTR (C macro), 117  
 SENVCFG\_CBCFE (C macro), 119  
 SENVCFG\_CBIE (C macro), 119  
 SENVCFG\_CBIE\_EN (C macro), 118  
 SENVCFG\_CBIE\_FLUSH (C macro), 118  
 SENVCFG\_CBIE\_INVALID (C macro), 118  
 SENVCFG\_CBZE (C macro), 119  
 SENVCFG\_FIOM (C macro), 118  
 SENVCFG\_LPE (C macro), 118  
 SENVCFG\_PMM (C macro), 119  
 SENVCFG\_SSE (C macro), 119  
 SEVENT\_EN (C macro), 726  
 SIE\_SEIE (C macro), 117  
 SIE\_SSIE (C macro), 117  
 SIE\_STIE (C macro), 117  
 SIP\_SEIP (C macro), 117  
 SIP\_SSIP (C macro), 117  
 SIP\_STIP (C macro), 117  
 SLEEPVALUE\_SLEEPVALUE (C macro), 119  
 SMP\_CTRLREG (C macro), 702  
 SMPU\_A (C macro), 128  
 SMPU\_A\_NA4 (C macro), 128  
 SMPU\_A\_NAPOT (C macro), 128  
 SMPU\_A\_TOR (C macro), 128  
 smpu\_config (C++ type), 660, 661  
 SMPU\_R (C macro), 128  
 SMPU\_S (C macro), 128  
 SMPU\_SHIFT (C macro), 128  
 SMPU\_W (C macro), 128  
 SMPU\_X (C macro), 128  
 SPMP\_A (C macro), 127  
 SPMP\_A\_NA4 (C macro), 127  
 SPMP\_A\_NAPOT (C macro), 127  
 SPMP\_A\_TOR (C macro), 127  
 spmp\_config (C++ struct), 660, 664  
 SPMP\_COUNT (C macro), 128  
 SPMP\_L (C macro), 127

SPMP\_R (C macro), 127  
 SPMP\_SHIFT (C macro), 128  
 SPMP\_U (C macro), 127  
 SPMP\_W (C macro), 127  
 SPMP\_X (C macro), 127  
 SSTATUS32\_SD (C macro), 114  
 SSTATUS64\_SD (C macro), 114  
 SSTATUS\_FS (C macro), 113  
 SSTATUS\_MXR (C macro), 113  
 SSTATUS\_SIE (C macro), 113  
 SSTATUS\_SPIE (C macro), 113  
 SSTATUS\_SPP (C macro), 113  
 SSTATUS\_SUM (C macro), 113  
 SSTATUS\_UBE (C macro), 113  
 SSTATUS\_UIE (C macro), 113  
 SSTATUS\_UPIE (C macro), 113  
 SSTATUS\_UXL (C macro), 114  
 SSTATUS\_VS (C macro), 113  
 SSTATUS\_XS (C macro), 113  
 STORE\_PAGE\_FAULT (C macro), 130  
 system\_core\_interrupt\_handler (C++ member), 716  
 system\_core\_interrupt\_handler\_s (C++ member), 716  
 SYSTEM\_CORE\_INTNUM (C macro), 708  
 system\_default\_exception\_handler (C++ function), 715  
 system\_default\_exception\_handler\_s (C++ function), 715  
 system\_default\_interrupt\_handler (C++ function), 710  
 system\_default\_interrupt\_handler\_s (C++ function), 710  
 system\_mmode\_extirq\_handler (C++ function), 709  
 system\_smode\_extirq\_handler (C++ function), 710  
 SystemBannerPrint (C++ function), 703  
 SystemCoreClock (C++ member), 707  
 SystemCoreClockUpdate (C++ function), 702  
 SystemCoreInterruptHandlers (C++ member), 715  
 SystemCoreInterruptHandlers\_S (C++ member), 716  
 SystemExceptionHandler (C++ member), 715  
 SystemExceptionHandler\_S (C++ member), 716  
 SystemInit (C++ function), 702  
 SystemMExtInterruptHandlers (C++ member), 715  
 SystemSExtInterruptHandlers (C++ member), 716  
 SysTimer (C macro), 163  
 SysTimer\_BASE (C macro), 163  
 SysTimer\_CLINT\_MSIP\_BASE (C macro), 163  
 SysTimer\_CLINT\_MSIP\_OFS (C macro), 162  
 SysTimer\_CLINT\_MTIME\_BASE (C macro), 163  
 SysTimer\_CLINT\_MTIME\_OFS (C macro), 163  
 SysTimer\_CLINT\_MTIMECMP\_BASE (C macro), 163  
 SysTimer\_CLINT\_MTIMECMP\_OFS (C macro), 163

SysTimer\_CLINT\_SSIP\_BASE (C macro), 163  
 SysTimer\_CLINT\_SSIP\_OFS (C macro), 163  
 SysTimer\_GetHartID (C macro), 578, 579  
 SysTimer\_GetHartID\_S (C macro), 578, 579  
 SysTimer\_MSFRST\_KEY (C macro), 162  
 SysTimer\_MSFRST\_Msk (C macro), 162  
 SysTimer\_MSIP\_MSIP\_Msk (C macro), 162  
 SysTimer\_MSIP\_MSIP\_Pos (C macro), 162  
 SysTimer\_MSIP\_Msk (C macro), 162  
 SysTimer\_MTIMECTL\_CLKSRC\_Msk (C macro), 162  
 SysTimer\_MTIMECTL\_CLKSRC\_Pos (C macro), 162  
 SysTimer\_MTIMECTL\_CMPCLREN\_Msk (C macro), 161  
 SysTimer\_MTIMECTL\_CMPCLREN\_Pos (C macro), 161  
 SysTimer\_MTIMECTL\_HDBG\_Msk (C macro), 162  
 SysTimer\_MTIMECTL\_HDBG\_Pos (C macro), 162  
 SysTimer\_MTIMECTL\_Msk (C macro), 162  
 SysTimer\_MTIMECTL\_TIMESTOP\_Msk (C macro), 161  
 SysTimer\_MTIMECTL\_TIMESTOP\_Pos (C macro), 161  
 SysTimer\_MTIMER\_Msk (C macro), 162  
 SysTimer\_MTIMERCOMP\_Msk (C macro), 162  
 SysTimer\_SSIP\_SSIP\_Msk (C macro), 162  
 SysTimer\_SSIP\_SSIP\_Pos (C macro), 162  
 SysTimer\_Type (C++ struct), 163

## T

T\_UINT16\_READ (C++ member), 74  
 T\_UINT16\_WRITE (C++ member), 74  
 T\_UINT32\_READ (C++ member), 74  
 T\_UINT32\_WRITE (C++ member), 74  
 Trap\_Init (C++ function), 707  
 twiddleCoef\_1024 (C++ member), 1016, 1021  
 twiddleCoef\_1024\_q15 (C++ member), 1016, 1026  
 twiddleCoef\_1024\_q31 (C++ member), 1016, 1023  
 twiddleCoef\_128 (C++ member), 1015, 1020  
 twiddleCoef\_128\_q15 (C++ member), 1016, 1025  
 twiddleCoef\_128\_q31 (C++ member), 1016, 1023  
 twiddleCoef\_16 (C++ member), 1015, 1020  
 twiddleCoef\_16\_q15 (C++ member), 1016, 1024  
 twiddleCoef\_16\_q31 (C++ member), 1016, 1022  
 twiddleCoef\_2048 (C++ member), 1016, 1021  
 twiddleCoef\_2048\_q15 (C++ member), 1016, 1026  
 twiddleCoef\_2048\_q31 (C++ member), 1016, 1024  
 twiddleCoef\_256 (C++ member), 1015, 1021  
 twiddleCoef\_256\_q15 (C++ member), 1016, 1025  
 twiddleCoef\_256\_q31 (C++ member), 1016, 1023  
 twiddleCoef\_32 (C++ member), 1015, 1020  
 twiddleCoef\_32\_q15 (C++ member), 1016, 1024  
 twiddleCoef\_32\_q31 (C++ member), 1016, 1022  
 twiddleCoef\_4096 (C++ member), 1016, 1022  
 twiddleCoef\_4096\_q15 (C++ member), 1017, 1026  
 twiddleCoef\_4096\_q31 (C++ member), 1016, 1024  
 twiddleCoef\_512 (C++ member), 1016, 1021  
 twiddleCoef\_512\_q15 (C++ member), 1016, 1026  
 twiddleCoef\_512\_q31 (C++ member), 1016, 1023



twiddleCoef\_64 (C++ member), 1015, 1020  
 twiddleCoef\_64\_q15 (C++ member), 1016, 1025  
 twiddleCoef\_64\_q31 (C++ member), 1016, 1022  
 twiddleCoefF16\_1024 (C++ member), 1017, 1028  
 twiddleCoefF16\_128 (C++ member), 1017, 1027  
 twiddleCoefF16\_16 (C++ member), 1017, 1027  
 twiddleCoefF16\_2048 (C++ member), 1017, 1028  
 twiddleCoefF16\_256 (C++ member), 1017, 1027  
 twiddleCoefF16\_32 (C++ member), 1017, 1027  
 twiddleCoefF16\_4096 (C++ member), 1017, 1028  
 twiddleCoefF16\_512 (C++ member), 1017, 1028  
 twiddleCoefF16\_64 (C++ member), 1017, 1027  
 twiddleCoefF16\_rfft\_1024 (C++ member), 1017, 1029  
 twiddleCoefF16\_rfft\_128 (C++ member), 1017, 1029  
 twiddleCoefF16\_rfft\_2048 (C++ member), 1017, 1029  
 twiddleCoefF16\_rfft\_256 (C++ member), 1017, 1029  
 twiddleCoefF16\_rfft\_32 (C++ member), 1017, 1029  
 twiddleCoefF16\_rfft\_4096 (C++ member), 1017, 1029  
 twiddleCoefF16\_rfft\_512 (C++ member), 1017, 1029  
 twiddleCoefF16\_rfft\_64 (C++ member), 1017, 1029  
 twiddleCoefF64\_1024 (C++ member), 1015, 1019  
 twiddleCoefF64\_128 (C++ member), 1015, 1018  
 twiddleCoefF64\_16 (C++ member), 1015, 1018  
 twiddleCoefF64\_2048 (C++ member), 1015, 1019  
 twiddleCoefF64\_256 (C++ member), 1015, 1019  
 twiddleCoefF64\_32 (C++ member), 1015, 1018  
 twiddleCoefF64\_4096 (C++ member), 1015, 1020  
 twiddleCoefF64\_512 (C++ member), 1015, 1019  
 twiddleCoefF64\_64 (C++ member), 1015, 1018  
 TXEVT\_TXEVT (C macro), 119

## U

UCODE\_OV (C macro), 119  
 UEVENT\_EN (C macro), 726  
 USER\_ECALL (C macro), 130  
 USTATUS\_UIE (C macro), 114  
 USTATUS\_UPIE (C macro), 114

## V

vector\_base (C++ member), 708  
 VM\_MBARE (C macro), 124  
 VM\_MBB (C macro), 124  
 VM\_MBBID (C macro), 125  
 VM\_SV32 (C macro), 125  
 VM\_SV39 (C macro), 125  
 VM\_SV48 (C macro), 125

## W

Weights\_128 (C++ member), 1060, 1061  
 Weights\_2048 (C++ member), 1060, 1061  
 Weights\_512 (C++ member), 1060, 1061  
 Weights\_8192 (C++ member), 1060, 1061  
 WeightsQ31\_128 (C++ member), 1060, 1061  
 WeightsQ31\_2048 (C++ member), 1060, 1062  
 WeightsQ31\_512 (C++ member), 1060, 1062  
 WeightsQ31\_8192 (C++ member), 1060, 1062  
 WFE\_WFE (C macro), 119  
 WFI\_SleepMode\_Type (C++ enum), 164, 167  
 WFI\_SleepMode\_Type::WFI\_DEEP\_SLEEP (C++ enumerator), 164, 167  
 WFI\_SleepMode\_Type::WFI\_SHALLOW\_SLEEP (C++ enumerator), 164, 167

## X

x\_exc\_entry (C macro), 131  
 x\_irq\_entry (C macro), 131  
 XIP, 1301  
 XRET (C macro), 131  
 XSTATUS\_XIE (C macro), 131