

# NMSIS Release 1.3.0

Nuclei

# **CONTENTS:**

1	Nucl	ei MCU	Software Interface Standard(NMSIS)
	1.1	About 1	NMSIS
	1.2	<b>NMSIS</b>	Components
	1.3	<b>NMSIS</b>	Design
	1.4	How to	Access
	1.5	Coding	Rules
	1.6	Validati	on
	1.7	License	3
2	NMS	SIS Core	5
	2.1	Overvie	ew
		2.1.1	Introduction
		2.1.2	Processor Support
		2.1.3	Toolchain Support
	2.2	Using N	NMSIS in Embedded Applications
		2.2.1	Introduction
		2.2.2	Basic NMSIS Example
		2.2.3	Using Interrupt and Exception/NMI
		2.2.4	Using NMSIS with generic Nuclei Processors
		2.2.5	Create generic Libraries with NMSIS
	2.3		-Core Device Templates
		2.3.1	Introduction
		2.3.2	NMSIS-Core Processor Files
		2.3.3	Device Examples
		2.3.4	Template Files
		2.3.5	Adapt Template Files to a Device
		2.3.6	Device Templates Explaination
	2.4		r Mapping
	2.5		Core API
		2.5.1	Version Control
		2.5.2	Compiler Control
		2.5.3	Core CSR Register Access
		2.5.4	Core CSR Encoding
		2.5.5	Register Define and Type Definitions
		2.5.6	CPU Intrinsic Functions
		2.5.7	Intrinsic Functions for SIMD Instructions
		2.5.8	Peripheral Access
		2.5.9	Systick Timer(SysTimer)
		2.5.10	Interrupts and Exceptions
		2.5.11	FPU Functions

		2.5.12	PMP Functions	
		2.5.13	SPMP Functions	
		2.5.14	Cache Functions	
		2.5.15	System Device Configuration	
		2.5.16	ARM Compatiable Functions	650
•	N.T. F.O.	TO DOD		
3		SIS DSP		655
	3.1		w	
		3.1.1	Introduction	
		3.1.2	Using the Library	
		3.1.3	Examples	
		3.1.4	Toolchain Support	
		3.1.5	Building the Library	
	2.2	3.1.6	Preprocessor Macros	
	3.2	3.2.1	MMSIS-DSP	
		3.2.1	Tool Setup	
		3.2.2	Build NMSIS DSP Library	
		3.2.3	How to run	
	3.3		DSP API	
	3.3	3.3.1	Basic Math Functions	
		3.3.1	Bayesian estimators	
		3.3.3	Complex Math Functions	
		3.3.4		699
		3.3.5	Distance functions	
		3.3.6	Fast Math Functions	
		3.3.7	Filtering Functions	
		3.3.8		813
		3.3.9		819
		3.3.10		853
		3.3.11		858
		3.3.12		888
		3.3.13		908
		3.3.14		915
		3.3.15	Window Functions	
		3.3.16	Examples	
	3.4		log	
		_		1033
		3.4.2	V1.2.1	1033
		3.4.3	V1.2.0	1033
		3.4.4	V1.1.1	1034
		3.4.5	V1.1.0	1034
		3.4.6	V1.0.3	1034
		3.4.7	V1.0.2	1035
		3.4.8	V1.0.1	1035
		3.4.9	V1.0.0	1035
		TO 5 ** -		
4		IS NN		1037
	4.1			1037
		4.1.1	Introduction	
		4.1.2	Block Diagram	
		4.1.3	Examples	
	4.0	4.1.4	Pre-processor Macros	
	4.2	Using N	JMSIS-NN	1038

8	Indic	es and tables	1161
7			1159
7	Appe		
6	Gloss	egrv	1157
	5.16	V1.0.0-alpha	. 1155
	5.15	V1.0.0-alpha.1	
	5.14	V1.0.0-beta	
	5.13	V1.0.0-beta1	
	5.12	V1.0.1-RC1	
	5.10	V1.0.2-RC1	
	5.10	V1.0.2-RC2	
	5.8 5.9	V1.0.2	
	5.7	V1.0.3	
	5.6	V1.0.4	
	5.5	V1.1.0	
	5.4	V1.1.1	
	5.3	V1.2.0	
	5.2	V1.2.1	
	5.1	V1.3.0	
5	Chan	ngelog	1145
		4.4.9 V1.0.0	. 1144
		4.4.8 V1.0.1	
		4.4.7 V1.0.2	
		4.4.6 V1.0.3	
		4.4.5 V1.1.0	
		4.4.4 V1.1.1	
		4.4.3 V1.2.0	
		4.4.2 V1.2.1	
	4.4	Changelog	
	4.4	4.3.4 Private	
		4.3.3 Public	
		4.3.2 Gated Recurrent Unit Example	
		4.3.1 Convolutional Neural Network Example	
	4.3	NMSIS NN API	
		4.2.4 How to run	. 1041
		4.2.3 Build NMSIS NN Library	
		4.2.2 Tool Setup	
		4.2.1 Preparation	. 1038

**CHAPTER** 

ONE

# **NUCLEI MCU SOFTWARE INTERFACE STANDARD(NMSIS)**

# 1.1 About NMSIS

The **NMSIS** is a vendor-independent hardware abstraction layer for micro-controllers that are based on Nuclei Processors<sup>1</sup>.

The **NMSIS** defines generic tool interfaces and enables consistent device support. It provides simple software interfaces to the processor and the peripherals, simplifying software re-use, reducing the learning curve for micro-controller developers, and reducing the time to market for new devices.

# 1.2 NMSIS Components

NMSIS CORE All Nuclei N/NX Class Processors Standardized API for the Nuclei processor core and peripherals.

NMSIS DSP All Nuclei N/NX Class Processors DSP library collection with a lot of functions for various data types: fixed-point (fractional q7, q15, q31) and single precision floating-point (32-bit). Implementations optimized for the Nuclei Processors which has P-ext or V-ext instruction set.

**NMSIS NN** All Nuclei N/NX Class Processors Collection of efficient neural network kernels developed to maximize the performance and minimize the memory footprint Nuclei processor cores.

# 1.3 NMSIS Design

**NMSIS** is designed to help the Nuclei N/NX Class Processors processors in standardization. It enables consistent software layers and device support across a wide range of development tools and micro-controllers.

**NMSIS** is a lightweight software interface layer that tried to standardize common Nuclei processor-based SOC, and it didn't define any standard peripherals. The silicon industry can therefore support the wide variations of Nuclei processor-based devices with this common standard.

We can achieve the following benefits of NMSIS:

- **NMSIS** reduces the learning curve, development costs, and time-to-market. Developers can write software quicker through a variety of easy-to-use, standardized software interfaces.
- Consistent software interfaces improve the software portability and re-usability. Generic software libraries and interfaces provide consistent software framework.
- It provides interfaces for debug connectivity, debug peripheral views, software delivery, and device support to reduce time-to-market for new micro-controller deployment.

<sup>&</sup>lt;sup>1</sup> https://www.nucleisys.com/product.php




Fig. 1: NMSIS Design Diagram

- Being a compiler independent layer, it allows to use the compiler of your choice. Thus, it is supported by mainstream compilers.
- It enhances program debugging with peripheral information for debuggers.

## 1.4 How to Access

If you want to access the code of NMSIS, you can visit our opensource NMSIS Github Repository<sup>2</sup>.

# 1.5 Coding Rules

The **NMSIS** uses the following essential coding rules and conventions:

- Compliant with ANSI C (C99) and C++ (C++03).
- Uses ANSI C standard data types defined in **stdint.h**.
- Variables and parameters have a complete data type.
- Expressions for #define constants are enclosed in parenthesis.

In addition, the **NMSIS** recommends the following conventions for identifiers:

- CAPITAL names to identify Core Registers, Peripheral Registers, and CPU Instructions.
- CamelCase names to identify function names and interrupt functions.
- Namespace\_ prefixes avoid clashes with user identifiers and provide functional groups (i.e. for peripherals, RTOS, or DSP Library).

The **NMSIS** is documented within the source files with:

<sup>&</sup>lt;sup>2</sup> https://github.com/Nuclei-Software/NMSIS

- Comments that use the C or C++ style.
- Doxygen compliant comments, which provide:
  - brief function, variable, macro overview.
  - detailed description of the function, variable, macro.
  - detailed parameter explanation.
  - detailed information about return values.

# 1.6 Validation

Nuclei uses RISC-V GCC/Clang/IAR Compiler in the various tests of **NMSIS**, and if more compiler is added, it could be easily supported by following the **NMSIS** compiler independent layer. For each component, the section **Validation** describes the scope of the various verifications.

NMSIS components are compatible with a range of C and C++ language standards.

As **NMSIS** defines API interfaces and functions that scale to a wide range of processors and devices, the scope of the run-time test coverage is limited. However, several components are validated using dedicated test suites.

# 1.7 License

This **NMSIS** is modified based on open-source project **CMSIS** to match Nuclei requirements.

This **NMSIS** is provided free of charge by Nuclei under the Apache 2.0 License<sup>3</sup>.

1.6. Validation 3

<sup>&</sup>lt;sup>3</sup> http://www.apache.org/licenses/LICENSE-2.0

**CHAPTER** 

**TWO** 

## **NMSIS CORE**

# 2.1 Overview

#### 2.1.1 Introduction

**NMSIS-Core** implements the basic run-time system for a Nuclei N/NX Class Processors based device and gives the user access to the processor core and the device peripherals. In detail it defines:

- Hardware Abstraction Layer (HAL) for Nuclei processor registers with standardized definitions for the CSR Registers, TIMER, ECLIC, PMP Registers, DSP Registers, FPU registers, and Core Access Functions.
- **Standard core exception/interrupt names** to interface to system exceptions or interrupts without having compatibility issues.
- **Methods to organize header files** that makes it easy to learn new Nuclei micro-controller products and improve software portability. This includes naming conventions for device-specific interrupts.
- **Methods for system initialization** to be used by each Device vendor. For example, the standardized *SystemInit()* (page 644) function is essential for configuring the clock system of the device.
- Intrinsic functions used to generate CPU instructions that are not supported by standard C functions.
- A variable *SystemCoreClock* (page 646) to determine the **system clock frequency** which simplifies the setup the timer.

The following sections provide details about the **NMSIS-Core**:

- *Using NMSIS in Embedded Applications* (page 6) describes the project setup and shows a simple program example
- NMSIS-Core Device Templates (page 12) describes the files of the NMSIS Core (page 5) in detail and explains how to adapt template files provided by Nuclei to silicon vendor devices.
- NMSIS Core API (page 76) describe the features and functions of the Device Header File < Device.h > (page 63) in detail.
- Register Define and Type Definitions (page 133) describe the data structures of the Device Header File < Device.h> (page 63) in detail.

# 2.1.2 Processor Support

NMSIS have provided support for all the Nuclei N/NX Class Processors.

#### **Nuclei ISA Spec:**

Please contact with our sales about Nuclei Process Core Instruction Set Architecture Spec Nuclei\_RISC-V\_ISA\_Spec.pdf.

#### **Nuclei Processor Reference Manuals:**

- 200 series<sup>4</sup>
- 300 series<sup>5</sup>
- 600 series<sup>6</sup>
- 900 series<sup>7</sup>

# 2.1.3 Toolchain Support

The NMSIS-Core Device Templates (page 12) provided by Nuclei have been tested and verified using these toolchains:

- GNU GCC/LLVM Clang Toolchain for RISC-V modified by Nuclei, see https://www.nucleisys.com/download. php#tools
- IAR Compiler for RISC-V, see https://www.iar.com/riscv

# 2.2 Using NMSIS in Embedded Applications

#### 2.2.1 Introduction

To use the **NMSIS-Core**, the following files are added to the embedded application:

- Startup File startup\_<Device>.S (page 14), which provided asm startup code and vector table.
- Interrupt and Exception Handling File: intexc\_<Device>.S (page 25), which provided general exception handling code for non-vector interrupts and exceptions.
- Device Linker Script: gcc\_<device>.ld (page 36), which provided linker script for the device.
- System Configuration Files system\_<Device>.c and system\_<Device>.h (page 42), which provided general device configuration (i.e. for clock and BUS setup).
- Device Header File < Device.h > (page 63) gives access to processor core and all peripherals.

**Note:** The best example usage of NMSIS device template is our Nuclei SDK project's evalsoc support source code, it is modified based on NMSIS device template and may contains newer experimental features not in this device template, and it also provided very good user experience for both command line and IDE itegration like Nuclei Studio and IAR Workbench.

The files Startup File startup\_<Device>.S (page 14), Interrupt and Exception Handling File: intexc\_<Device>.S (page 25), Device Linker Script: gcc\_<device>.ld (page 36) and System Configuration Files system\_<Device>.c and

https://www.nucleisys.com/product/200.php

<sup>&</sup>lt;sup>5</sup> https://www.nucleisys.com/product/300.php

<sup>6</sup> https://www.nucleisys.com/product/600.php

<sup>&</sup>lt;sup>7</sup> https://www.nucleisys.com/product/900.php

system\_<Device>.h (page 42) may require application specific adaptations and therefore should be copied into the application project folder prior configuration.

The *Device Header File <Device.h>* (page 63) is included in all source files that need device access and can be stored on a central include folder that is generic for all projects.

The Startup File startup\_<Device>.S (page 14) is executed right after device reset, it will do necessary stack pointer initialization, exception and interrupt entry configuration, then call SystemInit() (page 644), after system initialization, will return to assemble startup code and do c/c++ runtime initialization which includes data, bss section initialization, c++ runtime initialization, then it will call main() function in the application code.

In the *Interrupt and Exception Handling File: intexc\_<Device>.S* (page 25), it will contain all exception and interrupt vectors and implements a default function for every interrupt. It may also contain stack and heap configurations for the user application.

The System Configuration Files system\_<Device>.c and system\_<Device>.h (page 42) performs the setup for the processor clock. The variable SystemCoreClock (page 646) indicates the CPU clock speed. Systick Timer(SysTimer) (page 557) describes the minimum feature set. In addition the file may contain functions for the memory BUS setup and clock re-configuration.

The *Device Header File <Device.h>* (page 63) is the central include file that the application programmer is using in the C source code. It provides the following features:

- *Peripheral Access* (page 555) provides a standardized register layout for all peripherals. Optionally functions for device-specific peripherals may be available.
- *Interrupts and Exceptions* (page 569) can be accessed with standardized symbols and functions for the **ECLIC** are provided.
- CPU Intrinsic Functions (page 156) allow to access special instructions, for example for activating sleep mode or the NOP instruction.
- Intrinsic Functions for SIMD Instructions (page 166) provide access to the DSP-oriented instructions.
- Systick Timer(SysTimer) (page 557) function to configure and start a periodic timer interrupt.
- Core CSR Register Access (page 80) function to access the core csr registers.
- Cache Functions (page 614) to access the I-CACHE and D-CACHE unit
- FPU Functions (page 604) to access the Floating point unit.
- PMP Functions (page 608) to access the Physical Memory Protection unit
- Version Control (page 76) which defines NMSIS release specific macros.
- Compiler Control (page 78) is compiler agnostic #define symbols for generic C/C++ source code

The NMSIS-Core system files are device specific.

In addition, the *Startup File startup\_<Device>*. *S* (page 14) is also compiler vendor specific, currently only GCC version is provided. The versions provided by NMSIS are only generic templates. The adopted versions for a concrete device are typically provided by the device vendor through the according device familiy package.

For example, the following files are provided by the **GD32VF103** device family pack:




Fig. 1: NMSIS-Core User Files

Table 1: Files provided by GD32VF103 device family pack

File	Description
./Device/Source/GCC/startup_gd32vf103.S	
	Startup File startup_ <device>.S</device>
	for the GD32VF103 device variants.
./Device/Source/GCC/intexc_gd32vf103.S	
	Exception and Interrupt Handling File
	intexc_ <device>.S for the GD32VF103 device variants.</device>
./Device/Source/GCC/gcc_gd32vf103.ld	
	Linker script File gcc_ <device>.ld</device>
	for the GD32VF103 device variants.
DavisalSaumaalavatam ad22vf102 a	
./Device/Source/system_gd32vf103.c	
	System Configuration File system_ <device>.c</device>
	for the GD32VF103 device families
./Device/Include/system_gd32vf103.h	
	System Configuration File system_ <device>.h</device>
	for the GD32VF103 device families
./Device/Include/gd32vf103.h	
	Device Header File <device.h></device.h>
	for the GD32VF103 device families.

**Note:** The silicon vendors create these device-specific NMSIS-Core files based on *NMSIS-Core Device Templates* (page 12) provided by Nuclei.

Thereafter, the functions described under NMSIS Core API (page 76) can be used in the application.

# 2.2.2 Basic NMSIS Example

A typical example for using the NMSIS layer is provided below. The example is based on a GD32VF103 Device.

Listing 1: gd32vf103\_example.c

```
msTicks++;
                                                       // Increment Counter
10
11
   void WaitForTick (void) {
12
     uint32_t curTicks;
13
14
     curTicks = msTicks;
                                                      // Save Current SysTick Value
15
     while (msTicks == curTicks) {
                                                      // Wait for next SysTick Interrupt
16
                                                      // Power-Down until next Event/Interrupt
       __WFI ();
     }
18
   }
19
20
   void TIMER0_UP_IRQHandler (void) {
                                                      // Timer Interrupt Handler
21
                                                      // Add user code here
22
   }
23
24
   void timer0_init(int frequency) {
                                                      // Set up Timer (device specific)
25
     ECLIC_SetPriorityIRQ (TIMER0_UP_IRQn, 1);
                                                      // Set Timer priority
26
     ECLIC_EnableIRQ (TIMER0_UP_IRQn);
                                                      // Enable Timer Interrupt
27
   }
28
29
30
   void Device_Initialization (void) {
                                                      // Configure & Initialize MCU
31
     if (SysTick_Config (CONFIG_TICKS)) {
32
          ; // Handle Error
33
     }
     timer0_init ();
                                                       // setup device-specific timer
35
   }
36
37
   // The processor clock is initialized by NMSIS startup + system file
                                                      // user application starts here
   void main (void) {
39
     Device_Initialization ();
                                                       // Configure & Initialize MCU
     while (1) {
                                                      // Endless Loop (the Super-Loop)
41
                                                      // Disable all interrupts
       __disable_irq ();
                                                      // Read Values
       Get_InputValues ();
43
                                                      // Enable all interrupts
       __enable_irq ();
44
                                                      // Calculate Results
       Calculation_Response ();
45
                                                      // Output Results
       Output_Response ();
46
       WaitForTick ();
                                                      // Synchronize to SysTick Timer
47
     }
48
   }
49
```

# 2.2.3 Using Interrupt and Exception/NMI

Nuclei processors provide NMI(Non-Maskable Interrupt), Exception, Vector Interrupt and Non-Vector Interrupt features.

# 2.2.4 Using NMSIS with generic Nuclei Processors

Nuclei provides NMSIS-Core Device template files for the supported Nuclei Processors and for various compiler vendors. These files can be used as templates, and you can modify based on it to match your processor design.

And you can also refer to Nuclei SDK<sup>8</sup> project for an quick and easily startup project to work with Nuclei RISC-V processor, it is based on NMSIS project and support build/debug c/c++ project in both command line or many different IDEs such as Nuclei Studio.

The table below lists the template folder.

Folder	Processor	RISC- V	Description
./Device/_Template_Vendor	• 200 • 300 • 600 • 900	RV32 RV64	Contains Include and Source template files configured for the Nuclei RISC-V processor.

Table 2: NMSIS Device Templates for the Nuclei processors

# 2.2.5 Create generic Libraries with NMSIS

The NMSIS Processor and Core Peripheral files allow also to create generic libraries. The NMSIS-DSP Libraries are an example for such a generic library.

To build a generic library set the define \_\_NMSIS\_GENERIC and include the *nmsis\_core.h* NMSIS CPU & Core Access header file for the processor.

The define \_\_NMSIS\_GENERIC disables device-dependent features such as the SysTick timer and the Interrupt System.

#### **Example**

The following code section shows the usage of the *nmsis\_core.h* header files to build a generic library for N200, N300, N600, NX600.

One of these defines needs to be provided on the compiler command line.

By using this header file, the source code can access the functions for Core CSR Register Access (page 80), CPU Intrinsic Functions (page 156) and Intrinsic Functions for SIMD Instructions (page 166).

<sup>8</sup> https://github.com/Nuclei-Software/nuclei-sdk

Listing 2: core\_generic.h

```
#define __NMSIS_GENERIC // Disable Eclic and Systick functions
#include <nmsis_core.h>
```

# 2.3 NMSIS-Core Device Templates

#### 2.3.1 Introduction

Nuclei supplies NMSIS-Core device template files for the all supported Nuclei N/NX Class Processors and various compiler vendors. Refer to the list of *supported toolchain* (page 6) for compliance.

#### These NMSIS-Core device template files include the following:

- Register names of the Core Peripherals and names of the Core Exception/Interrupt Vectors.
- Functions to access core peripherals, special CPU instructions and SIMD instructions
- Generic startup code and system configuration code.

The detailed file structure of the NMSIS-Core device templates is shown in the following picture.




Fig. 2: NMSIS-Core Device Templates

Nuclei SDK is an open source Nuclei RISC-V processor software development kit which is based on NMSIS project, using NMSIS Core/DSP/NN header files and prebuilt NMSIS DSP/NN library, and also create Nuclei FPGA evaluation SoC called evalsoc support package based on NMSIS device template, if you want to know how to use NMSIS, it is a good startup.

## 2.3.2 NMSIS-Core Processor Files

The NMSIS-Core processor files provided by Nuclei are in the directory NMSIS/Core/Include.

These header files define all processor specific attributes do not need any modifications.

The *nmsis\_core.h* defines the core peripherals and provides helper functions that access the core registers.

# 2.3.3 Device Examples

The NMSIS Software Pack defines several devices that are based on the Nuclei N/NX/U/UX processors.

The device related NMSIS-Core files are in the directory *Device/Nuclei*, but it is removed since NMSIS 1.2.0 release, and please directly refer to the **Template Files** or Nuclei SDK project's SoC/evalsoc support code.

# 2.3.4 Template Files

To simplify the creation of NMSIS-Core device files, the following template files are provided that should be extended by the silicon vendor to reflect the actual device and device peripherals.

Silicon vendors add to these template files the following information:

- Device Peripheral Access Layer that provides definitions for device-specific peripherals.
- Access Functions for Peripherals (optional) that provides additional helper functions to access devicespecific peripherals.
- **Interrupt vectors** in the startup file that are device specific.

Table 3: NMSIS-Core Device Template Files

Template File	Description
(Under ./De-	
vice/_Template_Vendor/Vendor/)	
De-	Startup file template for GCC/Clang RISC-V Embedded Compiler.
vice/Source/GCC/startup_Device.S	
Device/Source/GCC/gcc_Device.ld	Link Script file template for GCC/Clang RISC-V Embedded Compiler.
De-	Exception and Interrupt handling file template(machine mode)
vice/Source/GCC/intexc_Device.S	for GCC/Clang RISC-V Embedded Compiler.
De-	Exception and Interrupt handling file template(supervisor mode)
vice/Source/GCC/intexc_Device_s.S	for GCC/Clang RISC-V Embedded Compiler.
De-	Startup file template for IAR RISC-V Compiler.
vice/Source/IAR/startup_Device.c	
Device/Source/IAR/iar_Device.icf	Link Script file template for IAR RISC-V Compiler.
De-	Exception and Interrupt handling file template(machine mode)
vice/Source/IAR/intexc_Device.S	for IAR RISC-V Compiler.
De-	Exception and Interrupt handling file template(supervisor mode)
vice/Source/IAR/intexc_Device_s.S	for IAR RISC-V Compiler.
Device/Source/system_Device.c	Generic system_Device.c file for system configuration
	(i.e. processor clock and memory bus system).
Device/Include/Device.h	Generic device header file.
	Needs to be extended with the device-specific peripheral registers.
	Optionally functions that access the peripherals can be part of that file.
Device/Include/system_Device.h	Generic system device configuration include file.

**Note:** The template files for silicon vendors are placed under ./Device/\_Template\_Vendor/Vendor/.

Please goto that folder to find the file list in the above table.

# 2.3.5 Adapt Template Files to a Device

The following steps describe how to adopt the template files to a specific device or device family.

#### Copy the complete all files in the template directory and replace:

- directory name Vendor with the abbreviation for the device vendor e.g.: GD.
- directory name Device with the specific device name e.g.: GD32VF103.
- in the file names Device with the specific device name e.g.: GD32VF103.

Each template file contains comments that start with TODO: that describe a required modification.

The template files contain place holders:

Table 4: Placeholders of Template files

Placeholder	Replaced with
<device></device>	the specific device name or device family name; i.e. GD32VF103.
<deviceinterrupt></deviceinterrupt>	a specific interrupt name of the device; i.e. TIM1 for Timer 1.
<deviceabbreviation></deviceabbreviation>	short name or abbreviation of the device family; i.e. GD32VF.
Nuclei-N#	the specific Nuclei Class name; i.e. Nuclei N or Nuclei NX.

# 2.3.6 Device Templates Explaination

The device configuration of the template files is described in detail on the following pages:

We only explain machine mode intexc\_Device.S template, its supervisor mode version is similar, please directly check the code, and for the IAR device templates, the flow is also similar, but it reused startup code provided in IAR compiler, and implement Nuclei dependent boot code in \_\_low\_level\_init function.

## Startup File startup\_<Device>.S

## The Startup File startup\_<device>.S contains:

- The reset handler which is executed after CPU reset and typically calls the <code>SystemInit()</code> (page 644) function.
- The setup values for the stack pointer SP and global pointor GP for small data access.
- Exception vectors of the Nuclei Processor with weak functions that implement default routines.
- Interrupt vectors that are device specific with weak functions that implement default routines.

The processer level start flow is implemented in the *startup\_<Device>.S.* Detail description as below picture:

The IAR version of startup code located in *startup\_<Device>.c.* 

#### **Stage1: Interrupt and Exception initialization**

- · Disable Interrupt
- Initialize GP, SP for single core or smp core if existed

- · Initialize NMI entry and set default NMI handler
- Initialize exception entry to early exception entry in startup\_<Device>.S
- · Initialize vector table entry and set default interrupt handler
- Initialize Interrupt mode as ECLIC mode. (ECLIC mode is proposed. Default mode is CLINT mode)

#### Stage2: Hardware initialization

- Enable FPU if necessary
- Enable VPU if necessary
- Enable Zc if necessary

## **Stage3: Section initialization**

- Copy section, e.g. data section, text section if necessary.
- Clear Block Started by Symbol (BSS) section
- Call user defined *SystemInit()* (page 644) for system clock initialization.
- Call \_\_libc\_fini\_array and \_\_libc\_init\_array functions to do C library initialization
- Call \_premain\_init function to do initialization steps before main function
- Initialize exception entry to exception entry in intexc\_<Device>.S
- Enable BPU of Nuclei CPU
- Jump Main

The file exists for each supported toolchain and is the only toolchain specific NMSIS file.

To adapt the file to a new device only the interrupt vector table needs to be extended with the device-specific interrupt handlers.

The naming convention for the interrupt handler names are eclic\_<interrupt\_name>\_handler.

This table needs to be consistent with IRQn\_Type that defines all the IRQ numbers for each interrupt.

The following example shows the extension of the interrupt vector table for the GD32VF103 device family.

```
.section .text.vtable
2
       .weak eclic_msip_handler
3
       .weak eclic_mtip_handler
4
       .weak eclic_pmaf_handler
5
       /* Adjusted for GD32VF103 interrupt handlers */
6
       .weak eclic_wwdgt_handler
       .weak eclic_lvd_handler
       .weak eclic_tamper_handler
                 :
11
       .weak eclic_can1_ewmc_handler
12
       .weak eclic_usbfs_handler
13
       .globl vector_base
15
       .type vector_base, @object
   vector base:
17
       /* Run in FlashXIP download mode */
18
       j _start
                                                                   /* 0: Reserved, Jump to _

→start when reset for vector table not remapped cases.*/

                                                                                  (continues on next page)
```

```
/*
       .align LOG_REGBYTES
                                                                       Need to align 4 byte_
20
   →for RV32, 8 Byte for RV64 */
                                                                 /* 1: Reserved */
       DECLARE_INT_HANDLER
                                default_intexc_handler
21
                                                                 /* 2: Reserved */
                                default_intexc_handler
       DECLARE_INT_HANDLER
22
                                                                 /* 3: Machine software
       DECLARE_INT_HANDLER
                                eclic_msip_handler
23
   →interrupt */
24
25
       /* Adjusted for Vendor Defined External Interrupts */
       DECLARE_INT_HANDLER
                                eclic_wwdgt_handler
                                                                 /* 19: Window watchDog timer_
27
   →interrupt */
28
       DECLARE_INT_HANDLER
                                eclic_lvd_handler
                                                                 /* 20: LVD through EXTI line_
   →detect interrupt */
       DECLARE_INT_HANDLER
                                eclic_tamper_handler
                                                                 /* 21: tamper through EXTI
   →line detect */
31
32
                                                                 /* 85: CAN1 EWMC interrupt */
       DECLARE_INT_HANDLER
                                eclic_can1_ewmc_handler
33
                                eclic_usbfs_handler
                                                                 /* 86: USBFS global_
       DECLARE_INT_HANDLER
34
   →interrupt */
```

#### startup Device.S Template File

Here provided a riscv-gcc template startup assemble code template file as below. The files for other compilers can slightly differ from this version.

```
/*
    * Copyright (c) 2019 Nuclei Limited. All rights reserved.
2
    * SPDX-License-Identifier: Apache-2.0
    * Licensed under the Apache License, Version 2.0 (the License); you may
    * not use this file except in compliance with the License.
    * You may obtain a copy of the License at
    * www.apache.org/licenses/LICENSE-2.0
11
    * Unless required by applicable law or agreed to in writing, software
12
    * distributed under the License is distributed on an AS IS BASIS, WITHOUT
13
    * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
14
    * See the License for the specific language governing permissions and
15
    * limitations under the License.
16
   */
17
   18
    * \file
               startup_<Device>.S
19
               NMSIS Nuclei N/NX Class Core based Core Device Startup File for
20
               Device <Device>
    * \version V2.1.0
22
   * \date
               19. Dec 2023
23
```

```
25
26
   #include "riscv_encoding.h"
27
28
   /* TODO: If BOOT_HARTID is not defined, default value is 0, change it to your desired_
   →default boot hartid */
   #ifndef BOOT_HARTID
       .equ BOOT_HARTID,
31
   #endif
33
   .macro DECLARE_INT_HANDLER INT_HDL_NAME
   #if defined(__riscv_xlen) && (__riscv_xlen == 32)
35
       .word \INT_HDL_NAME
   #else
37
       .dword \INT_HDL_NAME
   #endif
39
   .endm
41
       .section .text.vtable
42
43
       /* TODO: Add your interrupt handler in this vector table */
44
       .weak eclic_msip_handler
45
       .weak eclic_mtip_handler
46
       .weak eclic_inter_core_int_handler
47
       .globl vector_base
48
       .type vector_base, @object
       .option push
50
       .option norelax
51
   vector_base:
52
   #ifndef VECTOR_TABLE_REMAPPED
53
       j _start
                                                               /* 0: Reserved, Jump to _
54
   ⇒start when reset for vector table not remapped cases.*/
       .align LOG_REGBYTES
                                                                    Need to align 4 byte_
55
   \rightarrowfor RV32, 8 Byte for RV64 */
56
       DECLARE_INT_HANDLER
                               default_intexc_handler
                                                               /* 0: Reserved, default_
57
   →handler for vector table remapped cases */
   #endif
58
       DECLARE_INT_HANDLER
                               default_intexc_handler
                                                              /* 1: Reserved */
                               default_intexc_handler
                                                              /* 2: Reserved */
       DECLARE_INT_HANDLER
60
                                                              DECLARE_INT_HANDLER
                               eclic_msip_handler
   →interrupt */
                                                               /* 4: Reserved */
       DECLARE_INT_HANDLER
                               default_intexc_handler
63
       DECLARE_INT_HANDLER
                               default_intexc_handler
                                                               /* 5: Reserved */
64
                                                               /* 6: Reserved */
       DECLARE_INT_HANDLER
                               default_intexc_handler
65
                               eclic_mtip_handler
                                                               /* 7: Machine timer_
       DECLARE_INT_HANDLER
   →interrupt */
       DECLARE INT HANDLER
                               default intexc handler
                                                               /* 8: Reserved */
68
                                                               /* 9: Reserved */
       DECLARE_INT_HANDLER
                               default_intexc_handler
       DECLARE_INT_HANDLER
                               default_intexc_handler
                                                               /* 10: Reserved */
```

		(continued from previous p
DECLARE_INT_HANDLER	default_intexc_handler	/* 11: Reserved */
DECLARE_INT_HANDLER	default_intexc_handler	/* 12: Reserved */
DECLARE_INT_HANDLER	<pre>default_intexc_handler</pre>	/* 13: Reserved */
DECLARE_INT_HANDLER	<pre>default_intexc_handler</pre>	/* 14: Reserved */
DECLARE_INT_HANDLER	<pre>default_intexc_handler</pre>	/* 15: Reserved */
DECLARE_INT_HANDLER	eclic_inter_core_int_handler	/* 16: Reserved */
DECLARE_INT_HANDLER	<pre>default_intexc_handler</pre>	/* 17: Reserved */
DECLARE_INT_HANDLER	<pre>default_intexc_handler</pre>	/* 18: Reserved */
DECLARE_INT_HANDLER	default_intexc_handler	/* 19: Interrupt 19 */
DECLADE INT HANDLED	default_intexc_handler	/* 20: Interrupt 20 */
DECLARE_INT_HANDLER DECLARE_INT_HANDLER	default_intexc_handler	/* 21: Interrupt 21 */
		- · · · · · · · · · · · · · · · · · · ·
DECLARE_INT_HANDLER	default_intexc_handler	/* 22: Interrupt 22 */
DECLARE_INT_HANDLER	default_intexc_handler	/* 23: Interrupt 23 */
DECLARE_INT_HANDLER	default_intexc_handler	/* 24: Interrupt 24 */
DECLARE_INT_HANDLER	default_intexc_handler	/* 25: Interrupt 25 */
DECLARE_INT_HANDLER	default_intexc_handler	/* 26: Interrupt 26 */
DECLARE_INT_HANDLER	default_intexc_handler	/* 27: Interrupt 27 */
		_
DECLARE_INT_HANDLER	<pre>default_intexc_handler</pre>	/* 28: Interrupt 28 */
DECLARE_INT_HANDLER	<pre>default_intexc_handler</pre>	/* 29: Interrupt 29 */
DECLARE_INT_HANDLER	default_intexc_handler	/* 30: Interrupt 30 */
DECLARE_INT_HANDLER	<pre>default_intexc_handler</pre>	/* 31: Interrupt 31 */
DECLADE THE HANDLED	defeult intere handler	/* 22. Interment 22 */
DECLARE_INT_HANDLER	<pre>default_intexc_handler default_intexc_handler</pre>	/* 32: Interrupt 32 */ /* 33: Interrupt 33 */
DECLARE_INT_HANDLER	default_intexc_handler	/* 34: Interrupt 34 */
DECLARE_INT_HANDLER		- · · · · · · · · · · · · · · · · · · ·
DECLARE_INT_HANDLER	default_intexc_handler	/* 35: Interrupt 35 */
DECLARE_INT_HANDLER	default_intexc_handler	/* 36: Interrupt 36 */
DECLARE_INT_HANDLER	default_intexc_handler	/* 37: Interrupt 37 */
DECLARE_INT_HANDLER	default_intexc_handler	/* 38: Interrupt 38 */
DECLARE_INT_HANDLER	default_intexc_handler	/* 39: Interrupt 39 */
		•
DECLARE_INT_HANDLER	<pre>default_intexc_handler</pre>	/* 40: Interrupt 40 */
DECLARE_INT_HANDLER	<pre>default_intexc_handler</pre>	/* 41: Interrupt 41 */
DECLARE_INT_HANDLER	default_intexc_handler	/* 42: Interrupt 42 */
DECLARE_INT_HANDLER	default_intexc_handler	/* 43: Interrupt 43 */
DECLADE THE HANDLED	default_intexc_handler	/* 44. Intonumt 44 */
DECLARE_INT_HANDLER	<pre>default_intexc_nandler default_intexc_handler</pre>	/* 44: Interrupt 44 */ /* 45: Interrupt 45 */
DECLARE_INT_HANDLER	<pre>default_intexc_nandler default_intexc_handler</pre>	/* 45: Interrupt 45 */ /* 46: Interrupt 46 */
DECLARE_INT_HANDLER		•
DECLARE_INT_HANDLER	default_intexc_handler	/* 47: Interrupt 47 */
DECLARE_INT_HANDLER	default_intexc_handler	/* 48: Interrupt 48 */
	default_intexc_handler	/* 49: Interrupt 49 */
DECLARE INT HANDLER		
DECLARE_INT_HANDLER DECLARE_INT_HANDLER	default_intexc_handler	/* 50: Interrupt 50 */

```
DECLARE_INT_HANDLER
                                  default_intexc_handler
                                                                    /* 52: Interrupt 52 */
123
                                                                     /* 53: Interrupt 53 */
        DECLARE_INT_HANDLER
                                  default_intexc_handler
124
        DECLARE_INT_HANDLER
                                  default_intexc_handler
                                                                    /* 54: Interrupt 54 */
125
                                  default_intexc_handler
                                                                    /* 55: Interrupt 55 */
        DECLARE_INT_HANDLER
126
127
        DECLARE_INT_HANDLER
                                  default_intexc_handler
                                                                    /* 56: Interrupt 56 */
128
        DECLARE_INT_HANDLER
                                  default_intexc_handler
                                                                    /* 57: Interrupt 57 */
129
        DECLARE_INT_HANDLER
                                  default_intexc_handler
                                                                    /* 58: Interrupt 58 */
130
                                                                    /* 59: Interrupt 59 */
                                  default_intexc_handler
        DECLARE_INT_HANDLER
132
                                  default_intexc_handler
                                                                    /* 60: Interrupt 60 */
        DECLARE_INT_HANDLER
133
        DECLARE_INT_HANDLER
                                  default_intexc_handler
                                                                    /* 61: Interrupt 61 */
134
                                  default_intexc_handler
                                                                    /* 62: Interrupt 62 */
        DECLARE_INT_HANDLER
        DECLARE_INT_HANDLER
                                  default_intexc_handler
                                                                    /* 63: Interrupt 63 */
136
        .option pop
138
139
140
        .section .text.init
141
        .globl _start
142
        .type _start, @function
143
144
145
     * Reset Handler called on controller reset
147
    _start:
        /* ===== Startup Stage 1 ===== */
149
        /* Disable Global Interrupt */
150
        csrc CSR_MSTATUS, MSTATUS_MIE
151
152
        /* If SMP_CPU_CNT is not defined,
153
         * assume that only 1 core is allowed to run,
         * the core hartid is defined via BOOT_HARTID.
155
         * other harts if run to here, just do wfi in __amp_wait
156
157
    #ifndef SMP_CPU_CNT
158
        /* take bit 0-7 for hart id in a local cluster */
159
        csrr a0, CSR_MHARTID
160
        andi a0, a0, 0xFF
        /* BOOT_HARTID is configurable in Makefile via BOOT_HARTID variable */
162
        li a1, BOOT_HARTID
        bne a0, a1, __amp_wait
164
   #endif
166
        /* Initialize GP and TP and jump table base when zcmt enabled */
167
        .option push
168
        .option norelax
        la gp, __global_pointer$
170
        la tp, __tls_base
   #if defined(__riscv_zcmt)
172
        la t0, __jvt_base$
173
        csrw CSR_JVT, t0
174
```

```
#endif
175
        .option pop
176
177
    #if defined(SMP_CPU_CNT) && (SMP_CPU_CNT > 1)
178
        /* Set correct sp for each cpu
179
         * each stack size is __STACK_SIZE
180
         * defined in linker script */
181
        lui t0, %hi(__STACK_SIZE)
182
        addi t0, t0, %lo(__STACK_SIZE)
        la sp, _sp
184
        csrr a0, CSR_MHARTID
185
        andi a0, a0, 0xFF
186
        li a1, 0
    1:
188
        beq a0, a1, 2f
189
        sub sp, sp, t0
190
        addi a1, a1, 1
191
        j 1b
192
    2:
193
    #else
194
        /* Set correct sp for current cpu */
195
        la sp, _sp
196
    #endif
197
199
         * Set the the NMI base mnvec to share
         * with mtvec by setting CSR_MMISC_CTL
201
         * bit 9 NMI_CAUSE_FFF to 1
         */
203
        li t0, MMISC_CTL_NMI_CAUSE_FFF
        csrs CSR_MMISC_CTL, t0
205
207
         * Enable Zc feature when compiled zcmp & zcmt
209
    #if defined(__riscv_zcmp) || defined(__riscv_zcmt)
210
        li t0, MMISC_CTL_ZC
211
        csrs CSR_MMISC_CTL, t0
212
    #endif
213
214
215
         * Intialize ECLIC vector interrupt
216
         * base address mtvt to vector_base
217
218
        la t0, vector_base
219
        csrw CSR_MTVT, t0
220
222
         * Set ECLIC non-vector entry to be controlled
         * by mtvt2 CSR register.
224
         * Intialize ECLIC non-vector interrupt
225
         * base address mtvt2 to irq_entry.
```

```
*/
227
        la t0, irq_entry
228
        csrw CSR_MTVT2, t0
229
        csrs CSR_MTVT2, 0x1
230
231
232
         * Set Exception Entry MTVEC to early_exc_entry
233
         * Due to settings above, Exception and NMI
234
         * will share common entry.
         * This early_exc_entry is only used during early
236
         * boot stage before main
237
         */
238
        la t0, early_exc_entry
        csrw CSR_MTVEC, t0
240
        /* Set the interrupt processing mode to ECLIC mode */
242
        li t0, 0x3f
243
        csrc CSR_MTVEC, t0
244
        csrs CSR_MTVEC, 0x3
245
246
        /* ===== Startup Stage 2 ===== */
247
248
        /* Enable FPU and Vector Unit if f/d/v exist in march */
249
    #if defined(__riscv_flen) && __riscv_flen > 0
        /* Enable FPU, and set state to initial */
251
        li t0, MSTATUS_FS
252
        csrc mstatus, t0
253
        li t0, MSTATUS_FS_INITIAL
254
        csrs mstatus, t0
255
    #endif
256
257
    #if defined(__riscv_vector)
        /* Enable Vector, and set state to initial */
259
        li t0, MSTATUS_VS
        csrc mstatus, t0
261
        li t0, MSTATUS_VS_INITIAL
262
        csrs mstatus, t0
263
    #endif
264
        /* Enable mcycle and minstret counter */
266
        csrci CSR_MCOUNTINHIBIT, 0x5
267
268
    #if defined(SMP_CPU_CNT) && (SMP_CPU_CNT > 1)
        csrr a0, CSR_MHARTID
270
        li a1, BOOT_HARTID
271
        bne a0, a1, __skip_init
272
    #endif
274
    __init_common:
        /* ===== Startup Stage 3 ===== */
276
277
         * Load text section from CODE ROM to CODE RAM
278
```

```
* when text LMA is different with VMA
279
280
        la a0, _text_lma
281
        la a1, _text
282
        /* If text LMA and VMA are equal
283
         * then no need to copy text section */
284
        beq a0, a1, 2f
285
        la a2, _etext
286
        bgeu a1, a2, 2f
288
289
    1:
        /* Load code section if necessary */
290
        lw t0, (a0)
        sw t0, (a1)
292
        addi a0, a0, 4
        addi a1, a1, 4
        bltu a1, a2, 1b
295
    2:
296
        /* Load data section */
297
        la a0, _data_lma
298
        la a1, _data
299
        /* If data vma=lma, no need to copy */
300
        beq a0, a1, 2f
301
        la a2, _edata
        bgeu a1, a2, 2f
303
    1:
        lw t0, (a0)
305
        sw t0, (a1)
        addi a0, a0, 4
307
        addi a1, a1, 4
        bltu a1, a2, 1b
309
    2:
310
        /* Clear bss section */
311
        la a0, __bss_start
312
        la a1, _end
313
        bgeu a0, a1, 2f
314
    1:
315
        sw zero, (a0)
316
        addi a0, a0, 4
317
        bltu a0, a1, 1b
318
    2:
319
320
    .globl _start_premain
321
    .type _start_premain, @function
322
    _start_premain:
323
        /*
324
         * Call vendor defined SystemInit to
         * initialize the micro-controller system
326
         * SystemInit will just be called by boot cpu
         */
328
        call SystemInit
329
330
```

```
/*
331
         * Call C/C++ constructor start up code,
332
         * __libc_fini is defined in linker script,
333
         * so register_fini function will be called
334
         * and will run atexit (__libc_fini_array)
335
         * to do previous call atexit function
336
337
        call __libc_init_array
338
     _skip_init:
340
        /* Sync all harts at this function */
341
        call __sync_harts
342
        /* do pre-init steps before main */
344
        /* _premain_init will be called by each cpu
         * please make sure the implementation of __premain_int
346
         * considered this
348
        call _premain_init
349
350
351
         * When all initialization steps done
352
         * set exception entry to correct exception
353
         * entry and jump to main.
         * And set the interrupt processing mode to
355
         * ECLIC mode
         */
357
        la t0, exc_entry
        csrw CSR_MTVEC, t0
359
        li t0, 0x3f
        csrc CSR_MTVEC, t0
        csrs CSR_MTVEC, 0x3
363
        /* BPU cold bringup need time, so enable BPU before enter to main */
        li t0, MMISC_CTL_BPU
        csrs CSR_MMISC_CTL, t0
366
367
        /* ===== Call SMP Main Function ===== */
368
        /* argc = argv = 0 */
        li a0, 0
370
        li a1, 0
371
    #if defined(SMP_CPU_CNT) && (SMP_CPU_CNT > 1)
372
        /* The weak implementation of smp_main is in this file */
        call smp_main
374
    #else
375
    #ifdef RTOS_RTTHREAD
376
        // Call entry function when using RT-Thread
        call entry
378
    #else
        call main
380
    #endif
381
    #endif
```

```
/* do post-main steps after main
383
         * this function will be called by each cpu */
384
        call _postmain_fini
385
386
      _amp_wait:
    1:
388
        wfi
389
        j 1b
390
    #if defined(SMP_CPU_CNT) && (SMP_CPU_CNT > 1)
392
393
     * You can re-implement smp_main function in your code
394
     * to do smp boot process and handle multi harts
396
    .weak smp_main
    .type smp_main, @function
    smp_main:
        addi sp, sp, -2*REGBYTES
400
        STORE ra, 0*REGBYTES(sp)
401
        /* only boot hart goto main, other harts do wfi */
402
        csrr t0, CSR_MHARTID
        li t1, BOOT_HARTID
404
        beq t0, t1, 2f
    1:
        wfi
407
        j 1b
409
    #ifdef RTOS_RTTHREAD
410
        // Call entry function when using RT-Thread
411
        call entry
    #else
413
        call main
    #endif
415
        LOAD ra, 0*REGBYTES(sp)
416
        addi sp, sp, 2*REGBYTES
417
        ret
418
    #endif
419
420
    /* Early boot exception entry before main */
421
    .align 6
422
    .global early_exc_entry
423
    .type early_exc_entry, @function
424
    early_exc_entry:
426
        j early_exc_entry
427
```

## Interrupt and Exception Handling File: intexc\_<Device>.S

#### The intexc File intexc < Device>.S contains:

- · Macro to save caller register.
- Macro to restore caller register.
- Default Exception/NMI routine implementation.
- Default Non-Vector Interrupt routine implementation.

Nuclei processors provide NMI(Non-Maskable Interrupt), Exception, Vector Interrupt and Non-Vector Interrupt features.

**Note:** To provide S-Mode interrupt and exception handling feature, we also provide a template file called intexc\_<Device>\_s.S

#### **NMI(Non-Maskable Interrupt)**

Click NMI<sup>9</sup> to learn about Nuclei Processor Core NMI in Nuclei ISA Spec.

NMI is used for urgent external HW error. It can't be masked and disabled.

When NMI happened, bit 9 of CSR MMSIC\_CTL will be checked. If this bit value is 1, then NMI entry address will be the same as exception(CSR\_MTVEC), and exception code for NMI will be 0xFFF, otherwise NMI entry will be same as reset\_vector.

In NMSIS-Core, the bit 9 of CSR MMISC\_CTL is set to 1 during core startup, so NMI will be treated as Exception and handled.

#### **Exception**

Click Exception<sup>10</sup> to learn about Nuclei Processor Core Exception in Nuclei ISA Spec.

For CPU exception, the entry for exception will be exc\_entry, in this entry code, it will call default exception handler core\_exception\_handler() (page 648).

In the common exception routine(exc\_entry) to get more information like exception code. Exception handle flow show as below picture:

NMI and exception could support nesting. Two levels of NMI/Exception state save stacks are supported.

We support three nesting mode as below:

- NMI nesting exception
- · Exception nesting exception
- Exception nesting NMI

For software, we have provided the common entry for NMI and exception. Silicon vendor only need adapt the interface defined in *Interrupt Exception NMI Handling* (page 647).

Context save and restore have been handled by exc\_entry interface.

<sup>9</sup> https://doc.nucleisys.com/nuclei\_spec/isa/nmi.html

<sup>10</sup> https://doc.nucleisys.com/nuclei\_spec/isa/exception.html




Fig. 3: Exception Handling Flow

When exception exception return it will run the instruction which trigger the exception again. It will cause software dead loop. So in the exception handler for each exception code, we propose to set CSR MEPC to be MEPC+4, then it will start from next instruction of MEPC.

#### Interrupt

Click Interrupt<sup>11</sup> to learn about Nuclei Processor Core Interrupt in Nuclei Spec.

Interrupt could be configured as **CLINT** mode or **ECILC** mode.

In NMSIS-Core, Interrupt has been configured as **ECLIC** mode during startup in *startup\_<Devices>.S*, which is also recommended setting using Nuclei Processors.

ECLIC managed interrupt could configured as **vector** and **non-vector** mode.

Detail interrupt handling process as below picture:




Fig. 4: Interrupt Handling Flow

<sup>11</sup> https://doc.nucleisys.com/nuclei\_spec/isa/interrupt.html

To get highest priority interrupt we need compare the interrupt level first. If level is the same then compare the priority. High level interrupt could interrupt low level ISR and trigger interrupt nesting. If different priority with same level interrupt pending higher priority will be served first. Interrupt could be configured as vector mode and non-vector mode by vendor. For non-vector mode interrupt handler entry get from MTVT2 and exception/NMI handler entry get from MTVEC. If Vendor need set non vector mode interrupt handler entry from MTVVEC you need set MTVT2.BIT0 as 0

## Non-Vector Interrupt SW handler

For **non-vector** mode interrupt it will make the necessary CSR registers and context save and restore. Non-vector mode software handle flow show as below pciture:




Fig. 5: Non-vector mode interrupt software handle flow

#### Detail description for non-vector mode interrupt handler as below steps:

- 1. Get non-vector mode handler entry from MTVT2 if MTVT2.BIT0 is 1(proposed configuration).
- 2. Context save to stack for cpu registers.
- 3. Save CSR registers MEPC/MCAUSE/MSUBM to stack.
- 4. Run instruction csrrw ra, CSR\_JALMNXTI, ra. It will enable interrupt, check interrupt pending. If interrupt is pending then get highest priority interrupt and jump to interrupt handler entry in the vector table, otherwise it will go to step 6.
  - 5. Execute the interrupt handler routine, when return from isr routine it will jump to step 4.
  - 6. Global interrupt disable.

- 7. Restore CSR registers MEPC/MCAUSE/MSUBM.
- 8. Context restore from stack for cpu registers.
- 9. Execute mret to return from handler.

For **non-vector** mode iterrupt it could support **interrupt nesting**.

**Interrupt nesting** handle flow show as below picture:




Fig. 6: Nesting interrupt handling flow

## **Vector Interrupt SW handler**

If vector interrupt handler need support nesting or making function call Vector mode software handling flow show as below picture:



Fig. 7: Vector mode nesting interrupt handling flow

Detail description for nested vector mode interrupt handler as below steps:

- 1. Get vector mode handler from address of vector table entry MTVT added offset.
- 2. Context save to stack for cpu registers, done in each vector interrupt handler via \_\_INTERRUPT (page 79)
- 3. Save CSR registers MEPC/MCAUSE/MSUBM to stack, done in each vector interrupt handler by read and save these CSRs into variables.
- 4. Execute the interrupt handling.
- 5. Restore CSR registers MEPC/MCAUSE/MSUBM from stack.
- 6. CSR registers restore from saved variables used in step 3.
- 7. Execute mret to return from handler

Here is sample code for above nested vector interrupt handling process:

```
Vector interrupt handler for on-board button
   __INTERRUPT void SOC_BUTTON_1_HANDLER(void)
2
   {
       // save mepc, mcause, msubm enable interrupts
       SAVE_IRQ_CSR_CONTEXT();
5
       printf("%s", "----Begin button1 handler----Vector mode\r\n");
       // Green LED toggle
       gpio_toggle(GPIO, SOC_LED_GREEN_GPIO_MASK);
11
       // Clear the GPIO Pending interrupt by writing 1.
12
       gpio_clear_interrupt(GPIO, SOC_BUTTON_1_GPIO_OFS, GPIO_INT_RISE);
13
       wait_seconds(1); // Wait for a while
16
       printf("%s", "----End button1 handler\r\n");
17
18
       // disable interrupts, restore mepc, mcause, msubm
       RESTORE_IRQ_CSR_CONTEXT();
20
   }
```

#### Detail description for non-nested vector mode interrupt handler as below

To improve the software response latency for vector mode vendor could remove context save/restore and MEPC/MCAUSE/MSUBM save/restore.

If so vector mode interrupt will not support nesting and interrupt handler can only be a leaf function which doesn't make any function calls.

#### Then the vector mode interrupt software flow will be described as below:

- 1. Get vector mode handler from address of vector table entry MTVT added offset.
- 2. Execute the interrupt handler(leaf function).
- 3. Execute mret to return from handler

Here is sample code for above non-nested vector interrupt handler which is a leaf function handling process:

```
static uint32_t btn_pressed = 0;
// Vector interrupt handler for on-board button
// This function is an leaf function, no function call is allowed
```

```
__INTERRUPT void SOC_BUTTON_1_HANDLER(void)
{
    btn_pressed ++;
}
```

# intexc\_Device.S Template File

The file exists for each supported toolchain and is the only toolchain specific NMSIS file.

Normally this file needn't adapt for different device. If CPU CSR registers have done some changes you may need some adaption.

Here we provided intexc\_Device. S template file as below:

```
* Copyright (c) 2019 Nuclei Limited. All rights reserved.
2
    * SPDX-License-Identifier: Apache-2.0
    * Licensed under the Apache License, Version 2.0 (the License); you may
6
    * not use this file except in compliance with the License.
    * You may obtain a copy of the License at
    * www.apache.org/licenses/LICENSE-2.0
10
11
    * Unless required by applicable law or agreed to in writing, software
12
    * distributed under the License is distributed on an AS IS BASIS, WITHOUT
13
    * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
14
    * See the License for the specific language governing permissions and
15
    * limitations under the License.
16
17
   /************************
    * \file
               intexc_<Device>.S
19
    * \brief
             NMSIS Interrupt and Exception Handling Template File
               for Device <Device>
21
    * \version V2.1.0
22
    * \date
              19. Dec 2023
23
    *******************************
25
26
   #include "riscv_encoding.h"
27
28
   /**
29
   * \brief Global interrupt disabled
30
   * \details
31
    * This function disable global interrupt.
32
    * \remarks
33
      - All the interrupt requests will be ignored by CPU.
34
   .macro DISABLE_MIE
36
      csrc CSR_MSTATUS, MSTATUS_MIE
37
```

```
39
40
    * \brief Macro for context save
41
    * \details
42
    * This macro save ABI defined caller saved registers in the stack.
43
    * \remarks
44
    * - This Macro could use to save context when you enter to interrupt
45
    * or exception
46
   /* Save caller registers */
48
   .macro SAVE_CONTEXT
       /* Allocate stack space for context saving */
50
   #ifndef __riscv_32e
       addi sp, sp, -20*REGBYTES
52
   #else
       addi sp, sp, -14*REGBYTES
54
   #endif /* __riscv_32e */
55
56
       STORE x1, 0*REGBYTES(sp)
57
       STORE x4, 1*REGBYTES(sp)
58
       STORE x5, 2*REGBYTES(sp)
59
       STORE x6, 3*REGBYTES(sp)
60
       STORE x7, 4*REGBYTES(sp)
61
       STORE x10, 5*REGBYTES(sp)
       STORE x11, 6*REGBYTES(sp)
63
       STORE x12, 7*REGBYTES(sp)
       STORE x13, 8*REGBYTES(sp)
65
       STORE x14, 9*REGBYTES(sp)
       STORE x15, 10*REGBYTES(sp)
67
   #ifndef __riscv_32e
       STORE x16, 14*REGBYTES(sp)
69
       STORE x17, 15*REGBYTES(sp)
       STORE x28, 16*REGBYTES(sp)
71
       STORE x29, 17*REGBYTES(sp)
       STORE x30, 18*REGBYTES(sp)
73
       STORE x31, 19*REGBYTES(sp)
74
   #endif /* __riscv_32e */
75
   .endm
76
78
    * \brief Macro for restore caller registers
80
    * This macro restore ABI defined caller saved registers from stack.
    * \remarks
82
     * - You could use this macro to restore context before you want return
83
    * from interrupt or exeception
84
   /* Restore caller registers */
86
   .macro RESTORE_CONTEXT
       LOAD x1, 0*REGBYTES(sp)
88
       LOAD x4, 1*REGBYTES(sp)
89
       LOAD x5, 2*REGBYTES(sp)
```

```
LOAD x6, 3*REGBYTES(sp)
91
        LOAD x7, 4*REGBYTES(sp)
92
        LOAD x10, 5*REGBYTES(sp)
93
        LOAD x11, 6*REGBYTES(sp)
        LOAD x12, 7*REGBYTES(sp)
        LOAD x13, 8*REGBYTES(sp)
        LOAD x14, 9*REGBYTES(sp)
        LOAD x15, 10*REGBYTES(sp)
    #ifndef __riscv_32e
        LOAD x16, 14*REGBYTES(sp)
100
        LOAD x17, 15*REGBYTES(sp)
101
        LOAD x28, 16*REGBYTES(sp)
102
        LOAD x29, 17*REGBYTES(sp)
        LOAD x30, 18*REGBYTES(sp)
104
        LOAD x31, 19*REGBYTES(sp)
106
        /* De-allocate the stack space */
107
        addi sp, sp, 20*REGBYTES
108
    #else
109
        /* De-allocate the stack space */
110
        addi sp, sp, 14*REGBYTES
111
    #endif /* __riscv_32e */
112
113
    .endm
114
115
     * \brief Macro for save necessary CSRs to stack
117
     * \details
118
     * This macro store MCAUSE, MEPC, MSUBM to stack.
119
120
    .macro SAVE_CSR_CONTEXT
121
        /* Store CSR mcause to stack using pushmcause */
122
        csrrwi x0, CSR_PUSHMCAUSE, 11
123
        /* Store CSR mepc to stack using pushmepc */
124
        csrrwi x0, CSR_PUSHMEPC, 12
125
        /* Store CSR msub to stack using pushmsub */
126
        csrrwi x0, CSR_PUSHMSUBM, 13
127
    .endm
128
129
130
     * \brief Macro for restore necessary CSRs from stack
131
132
     * This macro restore MSUBM, MEPC, MCAUSE from stack.
134
    .macro RESTORE_CSR_CONTEXT
135
        LOAD x5, 13*REGBYTES(sp)
136
        csrw CSR_MSUBM, x5
                  12*REGBYTES(sp)
        LOAD x5,
138
        csrw CSR_MEPC, x5
        LOAD x5, 11*REGBYTES(sp)
140
        csrw CSR_MCAUSE, x5
141
    .endm
142
```

```
143
144
     * \brief Exception/NMI Entry
145
     * \details
146
     * This function provide common entry functions for exception/nmi.
147
     * \remarks
148
     * This function provide a default exception/nmi entry.
149
     * ABI defined caller save register and some CSR registers
150
     * to be saved before enter interrupt handler and be restored before return.
152
    .section .text.trap
153
    /* In CLIC mode, the exeception entry must be 64bytes aligned */
154
    .align 6
    # gnu let .weak override .globl, but llvm will show warning
156
    # see https://reviews.llvm.org/D90108
    .weak exc_entry
158
    exc_entry:
159
        /* Save the caller saving registers (context) */
160
        SAVE_CONTEXT
161
        /* Save the necessary CSR registers */
162
        SAVE_CSR_CONTEXT
163
164
165
         * Set the exception handler function arguments
         * argument 1: mcause value
167
         * argument 2: current stack point(SP) value
         */
169
        csrr a0, mcause
170
        mv a1, sp
171
172
         * TODO: Call the exception handler function
173
         * By default, the function template is provided in
         * system_Device.c, you can adjust it as you want
175
176
        call core_exception_handler
177
178
        /* Restore the necessary CSR registers */
179
        RESTORE_CSR_CONTEXT
180
        /* Restore the caller saving registers (context) */
181
        RESTORE_CONTEXT
182
183
        /* Return to regular code */
184
        mret
186
187
     * \brief Non-Vector Interrupt Entry
188
     * \details
     * This function provide common entry functions for handling
190
     * non-vector interrupts
     * \remarks
192
     * This function provide a default non-vector interrupt entry.
193
     * ABI defined caller save register and some CSR registers need
```

```
* to be saved before enter interrupt handler and be restored before return.
195
    .section
                   .text.irq
197
   /* In CLIC mode, the interrupt entry must be 4bytes aligned */
198
    # gnu let .weak override .globl, but llvm will show warning
    # see https://reviews.llvm.org/D90108
    .weak irq_entry
202
    /* This label will be set to MTVT2 register */
   irg_entry:
204
        /* Save the caller saving registers (context) */
205
        SAVE_CONTEXT
206
        /* Save the necessary CSR registers */
        SAVE_CSR_CONTEXT
208
        /* This special CSR read/write operation, which is actually
210
         * claim the CLIC to find its pending highest ID, if the ID
211
         * is not 0, then automatically enable the mstatus.MIE, and
212
         * jump to its vector-entry-label, and update the link register
213
214
        csrrw ra, CSR_JALMNXTI, ra
215
216
        /* Critical section with interrupts disabled */
217
        DISABLE_MIE
219
        /* Restore the necessary CSR registers */
        RESTORE_CSR_CONTEXT
221
        /* Restore the caller saving registers (context) */
222
        RESTORE_CONTEXT
223
        /* Return to regular code */
225
        mret
227
    /* Default Handler for Exceptions / Interrupts */
    # gnu let .weak override .globl, but llvm will show warning
229
   # see https://reviews.llvm.org/D90108
    .weak default_intexc_handler
231
   Undef_Handler:
232
   default_intexc_handler:
233
234
        j 1b
```

### Device Linker Script: gcc <device>.ld

### The Linker Script File gcc\_<device>.ld contains:

- · Memory base address and size.
- · Code, data section, vector table etc. location.
- Stack & heap location and size.

The file exists for each supported toolchain and is the only toolchain specific NMSIS file.

To adapt the file to a new device only when you need change the memory base address, size, data and code location etc.

### gcc\_Device.ld Template File

Here we provided gcc\_Device.ld template file as below:

```
Copyright (c) 2019 Nuclei Limited. All rights reserved.
2
   * SPDX-License-Identifier: Apache-2.0
   * Licensed under the Apache License, Version 2.0 (the License); you may
6
   * not use this file except in compliance with the License.
   * You may obtain a copy of the License at
   * www.apache.org/licenses/LICENSE-2.0
10
   * Unless required by applicable law or agreed to in writing, software
12
   * distributed under the License is distributed on an AS IS BASIS, WITHOUT
13
   * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
14
   * See the License for the specific language governing permissions and
15
   * limitations under the License.
16
17
  18
   * @file
             gcc_<Device>.ld
19
   * @brief
            GNU Linker Script for Device <Device>
20
   * @version V2.1.0
21
   * @date
            19. Dec 2023
22
   **************************
23
  /******* Use Configuration Wizard in Context Menu ***************/
25
  OUTPUT_ARCH( "riscv" )
27
  * <h> Flash Configuration
29
   * <o0> Flash Base Address <0x0-0xFFFFFFFF:8>
   * <o1> Flash Size (in Bytes) <0x0-0xFFFFFFFF:8>
31
   * </h>
32
33
  _{ROM_BASE} = 0x20000000;
   ROM_SIZE = 0x00400000;
35
36
```

```
* <h> ILM RAM Configuration
38
    * <o0> ILM RAM Base Address
                                  <0x0-0xFFFFFFFF:8>
39
    * <o1> ILM RAM Size (in Bytes) <0x0-0xFFFFFFFF:8>
40
    * </h>
41
    */
42.
    _{\rm ILM\_RAM\_BASE} = 0x80000000;
43
   \_\_ILM\_RAM\_SIZE = 0x00010000;
44
45
   /*----- Embedded RAM Configuration ------
    * <h> RAM Configuration
47
    * <o0> RAM Base Address
                              * <o1> RAM Size (in Bytes) <0x0-0xFFFFFFFF:8>
49
    * </h>
51
   _{RAM_BASE} = 0x90000000;
   _{RAM\_SIZE} = 0x00010000;
53
   /************** Stack / Heap Configuration ******************
55
    * <h> Stack / Heap Configuration
    * <o0> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
    * <o1> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
58
    * </h>
59
    */
60
    _STACK\_SIZE = 0x00000800;
   \__{HEAP\_SIZE} = 0x00000800;
62
   /***********************************/
64
   /* Define entry label of program */
66
   ENTRY(_start)
   /* Define base address and length of flash and ram */
   MEMORY
70
     flash (rxa!w) : ORIGIN = __ROM_BASE, LENGTH = __ROM_SIZE
     ram (wxa!r) : ORIGIN = __RAM_BASE, LENGTH = __RAM_SIZE
72
   }
73
74
   REGION_ALIAS("ROM", flash)
75
   REGION_ALIAS("RAM", ram)
76
77
   /* Linker script to place sections and symbol values. Should be used together
    * with other linker script that defines memory regions FLASH,ILM and RAM.
    * It references following symbols, which must be defined in code:
        _start : Entry of reset handler
81
82
    * It defines following symbols, which code can use without definition:
83
        _ilm_lma ; deprecated
        _ilm
                 ; deprecated
85
        _eilm
                 ; deprecated
        _text_lma
87
        _text
88
        _etext
```

```
*
          __etext
90
         etext
91
         __preinit_array_start
92
         __preinit_array_end
         __init_array_start
         __init_array_end
         __fini_array_start
         __fini_array_end
         _data_lma
         _edata
         edata
100
         __data_end__
101
         __bss_start
         __fbss
103
         _end
         end
105
         __heap_start
106
         __heap_end
107
         __heap_limit
108
         __StackLimit
109
         __StackBottom
110
         __StackTop
111
         __HEAP_SIZE
112
          __STACK_SIZE
113
     */
114
    SECTIONS
116
117
      /* To provide symbol __STACK_SIZE, __HEAP_SIZE and __SMP_CPU_CNT */
118
      PROVIDE(__STACK_SIZE = 2K);
119
      PROVIDE(__HEAP_SIZE = 2K);
120
      PROVIDE(__SMP_CPU_CNT = 1);
      __TOT_STACK_SIZE = __STACK_SIZE * __SMP_CPU_CNT;
122
123
      .init
124
125
        /* vector table locate at ROM */
126
        *(.text.vtable)
127
        *(.text.vtable_s)
128
        *(.text.init)
129
        KEEP (*(SORT_NONE(.init)))
130
        . = ALIGN(4);
131
      } >ROM AT>ROM
132
133
      /* Code section located at ROM */
134
      .text
135
        *(.text.unlikely .text.unlikely.*)
137
        *(.text.startup .text.startup.*)
        . = ALIGN(8);
139
        PROVIDE( __jvt_base$ = . );
140
        *(.text.tbljal .text.tbljal.*)
141
```

```
*(.text .text.*)
142
        *(.gnu.linkonce.t.*)
143
        /* readonly data placed in ROM */
144
        . = ALIGN(8);
145
        *(.srodata.cst16)
146
        *(.srodata.cst8)
147
        *(.srodata.cst4)
148
        *(.srodata.cst2)
149
        *(.srodata .srodata.*)
        *(.rdata)
151
        *(.rodata .rodata.*)
152
        *(.gnu.linkonce.r.*)
153
        /* rtt */
        . = ALIGN(8);
155
156
        __rt_init_start = .;
        KEEP(*(SORT(.rti_fn*)))
157
        __rt_init_end = .;
158
        . = ALIGN(8);
159
        __fsymtab_start = .;
160
        KEEP(*(FSymTab))
161
        \__fsymtab\_end = .;
162
        . = ALIGN(8);
163
        __vsymtab_start = .;
164
        KEEP(*(VSymTab))
        _{\rm vsymtab\_end} = .;
166
        /* .fini */
        . = ALIGN(8);
168
        KEEP (*(SORT_NONE(.fini)))
        /* .preinit_array */
170
        . = ALIGN(8);
171
        PROVIDE_HIDDEN (__preinit_array_start = .);
172
        KEEP (*(.preinit_array))
        PROVIDE_HIDDEN (__preinit_array_end = .);
174
        /* .init_array */
175
        . = ALIGN(8);
176
        PROVIDE_HIDDEN (__init_array_start = .);
177
        KEEP (*(SORT_BY_INIT_PRIORITY(.init_array.*) SORT_BY_INIT_PRIORITY(.ctors.*)))
178
        KEEP (*(.init_array EXCLUDE_FILE (*crtbegin.o *crtbegin?.o *crtend.o *crtend?.o ) .
179
    PROVIDE_HIDDEN (__init_array_end = .);
180
        /* .fini_array */
181
        . = ALIGN(8);
182
        PROVIDE_HIDDEN (__fini_array_start = .);
        PROVIDE_HIDDEN (__libc_fini = _fini);
184
        KEEP (*(SORT_BY_INIT_PRIORITY(.fini_array.*) SORT_BY_INIT_PRIORITY(.dtors.*)))
185
        KEEP (*(.fini_array EXCLUDE_FILE (*crtbegin.o *crtbegin?.o *crtend.o *crtend?.o ) .
186
    dtors))
        PROVIDE_HIDDEN (__fini_array_end = .);
187
        /* .ctors */
        . = ALIGN(8);
189
        KEEP (*crtbegin.o(.ctors))
190
        KEEP (*crtbegin?.o(.ctors))
191
```

```
KEEP (*(EXCLUDE_FILE (*crtend.o *crtend?.o ) .ctors))
192
        KEEP (*(SORT(.ctors.*)))
193
        KEEP (*(.ctors))
194
        /* .dtors */
195
        . = ALIGN(8);
        KEEP (*crtbegin.o(.dtors))
197
        KEEP (*crtbegin?.o(.dtors))
198
        KEEP (*(EXCLUDE_FILE (*crtend.o *crtend?.o ) .dtors))
199
        KEEP (*(SORT(.dtors.*)))
        KEEP (*(.dtors))
201
      } >ROM AT>ROM
202
203
      PROVIDE( _ilm_lma = LOADADDR(.text) );
      PROVIDE( _ilm = ADDR(.text) );
205
      PROVIDE( _eilm = . );
      PROVIDE( _text_lma = LOADADDR(.text) );
      PROVIDE( _text = ADDR(.text) );
      PROVIDE (_etext = .);
209
      PROVIDE (__etext = .);
210
      PROVIDE (etext = .);
211
212
      .data
                         : ALIGN(8)
213
214
        KEEP(*(.data.ctest*))
        *(.data .data.*)
216
        *(.gnu.linkonce.d.*)
        . = ALIGN(8);
218
        PROVIDE( __global_pointer$ = . + 0x800 );
        *(.sdata .sdata.* .sdata*)
220
        *(.gnu.linkonce.s.*)
221
        . = ALIGN(8);
222
      } >RAM AT>ROM
224
      .tdata
                         : ALIGN(8)
225
226
        PROVIDE( __tls_base = . );
227
        *(.tdata .tdata.* .gnu.linkonce.td.*)
228
      } >RAM AT>ROM
229
230
      PROVIDE( _data_lma = LOADADDR(.data) );
231
      PROVIDE( _data = ADDR(.data) );
232
      PROVIDE( _edata = . );
233
      PROVIDE( edata = . );
235
      PROVIDE( _fbss = . );
236
      PROVIDE( __bss_start = . );
237
      .tbss (NOLOAD)
                       : ALIGN(8)
239
        *(.tbss .tbss.* .gnu.linkonce.tb.*)
241
        *(.tcommon)
242
        PROVIDE( \_tls_end = . );
243
```

```
} >RAM AT>RAM
244
245
      .tbss_space (NOLOAD) : ALIGN(8)
246
247
         . = . + SIZEOF(.tbss);
248
      } >RAM AT>RAM
249
250
      .bss (NOLOAD)
                        : ALIGN(8)
251
        *(.sbss*)
253
        *(.gnu.linkonce.sb.*)
254
        *(.bss .bss.*)
255
         *(.gnu.linkonce.b.*)
         *(COMMON)
257
         . = ALIGN(4);
      } > RAM AT > RAM
259
      PROVIDE( \_end = . );
261
      PROVIDE( end = . );
262
263
      /* Nuclei C Runtime Library requirements:
264
       * 1. heap need to be align at 16 bytes
265
       * 2. __heap_start and __heap_end symbol need to be defined
266
       * 3. reserved at least __HEAP_SIZE space for heap
268
      .heap (NOLOAD)
                        : ALIGN(16)
270
         . = ALIGN(16);
271
        PROVIDE( __heap_start = . );
272
        . += __HEAP_SIZE;
273
         . = ALIGN(16);
274
        PROVIDE( __heap_limit = . );
      } >RAM AT>RAM
276
277
      .stack ORIGIN(RAM) + LENGTH(RAM) - __TOT_STACK_SIZE (NOLOAD) :
278
279
         . = ALIGN(16);
280
        PROVIDE( _heap_end = . );
281
        PROVIDE( __heap_end = . );
282
        PROVIDE( __StackLimit = . );
283
        PROVIDE( __StackBottom = . );
284
         . += __TOT_STACK_SIZE;
285
         . = ALIGN(16);
        PROVIDE( __StackTop = . );
287
        PROVIDE( \_sp = . );
288
      } >RAM AT>RAM
289
```

# System Configuration Files system\_<Device>.c and system\_<Device>.h

The **System Configuration Files system\_<device>.c** and **system\_<device>.h** provides as a minimum the functions described under *System Device Configuration* (page 643).

These functions are device specific and need adaptations. In addition, the file might have configuration settings for the device such as XTAL frequency or PLL prescaler settings, necessary system initialization, vendor customized interrupt, exception and nmi handling code, refer to *System Device Configuration* (page 643) for more details.

For devices with external memory BUS the system\_<Device>.c also configures the BUS system.

The silicon vendor might expose other functions (i.e. for power configuration) in the system\_<Device>.c file. In case of additional features the function prototypes need to be added to the system\_<Device>.h header file.

# system\_Device.c Template File

Here we provided system\_Device.c template file as below:

```
Copyright (c) 2009-2018 Arm Limited. All rights reserved.
2
     Copyright (c) 2019 Nuclei Limited. All rights reserved.
   * SPDX-License-Identifier: Apache-2.0
5
   * Licensed under the Apache License, Version 2.0 (the License); you may
    * not use this file except in compliance with the License.
    * You may obtain a copy of the License at
   * www.apache.org/licenses/LICENSE-2.0
11
12
   * Unless required by applicable law or agreed to in writing, software
13
   * distributed under the License is distributed on an AS IS BASIS, WITHOUT
   * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
15
    * See the License for the specific language governing permissions and
16
    * limitations under the License.
17
18
   19
   * @file
            system_<Device>.c
20
   * @brief NMSIS Nuclei N/NX Device Peripheral Access Layer Source File for
21
            Device <Device>
22
   * @version V2.0.0
23
   * @date 30. Dec 2022
24
    ********
25
26
  #include <stdint.h>
27
   #include "<Device>.h"
28
  #include <stdio.h>
30
                 ______
31
    Define clocks
32
33
   /* ToDo: add here your necessary defines for device initialization
34
          following is an example for different system frequencies */
35
   #ifndef SYSTEM_CLOCK
```

```
#define SYSTEM CLOCK
                            (80000000UL)
37
   #endif
40
    * \defgroup NMSIS_Core_SystemConfig
                                            System Device Configuration
41
    * \brief Functions for system and clock setup available in system_<device>.c.
42
    * \details
43
    * Nuclei provides a template file **system_Device.c** that must be adapted by
44
    * the silicon vendor to match their actual device. As a <b>minimum requirement</b>,
    * this file must provide:
46
       - A device-specific system configuration function, \ref SystemInit.
47
    * - Global c library \ref _premain_init and \ref _postmain_fini functions called_
   →right before calling main function.
          - A global variable that contains the system frequency, \ref SystemCoreClock.
49
          - A global eclic configuration initialization, \ref ECLIC_Init.
          - A global exception and trap configuration initialization, \ref Trap_Init and \
51
   →ref Exception_Init.
    * - Vendor customized interrupt, exception and nmi handling code, see \ref NMSIS_Core_
52
   → IntExcNMI_Handling
53
    * The file configures the device and, typically, initializes the oscillator (PLL) that
54
   →is part
    * of the microcontroller device. This file might export other functions or variables.
55
   →that provide
    * a more flexible configuration of the microcontroller system.
56
    * And this file also provided common interrupt, exception and NMI exception handling
58
   → framework template,
   * Silicon vendor can customize these template code as they want.
59
    * \note Please pay special attention to the static variable \c SystemCoreClock. This.
61
   → variable might be
    * used throughout the whole system initialization and runtime to calculate frequency/
62
   →time related values.
    * Thus one must assure that the variable always reflects the actual system clock speed.
63
    * \attention
65
    * Be aware that a value stored to \c SystemCoreClock during low level initialization (i.
   →e. \c SystemInit()) might get
    * overwritten by C libray startup code and/or .bss section initialization.
67
    * Thus its highly recommended to call \ref SystemCoreClockUpdate at the beginning of...
   → the user \c main() routine.
    * @{
70
71
   #if defined(__TEE_PRESENT) && (__TEE_PRESENT == 1)
72
   typedef void (*fnptr)(void);
74
   /* for the following variables, see intexc_evalsoc.S and intexc_evalsoc_s.S */
76
   /** default entry for s-mode non-vector irg entry */
77
   extern fnptr irq_entry_s;
```

```
/** default entry for s-mode exception entry */
79
   extern fnptr exc_entry_s;
    /** default eclic interrupt or exception interrupt handler */
   extern void default_intexc_handler(void);
82
    /** eclic s-mode software interrupt handler in eclic mode */
84
   extern void eclic_ssip_handler(void) __WEAK;
    /** eclic s-mode time interrupt handler in eclic mode */
   extern void eclic_stip_handler(void) __WEAK;
88
    /* default s-mode exception handler, which user can modify it at your need */
   static void system_default_exception_handler_s(unsigned long scause, unsigned long sp);
   #ifndef __ICCRISCV__
92
   #define __SMODE_VECTOR_ATTR __attribute__((section (".text.vtable_s"), aligned(512)))
   #define __SMODE_VECTOR_ATTR __attribute__((section (".sintvec"), aligned(512)))
   #endif
   // TODO: change the aligned(512) to match stvt alignment requirement according to your
    →eclic max interrupt number
    // TODO: place your interrupt handler into this vector table, important if your vector.
    →table is in flash
     * \var unsigned long vector_table_s[SOC_INT_MAX]
    * \brief vector interrupt storing ISRs for supervisor mode
101
     * \details
     * vector_table_s is hold by styt register, the address must align according
103
     * to actual interrupt numbers as below, now align to 512 bytes considering we put up.
    →to 128 interrupts here
     * alignment must comply to table below if you increase or decrease vector interrupt.
    \rightarrownumber
       interrupt number
                              alignment
          0 to 16
                                 64-byte
107
         17 to 32
                                 128-byte
          33 to 64
                                 256-byte
109
          65 to 128
                                 512-byte
110
          129 to 256
                                   1KB
111
          257 to 512
                                   2KB
112
          513 to 1024
                                   4KB
113
114
   const unsigned long vector_table_s[SOC_INT_MAX] __SMODE_VECTOR_ATTR =
115
116
        (unsigned long)(default_intexc_handler),
                                                         /* 0: Reserved */
117
                                                         /* 1: Reserved */
        (unsigned long)(default_intexc_handler),
118
        (unsigned long)(default_intexc_handler),
                                                         /* 2: Reserved */
119
120
        (unsigned long)(eclic_ssip_handler),
                                                         /* 3: supervisor software interrupt

_
121
    →in eclic mode */
122
        (unsigned long)(default_intexc_handler),
                                                         /* 4: Reserved */
123
                                                         /* 5: Reserved */
        (unsigned long)(default_intexc_handler),
124
        (unsigned long)(default_intexc_handler),
                                                         /* 6: Reserved */
125
```

```
126
        (unsigned long)(eclic_stip_handler),
                                                           /* 7: supervisor timer interrupt in __
127
    ⊶eclic mode */
128
        (unsigned long)(default_intexc_handler),
                                                           /* 8: Reserved */
129
        (unsigned long)(default_intexc_handler),
                                                           /* 9: Reserved */
130
        (unsigned long)(default_intexc_handler),
                                                           /* 10: Reserved */
131
        (unsigned long)(default_intexc_handler),
                                                           /* 11: Reserved */
132
        (unsigned long)(default_intexc_handler),
                                                           /* 12: Reserved */
134
        (unsigned long)(default_intexc_handler),
                                                           /* 13: Reserved */
135
        (unsigned long)(default_intexc_handler),
                                                           /* 14: Reserved */
136
        (unsigned long)(default_intexc_handler),
                                                           /* 15: Reserved */
138
                                                           /* 16: Reserved */
        (unsigned long)(default_intexc_handler),
139
        (unsigned long)(default_intexc_handler),
                                                           /* 17: Reserved */
140
                                                           /* 18: Reserved */
        (unsigned long)(default_intexc_handler),
141
        (unsigned long)(default_intexc_handler),
                                                           /* 19: Interrupt 19 */
142
143
        (unsigned long)(default_intexc_handler),
                                                           /* 20: Interrupt 20 */
144
                                                           /* 21: Interrupt 21 */
        (unsigned long)(default_intexc_handler),
145
        (unsigned long)(default_intexc_handler),
                                                           /* 22: Interrupt 22 */
146
        (unsigned long)(default_intexc_handler),
                                                           /* 23: Interrupt 23 */
147
        (unsigned long)(default_intexc_handler),
                                                           /* 24: Interrupt 24 */
149
        (unsigned long)(default_intexc_handler),
                                                           /* 25: Interrupt 25 */
150
        (unsigned long)(default_intexc_handler),
                                                           /* 26: Interrupt 26 */
151
        (unsigned long)(default_intexc_handler),
                                                           /* 27: Interrupt 27 */
152
153
        (unsigned long)(default_intexc_handler),
                                                           /* 28: Interrupt 28 */
154
        (unsigned long)(default_intexc_handler),
                                                           /* 29: Interrupt 29 */
155
                                                           /* 30: Interrupt 30 */
        (unsigned long)(default_intexc_handler),
                                                           /* 31: Interrupt 31 */
        (unsigned long)(default_intexc_handler),
157
158
        (unsigned long)(default_intexc_handler),
                                                           /* 32: Interrupt 32 */
159
                                                           /* 33: Interrupt 33 */
        (unsigned long)(default_intexc_handler),
160
                                                           /* 34: Interrupt 34 */
        (unsigned long)(default_intexc_handler),
161
        (unsigned long)(default_intexc_handler),
                                                           /* 35: Interrupt 35 */
162
                                                           /* 36: Interrupt 36 */
        (unsigned long)(default_intexc_handler),
164
        (unsigned long)(default_intexc_handler),
                                                           /* 37: Interrupt 37 */
165
        (unsigned long)(default_intexc_handler),
                                                           /* 38: Interrupt 38 */
166
                                                           /* 39: Interrupt 39 */
        (unsigned long)(default_intexc_handler),
168
        (unsigned long)(default_intexc_handler),
                                                           /* 40: Interrupt 40 */
169
        (unsigned long)(default_intexc_handler),
                                                           /* 41: Interrupt 41 */
170
                                                           /* 42: Interrupt 42 */
        (unsigned long)(default_intexc_handler),
        (unsigned long)(default_intexc_handler),
                                                           /* 43: Interrupt 43 */
172
        (unsigned long)(default_intexc_handler),
                                                           /* 44: Interrupt 44 */
174
                                                           /* 45: Interrupt 45 */
        (unsigned long)(default_intexc_handler),
175
        (unsigned long)(default_intexc_handler),
                                                           /* 46: Interrupt 46 */
176
```

```
(unsigned long)(default_intexc_handler),
                                                         /* 47: Interrupt 47 */
177
178
        (unsigned long)(default_intexc_handler),
                                                         /* 48: Interrupt 48 */
179
        (unsigned long)(default_intexc_handler),
                                                         /* 49: Interrupt 49 */
180
        (unsigned long)(default_intexc_handler),
                                                         /* 50: Interrupt 50 */
181
                                                         /* 51: Interrupt 51 */
        (unsigned long)(default_intexc_handler),
182
183
        (unsigned long)(default_intexc_handler),
                                                         /* 52: Interrupt 52 */
184
        (unsigned long)(default_intexc_handler),
                                                         /* 53: Interrupt 53 */
        (unsigned long)(default_intexc_handler),
                                                         /* 54: Interrupt 54 */
186
        (unsigned long)(default_intexc_handler),
                                                         /* 55: Interrupt 55 */
187
188
        (unsigned long)(default_intexc_handler),
                                                         /* 56: Interrupt 56 */
        (unsigned long)(default_intexc_handler),
                                                         /* 57: Interrupt 57 */
190
        (unsigned long)(default_intexc_handler),
                                                         /* 58: Interrupt 58 */
191
        (unsigned long)(default_intexc_handler),
                                                         /* 59: Interrupt 59 */
192
193
        (unsigned long)(default_intexc_handler),
                                                         /* 60: Interrupt 60 */
194
                                                         /* 61: Interrupt 61 */
        (unsigned long)(default_intexc_handler),
195
                                                         /* 62: Interrupt 62 */
        (unsigned long)(default_intexc_handler),
196
                                                         /* 63: Interrupt 63 */
        (unsigned long)(default_intexc_handler),
197
   };
198
    #endif
199
      System Core Clock Variable
201
     *_____*/
    /* ToDo: initialize SystemCoreClock with the system core clock frequency value
203
             achieved after system intitialization.
             This means system core clock frequency after call to SystemInit() */
205
                   Variable to hold the system core clock value
     * \brief
207
     * \details
    * Holds the system core clock, which is the system clock frequency supplied to the...
209
    \hookrightarrow SysTick
    * timer and the processor core clock. This variable can be used by debuggers to query.
210
    \rightarrow the
     * frequency of the debug timer or to configure the trace clock speed.
211
212
     * \attention
213
     * Compilers must be configured to avoid removing this variable in case the application
214
     * program is not using it. Debugging systems require the variable to be physically
215
     * present in memory so that it can be examined to configure the debugger.
216
    volatile uint32_t SystemCoreClock = SYSTEM_CLOCK; /* System Clock Frequency (Core_
218
    →Clock) */
219
      Clock functions
221
223
224
    * \brief
                   Function to update the variable \ref SystemCoreClock
225
```

```
* \details
226
     * Updates the variable \ref SystemCoreClock and must be called whenever the core clock.
227
    →is changed
     * during program execution. The function evaluates the clock register settings and.
228
    → calculates
     * the current core clock.
229
230
                                                   /* Get Core Clock Frequency */
   void SystemCoreClockUpdate(void)
231
232
        /* ToDo: add code to calculate the system frequency based upon the current
233
              register settings.
234
         * Note: This function can be used to retrieve the system core clock frequeny
235
              after user changed register settings.
237
        SystemCoreClock = SYSTEM_CLOCK;
   }
239
240
241
     * \brief
                   Function to Initialize the system.
242
     * \details
243
     * Initializes the microcontroller system. Typically, this function configures the
244
     * oscillator (PLL) that is part of the microcontroller device. For systems
245
     * with a variable clock speed, it updates the variable \ref SystemCoreClock.
246
     * SystemInit is called from the file <b>startup<i>_device</i></b>.
248
   void SystemInit(void)
250
        /* ToDo: add code to initialize the system
251
         * Warn: do not use global variables because this function is called before
252
         * reaching pre-main. RW section maybe overwritten afterwards.
253
254
        SystemCoreClock = SYSTEM_CLOCK;
   }
256
258
     * \defgroup NMSIS_Core_IntExcNMI_Handling Interrupt and Exception and NMI Handling
259
     * \brief Functions for interrupt, exception and nmi handle available in system_<device>.
260
    \hookrightarrow C.
    * \details
261
    * Nuclei provide a template for interrupt, exception and NMI handling. Silicon Vendor.
262
    →could adapat according
    * to their requirement. Silicon vendor could implement interface for different.
263
    →exception code and
     * replace current implementation.
264
265
     * @{
266
    /** \brief Max exception handler number, don't include the NMI(0xFFF) one */
268
    #define MAX_SYSTEM_EXCEPTION_NUM
270
    * \brief
                    Store the exception handlers for each exception ID
271
     * \note
272
```

```
* - This SystemExceptionHandlers are used to store all the handlers for all
273
     * the exception codes Nuclei N/NX core provided.
274
     * - Exception code 0 - 25, totally 26 exceptions are mapped to...
275
    → SystemExceptionHandlers[0:25]
    * - Exception for NMI is also re-routed to exception handling(exception code 0xFFF) in.
276
    →startup code configuration, the handler itself is mapped to
    → SystemExceptionHandlers[MAX_SYSTEM_EXCEPTION_NUM]
    */
277
   static unsigned long SystemExceptionHandlers[MAX_SYSTEM_EXCEPTION_NUM + 1];
279
280
    * \brief
                   Store the exception handlers for each exception ID in supervisor mode
281
     * \note
    * - This SystemExceptionHandlers_S are used to store all the handlers for all
283
     * the exception codes Nuclei N/NX core provided.
     * - Exception code 0 - 11, totally 12 exceptions are mapped to SystemExceptionHandlers_
285
    \hookrightarrow S[0:11]
    * - The NMI (Non-maskable-interrupt) cannot be trapped to the supervisor-mode or user-
286
    → mode for any configuration
    */
287
    #if defined(__TEE_PRESENT) && (__TEE_PRESENT == 1)
288
    static unsigned long SystemExceptionHandlers_S[MAX_SYSTEM_EXCEPTION_NUM];
289
    #endif
290
    /**
    * \brief
                   Exception Handler Function Typedef
292
     * \note
     * This typedef is only used internal in this system_<Device>.c file.
294
     * It is used to do type conversion for registered exception handler before calling it.
296
   typedef void (*EXC_HANDLER)(unsigned long cause, unsigned long sp);
298
    * \brief
                   System Default Exception Handler
300
    * \details
301
     * This function provides a default exception and NMI handler for all exception ids.
302
     * By default, It will just print some information for debug, Vendor can customize it.
    →according to its requirements.
     * \param [in] mcause
                            code indicating the reason that caused the trap in machine mode
304
     * \param [in] sp
                              stack pointer
306
   static void system_default_exception_handler(unsigned long mcause, unsigned long sp)
307
308
        /* TODO: Uncomment this if you have implement printf function */
       printf("MCAUSE : 0x%lx\r\n", mcause);
310
       printf("MDCAUSE: 0x%lx\r\n", __RV_CSR_READ(CSR_MDCAUSE));
311
       printf("MEPC
                      : 0x\%1x\r\n'', __RV_CSR_READ(CSR_MEPC));
312
       printf("MTVAL : 0x%lx\r\n", __RV_CSR_READ(CSR_MTVAL));
       printf("HARTID : %u\r\n", (unsigned int)__get_hart_id());
314
       Exception_DumpFrame(sp, PRV_M);
    #if defined(SIMULATION MODE)
316
        // directly exit if in SIMULATION
317
        extern void simulation_exit(int status);
318
```

```
simulation_exit(1);
319
    #else
320
        while (1);
321
    #endif
322
    }
323
324
325
     * \brief
                    Initialize all the default core exception handlers
326
     * \details
    * The core exception handler for each exception id will be initialized to \ref system_
328
    →default_exception_handler.
     * \note
329
    * Called in \ref _init function, used to initialize default exception handlers for all_
    →exception IDs
     * SystemExceptionHandlers contains NMI, but SystemExceptionHandlers_S not, because NMI,
331
    \rightarrow can't be delegated to S-mode.
332
    static void Exception_Init(void)
333
334
        for (int i = 0; i < MAX_SYSTEM_EXCEPTION_NUM; i++) {</pre>
335
            SystemExceptionHandlers[i] = (unsigned long)system_default_exception_handler;
336
    #if defined(__TEE_PRESENT) && (__TEE_PRESENT == 1)
337
            SystemExceptionHandlers_S[i] = (unsigned long)system_default_exception_handler_s;
338
    #endif
340
        SystemExceptionHandlers[MAX_SYSTEM_EXCEPTION_NUM] = (unsigned long)system_default_
    →exception_handler;
    }
342
343
344
     * \brief
                    Dump Exception Frame
345
     * \details
     * This function provided feature to dump exception frame stored in stack.
347
     * \param [in] sp
                            stackpoint
348
     * \param [in] mode privileged mode to decide whether to dump msubm CSR
349
350
    void Exception_DumpFrame(unsigned long sp, uint8_t mode)
351
352
        EXC_Frame_Type *exc_frame = (EXC_Frame_Type *)sp;
353
354
    #ifndef __riscv_32e
355
        printf("ra: 0x%lx, tp: 0x%lx, t0: 0x%lx, t1: 0x%lx, t2: 0x%lx, t3: 0x%lx, t4: 0x%lx,
356
    \rightarrowt5: 0x%lx, t6: 0x%lx\n"\
                "a0: 0x%lx, a1: 0x%lx, a2: 0x%lx, a3: 0x%lx, a4: 0x%lx, a5: 0x%lx, a6: 0x%lx, a
357
    →a7: 0x%lx\n" \
                "cause: 0x\%lx, epc: 0x\%lx\n", exc_frame->ra, exc_frame->tp, exc_frame->t0, \
358
               exc_frame->t1, exc_frame->t2, exc_frame->t3, exc_frame->t4, exc_frame->t5,__
    \rightarrowexc_frame->t6, \
               exc_frame->a0, exc_frame->a1, exc_frame->a2, exc_frame->a3, exc_frame->a4,__
    \rightarrowexc_frame->a5, \
                exc_frame->a6, exc_frame->a7, exc_frame->cause, exc_frame->epc);
    #else
362
```

```
printf("ra: 0x%lx, tp: 0x%lx, t0: 0x%lx, t1: 0x%lx, t2: 0x%lx\n" \
363
                "a0: 0x%lx, a1: 0x%lx, a2: 0x%lx, a3: 0x%lx, a4: 0x%lx, a5: 0x%lx\n" \
364
               "cause: 0x%lx, epc: 0x%lx\n", exc_frame->ra, exc_frame->tp, exc_frame->t0, \
365
               exc_frame->t1, exc_frame->t2, exc_frame->a0, exc_frame->a1, exc_frame->a2, ___
    →exc_frame->a3, \
               exc_frame->a4, exc_frame->a5, exc_frame->cause, exc_frame->epc);
367
    #endif
368
369
        if (PRV_M == mode) {
            /* msubm is exclusive to machine mode */
371
            printf("msubm: 0x%lx\n", exc_frame->msubm);
372
        }
373
   }
374
375
                     Register an exception handler for exception code EXCn
    * \brief
377
    * \details
378
    * - For EXCn < \ref MAX_SYSTEM_EXCEPTION_NUM, it will be registered into...
379
    → SystemExceptionHandlers[EXCn-1].
    * - For EXCn == NMI_EXCn, it will be registered into SystemExceptionHandlers[MAX_SYSTEM_
380
    → EXCEPTION_NUM].
     * \param [in] EXCn
                             See \ref EXCn_Type
381
     * \param [in] exc_handler
                                    The exception handler for this exception code EXCn
382
    void Exception_Register_EXC(uint32_t EXCn, unsigned long exc_handler)
384
        if (EXCn < MAX_SYSTEM_EXCEPTION_NUM) {</pre>
386
            SystemExceptionHandlers[EXCn] = exc_handler;
        } else if (EXCn == NMI_EXCn) {
388
            SystemExceptionHandlers[MAX_SYSTEM_EXCEPTION_NUM] = exc_handler;
390
   }
392
393
     * \brief
                     Get current exception handler for exception code EXCn
394
    * \details
395
    * - For EXCn < \ref MAX_SYSTEM_EXCEPTION_NUM, it will return_
396
    → SystemExceptionHandlers[EXCn-1].
    * - For EXCn == NMI_EXCn, it will return SystemExceptionHandlers[MAX_SYSTEM_EXCEPTION_
397
    \hookrightarrow NUM7.
                             See \ref EXCn_Type
     * \param [in] EXCn
     * \return Current exception handler for exception code EXCn, if not found, return 0.
399
    unsigned long Exception_Get_EXC(uint32_t EXCn)
401
402
        if (EXCn < MAX_SYSTEM_EXCEPTION_NUM) {</pre>
403
            return SystemExceptionHandlers[EXCn];
        } else if (EXCn == NMI_EXCn) {
405
            return SystemExceptionHandlers[MAX_SYSTEM_EXCEPTION_NUM];
        } else {
407
            return 0;
        }
409
```

```
}
410
411
    144
412
                    Common NMI and Exception handler entry
     * \brief
413
     * \details
414
     * This function provided a command entry for NMI and exception. Silicon Vendor could.
415
    \rightarrow modify
     * this template implementation according to requirement.
416
     * \param [in] mcause
                               code indicating the reason that caused the trap in machine mode
     * \param [in] sp
                               stack pointer
418
     * \remarks
419
     * - RISCV provided common entry for all types of exception. This is proposed code.
420
    →template
         for exception entry function, Silicon Vendor could modify the implementation.
421
     * - For the core_exception_handler template, we provided exception register function \
    →ref Exception_Register_EXC
         which can help developer to register your exception handler for specific exception.
423
    ⊸number.
424
   uint32_t core_exception_handler(unsigned long mcause, unsigned long sp)
425
426
        uint32_t EXCn = (uint32_t)(mcause & 0X00000fff);
427
        EXC_HANDLER exc_handler;
428
        if (EXCn < MAX_SYSTEM_EXCEPTION_NUM) {</pre>
430
            exc_handler = (EXC_HANDLER)SystemExceptionHandlers[EXCn];
431
        } else if (EXCn == NMI_EXCn) {
432
            exc_handler = (EXC_HANDLER)SystemExceptionHandlers[MAX_SYSTEM_EXCEPTION_NUM];
        } else {
434
            exc_handler = (EXC_HANDLER)system_default_exception_handler;
435
436
        if (exc_handler != NULL) {
            exc_handler(mcause, sp);
438
        }
        return 0;
440
   }
441
442
    #if defined(__TEE_PRESENT) && (__TEE_PRESENT == 1)
443
444
    * \brief
                    Supervisor mode system Default Exception Handler
445
     * \details
446
    * This function provided a default supervisor mode exception and NMI handling code for
447
    →all exception ids.
    * By default, It will just print some information for debug, Vendor can customize it.
448
    →according to its requirements.
    * \param [in] scause
                             code indicating the reason that caused the trap in supervisor.
449
    \rightarrowmode
    * \param [in] sp
                               stack pointer
450
   static void system_default_exception_handler_s(unsigned long scause, unsigned long sp)
452
453
        /* TODO: Uncomment this if you have implement printf function */
454
```

```
printf("SCAUSE : 0x\%lx\r\n", scause);
455
        printf("SDCAUSE: 0x%lx\r\n", __RV_CSR_READ(CSR_SDCAUSE));
456
                       : 0x%lx\r\n", __RV_CSR_READ(CSR_SEPC));
        printf("SEPC
457
        printf("STVAL : 0x%lx\r\n", __RV_CSR_READ(CSR_STVAL));
458
        Exception_DumpFrame(sp, PRV_S);
450
    #if defined(SIMULATION_MODE)
460
        // directly exit if in SIMULATION
461
        extern void simulation_exit(int status);
462
        simulation_exit(1);
    #else
464
        while (1);
465
    #endif
466
    }
468
     * \brief
                     Register an exception handler for exception code EXCn of supervisor mode
470
     * \details
     * -For EXCn < \ref MAX_SYSTEM_EXCEPTION_NUM, it will be registered into.
472
    → SystemExceptionHandlers_S[EXCn-1].
     * -For EXCn == NMI_EXCn, The NMI (Non-maskable-interrupt) cannot be trapped to the
473
    → supervisor-mode or user-mode for any
          configuration, so NMI won't be registered into SystemExceptionHandlers_S.
474
     * \param [in] EXCn
                                      See \ref EXCn_Type
475
     * \param [in] exc_handler
                                      The exception handler for this exception code EXCn
477
    void Exception_Register_EXC_S(uint32_t EXCn, unsigned long exc_handler)
479
        if (EXCn < MAX_SYSTEM_EXCEPTION_NUM) {</pre>
480
            SystemExceptionHandlers_S[EXCn] = exc_handler;
481
        }
482
    }
483
485
     * \brief
                     Get current exception handler for exception code EXCn of supervisor mode
486
     * \details
487
     * - For EXCn < \ref MAX_SYSTEM_EXCEPTION_NUM, it will return SystemExceptionHandlers_
488
    \hookrightarrow S \lceil EXCn-1 \rceil.
     * \param [in] EXCn
                              See \ref EXCn_Type
489
     * \return Current exception handler for exception code EXCn, if not found, return 0.
491
    unsigned long Exception_Get_EXC_S(uint32_t EXCn)
492
493
        if (EXCn < MAX_SYSTEM_EXCEPTION_NUM) {</pre>
            return SystemExceptionHandlers[EXCn];
495
        } else {
496
            return 0;
497
        }
    }
499
501
     * \brief
                    common Exception handler entry of supervisor mode
502
     * \details
503
```

```
* This function provided a supervisor mode common entry for exception. Silicon Vendor,
504
    → could modify
     * this template implementation according to requirement.
505
     * \param [in] scause
                             code indicating the reason that caused the trap in supervisor.

→ mode

     * \param [in] sp
                               stack pointer
507
     * \remarks
     * - RISCV provided supervisor mode common entry for all types of exception. This is.
    →proposed code template
       for exception entry function, Silicon Vendor could modify the implementation.
510
    * - For the core_exception_handler_s template, we provided exception register function \
511
    →ref Exception_Register_EXC_S
         which can help developer to register your exception handler for specific exception.
    →number.
    */
   uint32_t core_exception_handler_s(unsigned long scause, unsigned long sp)
514
515
        uint32_t EXCn = (uint32_t)(scause & 0X00000fff);
516
        EXC_HANDLER exc_handler;
517
518
        if (EXCn < MAX_SYSTEM_EXCEPTION_NUM) {</pre>
519
            exc_handler = (EXC_HANDLER)SystemExceptionHandlers_S[EXCn];
520
521
            exc_handler = (EXC_HANDLER)system_default_exception_handler_s;
523
        if (exc_handler != NULL) {
            exc_handler(scause, sp);
525
        return 0;
527
   }
   #endif
529
    /** @} */ /* End of Doxygen Group NMSIS Core ExceptionAndNMI */
531
532
    /** Banner Print for Nuclei SDK */
533
   void SystemBannerPrint(void)
534
535
    #if defined(NUCLEI_BANNER) && (NUCLEI_BANNER == 1)
536
        printf("Nuclei SDK Build Time: %s, %s\r\n", __DATE__, __TIME__);
    #ifdef DOWNLOAD_MODE_STRING
538
        printf("Download Mode: %s\r\n", DOWNLOAD_MODE_STRING);
539
540
        printf("CPU Frequency %u Hz\r\n", (unsigned int)SystemCoreClock);
        printf("CPU HartID: %u\r\n", (unsigned int)__get_hart_id());
542
    #endif
543
   }
544
546
     * \brief initialize eclic config
     * \details
548
     * ECLIC needs be initialized after boot up,
549
     * Vendor could also change the initialization
550
```

```
* configuration.
551
552
    void ECLIC_Init(void)
553
554
        /* Global Configuration about MTH and NLBits.
         * TODO: Please adapt it according to your system requirement.
556
         * This function is called in _init function */
557
        ECLIC_SetMth(0):
558
       ECLIC_SetCfgNlbits(__ECLIC_INTCTLBITS);
560
    #if defined(__TEE_PRESENT) && (__TEE_PRESENT == 1)
561
       /* Global Configuration about STH */
562
       ECLIC_SetSth(0);
    #endif
564
   }
566
    * \brief Initialize a specific IRQ and register the handler
568
    * \details
     * This function set vector mode, trigger mode and polarity, interrupt level and
570
    →priority.
     * assign handler for specific IRQn.
571
    * \param [in] IRQn
                                 NMI interrupt handler address
572
     * \param [in] shv
                                 \ref ECLIC_NON_VECTOR_INTERRUPT means non-vector mode, and \
    →ref ECLIC_VECTOR_INTERRUPT is vector mode
     * \param [in] trig_mode see \ref ECLIC_TRIGGER_Type
     * \param [in] lvl
                                 interupt level
575
     * \param [in] priority
                                interrupt priority
     * \param [in] handler
                                 interrupt handler, if NULL, handler will not be installed
577
     * \return
                    -1 means invalid input parameter. 0 means successful.
578
     * \remarks
579
    * - This function use to configure specific eclic interrupt and register its interrupt
    → handler and enable its interrupt.
    * - If the vector table is placed in read-only section(FLASHXIP mode), handler could.
    →not be installed
    */
582
   int32_t ECLIC_Register_IRQ(IRQn_Type IRQn, uint8_t shv, ECLIC_TRIGGER_Type trig_mode,_
583

→uint8_t lvl, uint8_t priority, void* handler)
    {
584
        if ((IRQn > SOC_INT_MAX) || (shv > ECLIC_VECTOR_INTERRUPT) \
585
            || (trig_mode > ECLIC_NEGTIVE_EDGE_TRIGGER)) {
586
            return -1;
587
       }
589
        /* set interrupt vector mode */
590
       ECLIC_SetShvIRQ(IRQn, shv);
591
        /* set interrupt trigger mode and polarity */
       ECLIC_SetTrigIRQ(IRQn, trig_mode);
593
        /* set interrupt level */
       ECLIC_SetLevelIRQ(IRQn, lvl);
595
        /* set interrupt priority */
596
        ECLIC_SetPriorityIRQ(IRQn, priority);
597
```

```
if (handler != NULL) {
598
            /* set interrupt handler entry to vector table */
599
           ECLIC_SetVector(IRQn, (rv_csr_t)handler);
600
601
        /* enable interrupt */
       ECLIC_EnableIRQ(IRQn);
603
       return 0;
604
   }
605
   #if defined(__TEE_PRESENT) && (__TEE_PRESENT == 1)
607
    * \brief Initialize a specific IRQ and register the handler for supervisor mode
609
     * \details
     * This function set vector mode, trigger mode and polarity, interrupt level and.
611
    →priority.
     * assign handler for specific IRQn.
612
     * \param [in] IRQn
                                NMI interrupt handler address
     * \param [in] shv
                                \ref ECLIC_NON_VECTOR_INTERRUPT means non-vector mode, and \
614
    →ref ECLIC_VECTOR_INTERRUPT is vector mode
    * \param [in] trig_mode
                                see \ref ECLIC_TRIGGER_Type
615
     * \param [in] lvl
                                interupt level
616
     * \param [in] priority
                                interrupt priority
617
     * \param [in] handler
                                interrupt handler, if NULL, handler will not be installed
618
     * \return
                     -1 means invalid input parameter. O means successful.
     * \remarks
620
     * - This function use to configure specific eclic S-mode interrupt and register its.
    →interrupt handler and enable its interrupt.
    * - If the vector table is placed in read-only section (FLASHXIP mode), handler could.
622
    ⇔not be installed.
623
   int32_t ECLIC_Register_IRQ_S(IRQn_Type IRQn, uint8_t shv, ECLIC_TRIGGER_Type trig_mode,_
624
    625
       if ((IRQn > SOC_INT_MAX) || (shv > ECLIC_VECTOR_INTERRUPT) \
626
            || (trig_mode > ECLIC_NEGTIVE_EDGE_TRIGGER)) {
627
           return -1;
628
       }
629
630
       /* set interrupt vector mode */
       ECLIC_SetShvIRQ_S(IRQn, shv);
632
        /* set interrupt trigger mode and polarity */
633
       ECLIC_SetTrigIRQ_S(IRQn, trig_mode);
634
       /* set interrupt level */
       ECLIC_SetLevelIRQ_S(IRQn, lvl);
636
       /* set interrupt priority */
637
       ECLIC_SetPriorityIRQ_S(IRQn, priority);
638
       if (handler != NULL) {
            /* set interrupt handler entry to vector table */
640
           ECLIC_SetVector_S(IRQn, (rv_csr_t)handler);
642
        /* enable interrupt */
643
       ECLIC_EnableIRQ_S(IRQn);
644
```

```
return 0;
645
646
   #endif
647
648
    #define FALLBACK_DEFAULT_ECLIC_BASE
                                                       0x0C0000000UL
    #define FALLBACK_DEFAULT_SYSTIMER_BASE
                                                       0x02000000UL
650
651
    /** Nuclei RISC-V CPU IRegion Information Variable used to store probed info */
652
   volatile IRegion_Info_Type SystemIRegionInfo;
654
     * \brief Get Nuclei Internal Region Information
655
656
     * This function is used to get nuclei cpu internal region
     * information, such as iregion base, eclic base, smp base,
658
     * timer base and idu base, and fallback to old evalsoc
     * timer and eclic base if no iregion feature found
   static void _get_iregion_info(IRegion_Info_Type *iregion)
662
663
        unsigned long mcfg_info;
664
        if (iregion == NULL) {
665
            return:
666
        }
667
        mcfg_info = __RV_CSR_READ(CSR_MCFG_INFO);
        if (mcfg_info & MCFG_INFO_IREGION_EXIST) { // IRegion Info present
669
            iregion->iregion_base = (__RV_CSR_READ(CSR_MIRGB_INFO) >> 10) << 10;</pre>
            iregion->eclic_base = iregion->iregion_base + IREGION_ECLIC_OFS;
671
            iregion->systimer_base = iregion->iregion_base + IREGION_TIMER_OFS;
            iregion->smp_base = iregion->iregion_base + IREGION_SMP_OFS;
673
            iregion->idu_base = iregion->iregion_base + IREGION_IDU_OFS;
674
        } else {
675
            iregion->eclic_base = FALLBACK_DEFAULT_ECLIC_BASE;
            iregion->systimer_base = FALLBACK_DEFAULT_SYSTIMER_BASE;
677
        }
678
   }
679
   #define CLINT_MSIP(base, hartid)
                                          (*(volatile uint32_t *)((uintptr_t)((base) +_
681
    \hookrightarrow ((hartid) * 4))))
    #define SMP_CTRLREG(base, ofs)
                                          (*(volatile uint32_t *)((uintptr_t)((base) + (ofs))))
682
683
   void __sync_harts(void) __attribute__((section(".text.init")));
684
685
     * \brief Synchronize all harts
     * \details
687
     * This function is used to synchronize all the harts,
688
     * especially to wait the boot hart finish initialization of
689
     * data section, bss section and c runtines initialization
     * This function must be placed in .text.init section, since
691
     * section initialization is not ready, global variable
     * and static variable should be avoid to use in this function.
     * and avoid to call other functions
```

```
void __sync_harts(void)
696
697
    // Only do synchronize when SMP_CPU_CNT is defined and number > 0
698
    #if defined(SMP_CPU_CNT) && (SMP_CPU_CNT > 1)
699
        unsigned long hartid = __get_hart_id();
        unsigned long tmr_hartid = __get_hart_index();
701
        unsigned long clint_base, irgb_base, smp_base;
        unsigned long mcfg_info;
703
        mcfg_info = __RV_CSR_READ(CSR_MCFG_INFO);
705
        if (mcfg_info & MCFG_INFO_IREGION_EXIST) { // IRegion Info present
            // clint base = system timer base + 0x1000
707
            irgb_base = (__RV_CSR_READ(CSR_MIRGB_INFO) >> 10) << 10;</pre>
            clint_base = irgb_base + IREGION_TIMER_OFS + 0x1000;
709
            smp_base = irgb_base + IREGION_SMP_OFS;
710
        } else {
711
            clint_base = FALLBACK_DEFAULT_SYSTIMER_BASE + 0x1000;
            smp_base = (__RV_CSR_READ(CSR_MSMPCFG_INFO) >> 4) << 4;</pre>
713
714
        // Enable SMP and L2, disable cluster local memory
715
        SMP_CTRLREG(smp_base, 0xc) = 0xFFFFFFF;
716
        SMP\_CTRLREG(smp\_base, 0x10) = 0x1;
717
        SMP\_CTRLREG(smp\_base, 0xd8) = 0x0;
718
        __SMP_RWMB();
720
        // pre-condition: interrupt must be disabled, this is done before calling this.
    -function
        // BOOT_HARTID is defined <Device.h>
722
        if (hartid == BOOT_HARTID) { // boot hart
723
            // clear msip pending
            for (int i = 0; i < SMP\_CPU\_CNT; i ++) {
725
                CLINT_MSIP(clint_base, i) = 0;
            }
727
            __SMP_RWMB();
        } else {
729
            // Set machine software interrupt pending to 1
730
            CLINT_MSIP(clint_base, tmr_hartid) = 1;
731
            __SMP_RWMB();
732
            // wait for pending bit cleared by boot hart
            while (CLINT_MSIP(clint_base, tmr_hartid) == 1);
734
        }
    #endif
736
    }
738
739
     * \brief do the init for trap(interrupt and exception) entry for supervisor mode
740
     * \details
     * This function provide initialization of CSR_STVT CSR_STVT2 and CSR_STVEC.
742
    static void Trap_Init(void)
744
745
    #if defined(__TEE_PRESENT) && (__TEE_PRESENT == 1)
746
```

```
/*
747
         * Intialize ECLIC supervisor mode vector interrupt
748
         * base address stvt to vector_table_s
749
750
         _RV_CSR_WRITE(CSR_STVT, (unsigned long)&vector_table_s);
752
         * Set ECLIC supervisor mode non-vector entry to be controlled
753
         * by stvt2 CSR register.
754
         * Intialize supervisor mode ECLIC non-vector interrupt
         * base address stvt2 to irq_entry_s.
756
757
        __RV_CSR_WRITE(CSR_STVT2, (unsigned long)&irq_entry_s);
758
        __RV_CSR_SET(CSR_STVT2, 0x01);
760
         * Set supervisor exception entry stvec to exc_entry_s */
         _RV_CSR_WRITE(CSR_STVEC, (unsigned long)&exc_entry_s);
762
    #endif
   }
764
766
     * \brief early init function before main
767
     * \details
768
     * This function is executed right before main function.
     * For RISC-V gnu toolchain, _init function might not be called
     * by __libc_init_array function, so we defined a new function
771
     * to do initialization.
     */
   void _premain_init(void)
775
        // TODO to make it possible for configurable boot hartid
776
        unsigned long hartid = __get_hart_id();
777
        // BOOT HARTID is defined <Device.h>
779
        if (hartid == BOOT_HARTID) { // only done in boot hart
780
            // IREGION INFO MUST BE SET BEFORE ANY PREMAIN INIT STEPS
781
            _get_iregion_info((IRegion_Info_Type *)(&SystemIRegionInfo));
782
783
        /* TODO: Add your own initialization code here, called before main */
784
        // This code located in RUNMODE_CONTROL ifdef endif block just for internal usage
        // No need to use in your code
786
    #ifdef RUNMODE_CONTROL
787
    #if defined(RUNMODE_ILM_EN) && RUNMODE_ILM_EN == 0
788
        // Only disable ilm when it is present
        if (__RV_CSR_READ(CSR_MCFG_INFO) & MCFG_INFO_ILM) {
790
            __RV_CSR_CLEAR(CSR_MILM_CTL, MILM_CTL_ILM_EN);
791
792
   #endif
    #if defined(RUNMODE_DLM_EN) && RUNMODE_DLM_EN == 0
794
        // Only disable dlm when it is present
        if (__RV_CSR_READ(CSR_MCFG_INFO) & MCFG_INFO_DLM) {
796
            __RV_CSR_CLEAR(CSR_MDLM_CTL, MDLM_CTL_DLM_EN);
797
        }
798
```

```
#endif
    #endif
800
801
        /* __ICACHE_PRESENT and __DCACHE_PRESENT are defined in demosoc.h */
802
        // For our internal cpu testing, they want to set demosoc __ICACHE_PRESENT/__DCACHE_
    →PRESENT to be 1
        // __CCM_PRESENT is still default to 0 in demosoc.h, since it is used in core_
    → feature_eclic.h to register interrupt, if set to 1, it might cause exception
        // but in the cpu, icache or dcache might not exist due to cpu configuration, so here
        // we need to check whether icache/dcache really exist, if yes, then turn on it
806
    #if defined(__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1)
807
        if (ICachePresent()) { // Check whether icache real present or not
ደበደ
            EnableICache();
        }
810
   #endif
811
   #if defined(__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1)
812
        if (DCachePresent()) { // Check whether dcache real present or not
813
            EnableDCache();
814
        }
815
    #endif
816
817
        /* Do fence and fence.i to make sure previous ilm/dlm/icache/dcache control done */
818
        __RWMB();
819
        __FENCE_I();
821
        if (hartid == BOOT_HARTID) { // only required for boot hartid
822
            // TODO implement get_cpu_freq function to get real cpu clock freq in HZ or ...
823

→directly give the real cpu HZ

            SystemCoreClock = get_cpu_freq();
824
            uart_init(SOC_DEBUG_UART, 115200);
825
            /* Display banner after UART initialized */
826
            SystemBannerPrint();
            /* Initialize exception default handlers */
828
            Exception_Init();
            /* ECLIC initialization, mainly MTH and NLBIT */
830
            ECLIC_Init();
831
            Trap_Init();
832
            // TODO: internal usage for Nuclei
833
    #ifdef RUNMODE_CONTROL
834
            printf("Current RUNMODE=%s, ilm:%d, dlm %d, icache %d, dcache %d, ccm %d\n", \
835
                RUNMODE_STRING, RUNMODE_ILM_EN, RUNMODE_DLM_EN, \
                RUNMODE_IC_EN, RUNMODE_DC_EN, RUNMODE_CCM_EN);
837
            printf("CSR: MILM_CTL 0x%x, MDLM_CTL 0x%x, MCACHE_CTL 0x%x\n", \
                __RV_CSR_READ(CSR_MILM_CTL), __RV_CSR_READ(CSR_MDLM_CTL), \
839
                __RV_CSR_READ(CSR_MCACHE_CTL));
840
    #endif
841
        }
   }
843
845
     * \brief finish function after main
846
     * \param [in] status
                                status code return from main
847
```

```
* \details
848
     * This function is executed right after main function.
849
     * For RISC-V gnu toolchain, _fini function might not be called
850
     * by __libc_fini_array function, so we defined a new function
851
     * to do initialization
   void _postmain_fini(int status)
854
855
        /* TODO: Add your own finishing code here, called after main */
        extern void simulation_exit(int status);
857
        simulation_exit(status);
858
   }
859
861
     * \brief _init function called in __libc_init_array()
863
     * This `__libc_init_array()` function is called during startup code,
     * user need to implement this function, otherwise when link it will
865
     * error init.c:(.text.__libc_init_array+0x26): undefined reference to `_init'
     * Please use \ref _premain_init function now
   void _init(void)
870
        /* Don't put any code here, please use _premain_init now */
872
   }
873
874
875
    * \brief _fini function called in __libc_fini_array()
876
     * \details
877
     * This `__libc_fini_array()` function is called when exit main.
878
     * user need to implement this function, otherwise when link it will
     * error fini.c:(.text.__libc_fini_array+0x28): undefined reference to `_fini'
880
     * \note
     * Please use \ref _postmain_fini function now
882
   void _fini(void)
884
885
        /* Don't put any code here, please use _postmain_fini now */
886
887
888
    /** @} */ /* End of Doxygen Group NMSIS_Core_SystemConfig */
889
```

#### system Device.h Template File

Here we provided system\_Device.h template file as below:

```
* Copyright (c) 2009-2018 Arm Limited. All rights reserved.
2
    * Copyright (c) 2019 Nuclei Limited. All rights reserved.
    * SPDX-License-Identifier: Apache-2.0
    * Licensed under the Apache License, Version 2.0 (the License); you may
    * not use this file except in compliance with the License.
    * You may obtain a copy of the License at
10
    * www.apache.org/licenses/LICENSE-2.0
11
12
    * Unless required by applicable law or agreed to in writing, software
13
    * distributed under the License is distributed on an AS IS BASIS, WITHOUT
14
    * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
15
    * See the License for the specific language governing permissions and
    * limitations under the License.
17
18
   19
    * @file
20
               system <Device>.h
    * @brief
               NMSIS Nuclei N/NX Device Peripheral Access Layer Header File for
21
               Device <Device>
22
    * @version V2.0.0
23
    * @date
               30. Dec 2022
24
    ********************
25
   #ifndef __SYSTEM_<Device>_H__ /* TODO: replace '<Device>' with your device name */
27
   #define __SYSTEM_<Device>_H__
28
29
   #ifdef __cplusplus
30
   extern "C" {
31
   #endif
32
33
   #include <stdint.h>
34
35
   extern volatile uint32_t SystemCoreClock;
                                               /*!< System Clock Frequency (Core Clock) */
36
37
   typedef struct EXC_Frame {
38
      unsigned long ra;
                                      /* ra: x1, return address for jump */
39
      unsigned long tp;
                                      /* tp: x4, thread pointer */
40
      unsigned long t0;
                                      /* t0: x5, temporary register 0 */
41
      unsigned long t1:
                                      /* t1: x6, temporary register 1 */
42
      unsigned long t2;
                                      /* t2: x7, temporary register 2 */
43
      unsigned long a0;
                                      /* a0: x10, return value or function argument 0 */
44
      unsigned long a1;
                                      /* a1: x11, return value or function argument 1 */
                                      /* a2: x12, function argument 2 */
      unsigned long a2;
46
      unsigned long a3;
                                      /* a3: x13, function argument 3 */
47
      unsigned long a4;
                                      /* a4: x14, function argument 4 */
48
      unsigned long a5;
                                      /* a5: x15, function argument 5 */
```

```
unsigned long cause;
                                          /* cause: machine/supervisor mode cause csr_
50
   →register */
       unsigned long epc;
                                          /* epc: machine/ supervisor mode exception program_
51
   →counter csr register */
                                          /* msubm: machine sub-mode csr register, nuclei
       unsigned long msubm;
52
   →customized, exclusive to machine mode */
   #ifndef __riscv_32e
53
       unsigned long a6;
                                         /* a6: x16, function argument 6 */
54
       unsigned long a7;
                                          /* a7: x17, function argument 7 */
                                          /* t3: x28, temporary register 3 */
       unsigned long t3;
56
       unsigned long t4;
                                         /* t4: x29, temporary register 4 */
57
       unsigned long t5;
                                         /* t5: x30, temporary register 5 */
58
       unsigned long t6;
                                         /* t6: x31, temporary register 6 */
   #endif
60
   } EXC_Frame_Type;
62
63
    * \brief Setup the microcontroller system.
64
    * \details
65
    * Initialize the System and update the SystemCoreClock variable.
66
67
   extern void SystemInit(void);
68
69
70
    * \brief Update SystemCoreClock variable.
71
    * \details
72
    * Updates the SystemCoreClock with current core Clock retrieved from cpu registers.
73
74
   extern void SystemCoreClockUpdate(void);
75
77
    * \brief Dump Exception Frame
78
79
   void Exception_DumpFrame(unsigned long sp, uint8_t mode);
81
82
   * \brief Register an exception handler for exception code EXCn
83
84
   extern void Exception_Register_EXC(uint32_t EXCn, unsigned long exc_handler);
85
86
87
    * \brief Get current exception handler for exception code EXCn
88
   extern unsigned long Exception_Get_EXC(uint32_t EXCn);
90
91
92
    * \brief Initialize eclic config
94
   extern void ECLIC_Init(void);
96
97
    * \brief Initialize a specific IRQ and register the handler
```

```
* \details
gg
     * This function set vector mode, trigger mode and polarity, interrupt level and
100
    ⇔priority,
     * assign handler for specific IRQn.
101
102
    extern int32_t ECLIC_Register_IRQ(IRQn_Type IRQn, uint8_t shv, ECLIC_TRIGGER_Type trig_
103
    →mode, uint8_t lvl, uint8_t priority, void* handler);
104
    #if defined(__TEE_PRESENT) && (__TEE_PRESENT == 1)
106
     * \brief Register an exception handler for exception code EXCn of supervisor mode
107
108
    extern void Exception_Register_EXC_S(uint32_t EXCn, unsigned long exc_handler);
110
111
     * \brief Get current exception handler for exception code EXCn of supervisor mode
112
113
    extern unsigned long Exception_Get_EXC_S(uint32_t EXCn);
114
115
116
     * \brief Initialize a specific IRQ and register the handler of supervisor mode
117
     * \details
118
     * This function set vector mode, trigger mode and polarity, interrupt level and.
119
    ⇔priority,
     * assign handler for specific IRQn.
120
121
    extern int32_t ECLIC_Register_IRO_S(IROn_Type IROn, uint8_t shv, ECLIC_TRIGGER_Type trig_
122
    →mode, uint8_t lvl, uint8_t priority, void* handler);
123
    #endif
124
125
    #ifdef __cplusplus
126
127
    #endif
128
129
    #endif /* __SYSTEM_<Device>_H__ */
130
```

## Device Header File < Device.h>

The Device Header File < Device.h > (page 63) contains the following sections that are device specific:

- *Interrupt Number Definition* (page 64) provides interrupt numbers (IRQn) for all exceptions and interrupts of the device.
- Configuration of the Processor and Core Peripherals (page 65) reflect the features of the device.
- Device Peripheral Access Layer (page 67) provides definitions for the Peripheral Access (page 555) to all device peripherals. It contains all data structures and the address mapping for device-specific peripherals.
- Access Functions for Peripherals (optional) provide additional helper functions for peripherals that are useful for programming of these peripherals. Access Functions may be provided as inline functions or can be extern references to a device-specific library provided by the silicon vendor.

NMSIS Core API (page 76) describes the standard features and functions of the Device Header File < Device.h > (page 63) in detail.

## **Interrupt Number Definition**

Device Header File < Device.h > (page 63) contains the enumeration IRQn\_Type that defines all exceptions and interrupts of the d

- Negative IRQn values represent processor core exceptions (internal interrupts).
- Positive IRQn values represent device-specific exceptions (external interrupts). The first device-specific interrupt has the IRQn value 0. The IRQn values needs extension to reflect the device-specific interrupt vector table in the *Startup File startup <Device>*.S (page 14).

The following example shows the extension of the interrupt vector table for the GD32VF103 device family.

```
typedef enum IRQn {
       /***** N200 Processor Exceptions Numbers
2
     Reserved0_IRQn
                                              /*!< Internal reserved
      Reserved1_IRQn
                                       1,
                                             /*!< Internal reserved
      Reserved2_IRQn
                                              /*!< Internal reserved
5
       SysTimerSW_IRQn
                                       3.
                                              /*!< System Timer SW interrupt
6
                                              /*!< Internal reserved
      Reserved3_IRQn
                                       4.
      Reserved4_IRQn
                                       5.
                                              /*!< Internal reserved
      Reserved5_IRQn
                                       6.
                                              /*!< Internal reserved
Q
      SysTimer_IRQn
                                       7,
                                              /*!< System Timer Interrupt
10
      Reserved6_IRQn
                                       8.
                                              /*!< Internal reserved
11
      Reserved7_IRQn
                                       9,
                                              /*!< Internal reserved
12
                                              /*!< Internal reserved
      Reserved8_IRQn
                                      10.
13
                                              /*!< Internal reserved
      Reserved9_IRQn
                                   = 11.
                                              /*!< Internal reserved
      Reserved10_IRQn
                                      12,
15
       Reserved11_IRQn
                                   = 13,
                                              /*!< Internal reserved
16
      Reserved12_IRQn
                                   = 14.
                                              /*!< Internal reserved
17
                                              /*!< Internal reserved
      Reserved13_IRQn
                                   = 15,
18
      Reserved14_IRQn
                                   = 16,
                                              /*!< Internal reserved
19
      HardFault_IRQn
                                   = 17,
                                              /*!< Hard Fault, storage access error
20
                                                                            (continues on next page)
```

```
Reserved15_IRQn
                                      18.
                                              /*!<
                                                   Internal reserved
21
22
       /***** GD32VF103 Specific Interrupt Numbers
23
     *******
       WWDGT_IRQn
                                   = 19.
                                              /*!< window watchDog timer interrupt
24
                                              /*!< LVD through EXTI line detect interrupt _
      LVD_IRQn
                                      20,
25
      TAMPER_IRQn
                                      21.
                                              /*!< tamper through EXTI line detect
26
27
       CAN1_EWMC_IRQn
                                      85,
                                              /*!< CAN1 EWMC interrupt
29
      USBFS_IRQn
                                              /*!< USBFS global interrupt
                                      86.
30
      SOC_INT_MAX,
                                              /*!< Number of total Interrupts
31
   } IRQn_Type;
```

# **Configuration of the Processor and Core Peripherals**

The *Device Header File <Device.h>* (page 63) configures the Nuclei N/NX Class Processors and the core peripherals with #define that are set prior to including the file *nmsis\_core.h*.

For recently released Nuclei 200/300/600/900 RISC-V CPU, the cpu private peripherals are also called internal regions(IREGION) and the address spaces are continuous with fixed size, cpu will be configured with only the base address of IREGION, such as ECLIC, TIMER, SMP, Cluster Cache, CIDU, PLIC unit, for more details, please check Nuclei ISA Spec and related CPU databook.

The following tables list the #define along with the possible values for N200, N300, N600, NX600. If these #define are missing default values are used.

### nmsis core.h

#### Note:

- \_\_NUCLEI\_N\_REV and \_\_NUCLEI\_NX\_REV are deprecated since 1.2.0, please use \_\_NUCLEI\_CPU\_REV and \_\_NUCLEI\_CPU\_SERIES now.
- \_\_HARTID\_OFFSET and \_\_SYSTIMER\_HARTID is added since 1.2.0

Table 5: Macros used in nmsis\_core.h

#define	Value Range	Default	Description
		0x0100	•
NUCLEI N. DEV. OD	0.01001		• For Nuclei N class device, defineNU-
NUCLEI_N_REV OR	0x0100		CLEI_N_REV, for NX class device, define
NUCLEI_NX_REV	0x0104		NUCLEI_NX_REV.
			• Core revision number ([15:8] revision num-
			ber, [7:0] patch number), 0x0100 -> 1.0,
			0x0104 -> 1.4
NUCLEI_CPU_REV			Define Nuclei CPU Revision Number, such as
NOCELL_CI O_REV	•	•	0x030A01 means v3.10.1.
NUCLEI_CPU_SERIES	•	•	Define Nuclei CPU Series, such as 0x0200,
			0x0300, 0x0600, 0x0900 for 200/300/600/900 se-
			ries.
HARTID_OFFSET	•	•	Define the offset of the first cpu hart's hartid vs
			hart index, eg, cpu first hartid is 3, set it to 3.
SYSTIMER_PRESENT	01	1	Define whether Priviate System Timer is present
			or not. This SysTimer is a Memory Mapped Unit.
SYS-		0x18030000	Base address of the System Timer Unit.
TIMER_BASEADDR			-
SYSTIMER_HARTID			Optional, if you cpu system only has one hart, and
<u></u> 515111VIER <u>_</u> 111111115	•	•	the timer hartid is known, you can set it to known
			value
ECLIC_PRESENT	01	1	Define whether Enhanced Core Local Interrupt
	0 1		Controller (ECLIC) Unit is present or not
ECLIC_BASEADDR		0x18020000	Base address of the ECLIC unit.
	•		
CIDU_PRESENT	0 1	0	Define whether Cluster Interrupt Distribution
	01		Unit (CIDU) is present or not
CIDU_BASEADDR		0x18050000	Base address of the CIDU unit.
	•		Bust address of the CIB C distri
ECLIC_INTCTLBITS	18	1	Define the number of hardware bits are actually
	1 0	•	implemented in the clicintctl registers.
ECLIC_INTNUM	1 1024	1	Define the total interrupt number(including the
			internal core interrupts) of ECLIC Unit
PMP_PRESENT	01	0	Define whether Physical Memory Protection
			(PMP) Unit is present or not.
PMP_ENTRY_NUM	8 or 16	8	Define the numbers of PMP entries.
SPMP_PRESENT	01	0	Define whether SMode Physical Memory Protec-
			tion (sPMP) Unit is present or not.
SPMP_ENTRY_NUM	8 or 16	8	Define the numbers of sPMP entries.
FPU_PRESENT	02	0	Define whether Floating Point Unit (FPU) is
			present or not.
			• 0: Not present
			• 1: Single precision FPU present
			• 2: Double precision FPU present
BITMANIP_PRESENT	0 1	0	Define whether Bitmainp Unit is present or not.
DSP_PRESENT	01	0	Define whether Digital Signal Processing Unit
			(DSP) is present or not.
VECTOR_PRESENT	01	0	Define whether Vector Unit is present or not.
ICACHE_PRESENT	01	0	Define whether I-Cache Unit is present or not.
66_DCACHE_PRESENT	01	0	Define whether D-Cache Present Stance.
CCM_PRESENT	01	0	Define whether Nuclei Cache Control and Man-
			tainence Unit is present or not.
INC_INTRINSIC_API	01	0	Define whether toolchain provided intrinsic api

### **NMSIS Version and Processor Information**

The following shows the defines in the *nmsis\_core.h* file that may be used in the *NMSIS-Core Device Templates* (page 12) to verify a minimum version or ensure that the right Nuclei N/NX/U/UX class is used.

#### **Device Peripheral Access Layer**

The Device Header File < Device.h > (page 63) contains for each peripheral:

- Register Layout Typedef
- · Base Address
- Access Definitions

The section *Peripheral Access* (page 555) shows examples for peripheral definitions.

#### **Device.h Template File**

Here we provided Device.h template file as below:

```
* Copyright (c) 2009-2019 Arm Limited. All rights reserved.
2
    * Copyright (c) 2019 Nuclei Limited. All rights reserved.
    * SPDX-License-Identifier: Apache-2.0
    * Licensed under the Apache License, Version 2.0 (the License); you may
    * not use this file except in compliance with the License.
    * You may obtain a copy of the License at
10
    * www.apache.org/licenses/LICENSE-2.0
12
    * Unless required by applicable law or agreed to in writing, software
13
    * distributed under the License is distributed on an AS IS BASIS, WITHOUT
14
    * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
    * See the License for the specific language governing permissions and
16
    * limitations under the License.
17
18
   /***********************
19
    * @file
              <Device>.h
20
              NMSIS Nuclei N/NX Core Peripheral Access Layer Header File for
21
              Device <Device>
22
    * @version V2.1.0
23
    * @date
              19. Dec 2023
24
    ***********************
25
  #ifndef __<Device>_H__
                            /* TODO: replace '<Device>' with your device name */
27
  #define __<Device>_H__
28
29
  #ifdef __cplusplus
  extern "C" {
31
  #endif
```

(continued from previous page)

```
33
   /* TODO: replace '<Vendor>' with vendor name; add your doxygen comment
34
   /** @addtogroup <Vendor>
35
    * @{
36
     */
37
38
   /* TODO: replace '<Device>' with device name; add your doxygen comment
40
   /** @addtogroup <Device>
    * @{
42.
44
   /** @addtogroup Configuration_of_NMSIS
46
    * @{
47
     */
48
   /** \brief SoC Download mode definition */
50
   /* TODO: device vendor can extend more download modes */
51
   typedef enum {
52
                                         /*!< Flashxip download mode */</pre>
       DOWNLOAD_MODE_FLASHXIP = 0,
53
                                         /*!< Flash download mode */
       DOWNLOAD\_MODE\_FLASH = 1,
54
                                         /*!< ilm download mode */
       DOWNLOAD_MODE_ILM = 2,
55
       DOWNLOAD\_MODE\_DDR = 3,
                                         /*!< ddr download mode */
       DOWNLOAD_MODE_SRAM = 4,
                                         /*!< sram download mode */
57
       DOWNLOAD_MODE_MAX,
   } DownloadMode_Type;
59
60
   /** \brief CPU Internal Region Information */
61
   typedef struct IRegion_Info {
62
      unsigned long iregion_base;
                                        /*!< Internal region base address */</pre>
      unsigned long eclic_base;
unsigned long systimer_base;
63
                                         /*!< eclic base address */
                                         /*!< system timer base address */</pre>
65
       unsigned long smp_base;
                                         /*!< smp base address */
                                         /*!< idu base address */
       unsigned long idu_base;
67
   } IRegion_Info_Type;
68
69
   →*/
                                                     Interrupt Number Definition
71
   → */
73
   typedef enum IRQn {
74
   /* ======= Nuclei N/NX Specific Interrupt Numbers
75
   76
   /* TODO: use this N/NX interrupt numbers if your device is a Nuclei N/NX device */
77
                        = 0, /*!< Internal reserved */
       Reserved0 IROn
```

(continued from previous page) /\*!< Internal reserved \*/ Reserved1 IROn 1. 79 Reserved2\_IRQn /\*!< Internal reserved \*/ 2, 80 /\*!< System Timer SW interrupt for SysTimerSW\_IRQn 3. 81 →both M/S mode in ECLIC \*/ Reserved3\_IRQn /\*!< Internal reserved \*/ 4 82 Reserved4\_IRQn 5. /\*!< Internal reserved \*/ 83 Reserved5\_IRQn 6. /\*!< Internal reserved \*/ 84 SysTimer\_IRQn 7, /\*!< System Timer Interrupt for both 85 →M/S mode in ECLIC \*/ Reserved6\_IRQn 8. /\*!< Internal reserved \*/ 86 9, /\*!< Internal reserved \*/ Reserved7\_IRQn = 87 Reserved8\_IRQn = 10,/\*!< Internal reserved \*/ 88 Reserved9\_IRQn /\*!< Internal reserved \*/ = 11, /\*!< Internal reserved \*/ Reserved10\_IRQn = 12, 90 /\*!< Internal reserved \*/ Reserved11\_IRQn = 13, /\*!< Internal reserved \*/ Reserved12 IROn = 14.92 Reserved13\_IRQn = 15,/\*!< Internal reserved \*/ 93 /\*!< CIDU Inter Core Interrupt \*/ InterCore IROn = 16. 94 /\*!< Internal reserved \*/ Reserved15\_IRQn = 17, /\*!< Internal reserved \*/ Reserved16\_IRQn = 18. 96 97 /\* TODO: add here your device specific external interrupt numbers. 19~1023 is reserved. →number for user. Maxmum interrupt supported could get from clicinfo.NUM\_INTERRUPT. According the interrupt handlers defined. 100 →in startup\_Device.s eg.: Interrupt for Timer#1 eclic\_tim0\_handler -> TIM0\_IRQn \*/ 101 <DeviceInterrupt>\_IRQn = 19, /\*!< Device Interrupt \*/ 102 103 SOC\_INT\_MAX, /\* Max SoC interrupt Number \*/ 104 } IRQn\_Type; 106 Exception Code Definition 108 109 110 typedef enum EXCn { 111 /\* ================================ Nuclei N/NX Specific Exception Code 112 0, InsUnalign\_EXCn /\*!< Instruction address misaligned \*/</pre> 113 /\*!< Instruction access fault \*/ InsAccFault\_EXCn = 1, 114 IlleIns\_EXCn /\*!< Illegal instruction \*/ 2, 115 /\*!< Beakpoint \*/</pre> Break\_EXCn 3, /\*!< Load address misaligned \*/ LdAddrUnalign EXCn 4. 117 /\*!< Load access fault \*/ LdFault\_EXCn 5, 118 StAddrUnalign\_EXCn 6, /\*!< Store or AMO address misaligned \*/</pre> 119

```
(continued from previous page)
       StAccessFault EXCn
                               = 7,
                                                    /*!< Store or AMO access fault */
120
                                = 8,
                                                     /*!< Environment call from User mode */
       UmodeEcall_EXCn
121
                                                    /*!< Environment call from S-mode */</pre>
       SmodeEcall_EXCn
                                   9.
122
                                                    /*!< Environment call from Machine
       MmodeEcall_EXCn
                                = 11.
123
    →mode */
       InsPageFault_EXCn
                            = 12,
                                                    /*!< Instruction page fault */
124
       LdPageFault_EXCn
                                = 13,
                                                    /*!< Load page fault */
125
       StPageFault_EXCn
                               = 15,
                                                    /*!< Store or AMO page fault */
126
                                = 24.
                                                    /*!< Stack overflow fault */
       StackOverflow_EXCn
       StackUnderflow_EXCn
                                = 25.
                                                    /*!< Stack underflow fault */
128
                                = 0xfff.
                                                    /*!< NMI interrupt */</pre>
       NMI EXCn
129
   } EXCn_Type;
130
131
132
   /* =========
                                                 Processor and Core Peripheral Section
133
                          ----- */
134
   extern volatile IRegion_Info_Type SystemIRegionInfo;
135
   /* ========== Configuration of the Nuclei N/NX Processor and Core.
136
    →Peripherals ======== */
   /* TODO: set the defines according your Device */
137
   /* TODO: define the correct core revision
            __NUCLEI_N_REV if your device is a Nuclei-N Class device, which is 32bit CPU
139
            __NUCLEI_NX_REV if your device is a Nuclei-NX Class device, which is 64bit CPU
140
    */
141
   #define __NUCLEI_N#_REV
                                     0x0100
                                                           /*!< Core Revision rXpY, version

_
142
    →X.Y, change N# to N for Nuclei N class cores, change N# to NX for Nuclei NX cores */
   #define __NUCLEI_CPU_REV
                                   0x030600
                                                           /*!< Nuclei CPU Core Revision,
    →version X.Y.Z, this is for the CPU Core Version, you get from Nuclei, eg. N300 v3.10.1,
    → it should be 0x030A01 */
   #define NUCLEI CPU SERIES
                                    0x0300
                                                           /*!< Nuclei CPU Series, such as_
144
    \rightarrow 200/300/600/900, eg. 900 will be 0x0900 */
   /* TODO: define the correct core features for the <Device> */
145
146
    * If your hart index is different to your hartid, you must define this __HARTID_OFFSET_
147
    * For example, if your cpu has 4 harts, and hartid start from 3, so the __HARTID_OFFSET_
148
    \rightarrow should set to 3.
    * Which means hartid 3-6 means hart index 0-3, this is useful for the timer software.
149
    →interrupt and timer interrupt trigger register location
150
   #ifndef __HARTID_OFFSET
151
   #define __HARTID_OFFSET
152
   #endif
153
                                                           /*!< Set to 1 if ECLIC is_
   #define __ECLIC_PRESENT
                                     1
    ⇔present */
   #define __ECLIC_BASEADDR
                                                                            /*!< Set tou
                                     SystemIRegionInfo.eclic_base
   →ECLIC baseaddr of your device */
```

(continued from previous page)

```
#define ECLIC INTCTLBITS
                                       8
                                                             /*! Set to 1 - 8, the number of
156
    →hardware bits are actually implemented in the clicintctl registers. */
   #define __ECLIC_INTNUM
                                       64
                                                             /*!< Set to 1 - 1024, total_
157
    →interrupt number of ECLIC Unit */
   #define __SYSTIMER_PRESENT
                                                             /*!< Set to 1 if System Timer is.
158
    ⇔present */
                                       SystemIRegionInfo.systimer_base
   #define __SYSTIMER_BASEADDR
                                                                                 /*!< Set to_
    → SysTimer baseaddr of your device */
   //#define __SYSTIMER_HARTID
                                                               /*!< Set this timer hartid if
    →you have only 1 hart in your cpu, and you know the timer hartid, just set it */
   #define __CIDU_PRESENT
                                                             /*!< Set to 1 if CIDU is present.
    → */
   #define __CIDU_BASEADDR
                                       SystemIRegionInfo.idu_base
                                                                                /*!< Set to...
    →cidu baseaddr of your device */
   #define __FPU_PRESENT
                                                             /*!< Set to 0, 1, or 2, 0 not
                                       1
    →present, 1 single floating point unit present, 2 double floating point unit present */
   #define __BITMANIP_PRESENT
                                       1
                                                             /*!< Set to 1 if Bitmainpulation_
164
    →extension is present */
   #define __DSP_PRESENT
                                                             /*!< Set to 1 if DSP is present
                                       1
165
    → */
   #define ___VECTOR_PRESENT
                                                             /*!< Set to 1 if Vector
                                       1
166
    →extension is present */
   #define __PMP_PRESENT
                                       1
                                                             /*!< Set to 1 if PMP is present.
167
    →*/
   #define __PMP_ENTRY_NUM
                                       16
                                                             /*!< Set to 8 or 16, the number
168
    →of PMP entries */
   #define __SPMP_PRESENT
                                                             /*!< Set to 1 if SPMP is present
169
    ~ */
   #define __SPMP_ENTRY_NUM
                                       16
                                                             /*!< Set to 8 or 16, the number.
170
    →of SPMP entries */
   #define __TEE_PRESENT
                                                             /*!< Set to 1 if TEE is present
171
    → */
   #define __ICACHE_PRESENT
                                                             /*!< Set to 1 if I-Cache is...
172
    →present */
                                                             /*!< Set to 1 if D-Cache is...
   #define __DCACHE_PRESENT
173
    \hookrightarrow present */
                                                             /*!< Set to 1 if Cache Control
   #define __CCM_PRESENT
174
    →and Mantainence Unit is present */
   #define __INC_INTRINSIC_API
                                                             /*!< Set to 1 if intrinsic api
175
    →header files need to be included */
   #define __Vendor_SysTickConfig
                                                             /*!< Set to 1 if different
    →SysTick Config is used */
   #define __Vendor_EXCEPTION
                                                             /*!< Set to 1 if vendor
    →exception hander is present */
178
   /** @} */ /* End of group Configuration_of_NMSIS */
179
181
   #include <nmsis_core.h>
   /* TODO: include your system_<Device>.h file
183
             replace '<Device>' with your device name */
184
   #include "system_<Device>.h"
                                                     /*!< <Device> System */
```

(continued from previous page) 186 187 ========= Start of section using anonymous unions 🗔 188 ----- \*/ 189 190 191 Device Specific Peripheral Section 192 193 /\* Macros for memory access operations \*/ #define \_REG8P(p, i) ((volatile uint8\_t \*) ((uintptr\_t)((p) +\_\_ 195 →(i)))) #define \_REG16P(p, i) ((volatile uint16\_t \*) ((uintptr\_t)((p) +\_\_ 196  $\hookrightarrow$  (i)))) ((volatile uint32\_t \*) ((uintptr\_t)((p) +\_\_ #define \_REG32P(p, i) 197  $\hookrightarrow$  (i)))) #define \_REG64P(p, i) ((volatile uint64\_t \*) ((uintptr\_t)((p) +\_\_ 198 →(i)))) (\*(REG8P(p, i)))#define \_REG8(p, i) #define \_REG16(p, i)  $(*(_REG16P(p, i)))$ 200 #define \_REG32(p, i)  $(*(_REG32P(p, i)))$ #define \_REG64(p, i)  $(*(_REG64P(p, i)))$ 202 #define REG8(addr) \_REG8((addr), 0) #define REG16(addr) \_REG16((addr), 0) 204 #define REG32(addr) \_REG32((addr), 0) #define REG64(addr) \_REG64((addr), 0) 206 /\* Macros for address type convert and access operations \*/ 208 #define ADDR16(addr) ((uint16\_t)(uintptr\_t)(addr)) 209 #define ADDR32(addr) ((uint32\_t)(uintptr\_t)(addr)) 210 #define ADDR64(addr) ((uint64\_t)(uintptr\_t)(addr)) 211 #define ADDR8P(addr) ((uint8\_t \*)(uintptr\_t)(addr)) 212 #define ADDR16P(addr) ((uint16\_t \*)(uintptr\_t)(addr)) 213 #define ADDR32P(addr) ((uint32\_t \*)(uintptr\_t)(addr)) 214 #define ADDR64P(addr) ((uint64\_t \*)(uintptr\_t)(addr)) 215 /\* Macros for Bit Operations \*/ 217 #if \_\_riscv\_xlen == 32 #define BITMASK\_MAX 0xFFFFFFFUL 219 #define BITOFS MAX 31 220 #else 221 #define BITMASK\_MAX 0xFFFFFFFFFFFFFULL #define BITOFS\_MAX 223 #endif 225 // BIT/BITS only support bit mask for \_\_riscv\_xlen // For RISC-V 32 bit, it support mask 32 bit wide

(continued from previous page)

```
// For RISC-V 64 bit, it support mask 64 bit wide
228
    #define BIT(ofs)
                                                  (0x1UL \ll (ofs))
229
    #define BITS(start, end)
                                                  ((BITMASK_MAX) << (start) & (BITMASK_MAX) >>_
230
    \hookrightarrow (BITOFS_MAX - (end)))
    #define GET_BIT(regval, bitofs)
                                                  (((regval) >> (bitofs)) & 0x1)
231
    #define SET_BIT(regval, bitofs)
                                                  ((regval) |= BIT(bitofs))
232
                                                  ((regval) &= (~BIT(bitofs)))
    #define CLR_BIT(regval, bitofs)
233
    #define FLIP_BIT(regval, bitofs)
                                                  ((regval) ^= BIT(bitofs))
234
    #define WRITE_BIT(regval, bitofs, val)
                                                  CLR_BIT(regval, bitofs); ((regval) |= ((val)
    →<< bitofs) & BIT(bitofs))
                                                  (!!((regval) & (0x1UL<<(bitofs))))
    #define CHECK_BIT(regval, bitofs)
    #define GET_BITS(regval, start, end)
                                                  (((regval) & BITS((start), (end))) >>_
237
    \hookrightarrow (start))
    #define SET_BITS(regval, start, end)
                                                  ((regval) |= BITS((start), (end)))
238
    #define CLR_BITS(regval, start, end)
                                                  ((regval) &= (~BITS((start), (end))))
    #define FLIP_BITS(regval, start, end)
                                                  ((regval) ^= BITS((start), (end)))
240
    #define WRITE_BITS(regval, start, end, val) CLR_BITS(regval, start, end); ((regval) |=_.
    \rightarrow ((val) << start) & BITS((start), (end)))
    #define CHECK_BITS_ALL(regval, start, end)
                                                  (!((~(regval)) & BITS((start), (end))))
242
    #define CHECK_BITS_ANY(regval, start, end)
                                                  ((regval) & BITS((start), (end)))
243
244
    #define BITMASK_SET(regval, mask)
                                                  ((regval) |= (mask))
245
    #define BITMASK_CLR(regval, mask)
                                                  ((regval) &= (~(mask)))
246
    #define BITMASK_FLIP(regval, mask)
                                                  ((regval) ^= (mask))
    #define BITMASK_CHECK_ALL(regval, mask)
                                                  (!((~(regval)) & (mask)))
248
    #define BITMASK_CHECK_ANY(regval, mask)
                                                  ((regval) & (mask))
250
    /** @addtogroup Device_Peripheral_peripherals
251
     * @{
252
253
254
    /* TODO: add here your device specific peripheral access structure typedefs
             following is an example for UART */
256
258
    /* -----
                                                           UART
259
                            260
262
      * @brief UART (UART)
263
264
    typedef struct {
                                                  /*!< (@ 0x40000000) UART Structure
      __IOM uint32_t
                        TXFIFO;
                                                  /*!< (@ 0x00000000) UART TX FIFO
             */
       _IM uint32_t
                       RXFIFO;
                                                  /*!< (@ 0x00000004) UART RX FIFO
```

```
(continued from previous page)
      __IOM uint32_t TXCTRL;
                                                 /*!< (@ 0x00000008) UART TX FIFO control
268
     __OM uint32_t
                       RXCTRL:
                                                 /*!< (@ 0x0000000C) UART RX FIFO control
269
            */
      __IM uint32_t
                                                 /*!< (@ 0x00000010) UART Interrupt Enable_
270
                       IE;
            */
    →flag
    __IM uint32_t
                       IP;
                                                 /*!< (@ 0x00000018) TART Interrupt Pending_
271
    -flag
                                                /*!< (@ 0x00000018) UART Baudrate Divider __
     __IM uint32_t
                       DIV;
            */
   } <DeviceAbbreviation>_UART_TypeDef;
273
274
   /*@}*/ /* end of group <Device>_Peripherals */
276
                            ============= End of section using anonymous unions 👅
278
279
280
                                                  Device Specific Peripheral Address Map
281
282
283
   /* TODO: add here your device peripherals base addresses
285
             following is an example for timer */
   /** @addtogroup Device_Peripheral_peripheralAddr
287
    * @{
289
   /* Peripheral and SRAM base address */
291
   #define <DeviceAbbreviation>_FLASH_BASE
                                                     (0x00000000UL)
292
                        ) Base Address */
    → /*!< (FLASH
   #define <DeviceAbbreviation>_SRAM_BASE
                                                     (0x20000000UL)
293
    → /*!< (SRAM ) Base Address */
   #define <DeviceAbbreviation>_PERIPH_BASE
                                                     (0x40000000UL)
294
    → /*!< (Peripheral) Base Address */
295
   /* Peripheral memory map */
   #define <DeviceAbbreviation>UARTO_BASE
                                                     (<DeviceAbbreviation>_PERIPH_BASE)
297
    → /*!< (UART 0 ) Base Address */
   #define <DeviceAbbreviation>I2C_BASE
                                                     (<DeviceAbbreviation>_PERIPH_BASE +_
298
    → 0x0800) /*!< (I2C ) Base Address */
                                                     (<DeviceAbbreviation>_PERIPH_BASE +_
   #define <DeviceAbbreviation>GPIO_BASE
299
    \rightarrow 0x1000) /*!< (GPIO ) Base Address */
300
   /** @} */ /* End of group Device_Peripheral_peripheralAddr */
301
302
```

(continued from previous page) 303 304 Peripheral declaration \*/ 307 308 /\* TODO: add here your device peripherals pointer definitions 309 following is an example for uart0 \*/ /\*\* @addtogroup Device\_Peripheral\_declaration 311 \* @{ 312 313 ((<DeviceAbbreviation>\_TMR\_TypeDef \*) #define <DeviceAbbreviation>\_UART0 314 → < DeviceAbbreviation > UARTO\_BASE) 315 316 /\*\* @} \*/ /\* End of group <Device> \*/ 317 318 /\*\* @} \*/ /\* End of group <Vendor> \*/ 319 #ifdef \_\_cplusplus 321

# 2.4 Register Mapping

#endif /\* \_\_<Device>\_H\_\_ \*/

322

323

325

#endif

The table below associates some common register names used in NMSIS to the register names used in Nuclei ISA Spec.

Note: The below register mapping maybe out of date, please refer to Nuclei ISA Spec for an updated version.

NMSIS Register Name	200, 300, 600, 900	Register Description
<b>Enhanced Core Local Inter</b>	rupt Controller(ECLIC)	
ECLIC->CFG	cliccfg	ECLIC Global Configuration Register
ECLIC->INFO	clicinfo	ECLIC Global Information Register
ECLIC->MTH	mth	ECLIC Global Machine Mode Threshold Reg-
		ister
ECLIC->CTRL[i].INTIP	clicintip[i]	ECLIC Interrupt Pending Register
ECLIC->CTRL[i].INTIE	clicintie[i]	ECLIC Interrupt Enable Register
ECLIC-	clicintattr[i]	ECLIC Interrupt Attribute Register
>CTRL[i].INTATTR		
ECLIC-	clicintctl[i]	ECLIC Interrupt Input Control Register
>CTRL[i].INTCTRL		
System Timer Unit(SysTimer)		
SysTimer->MTIMER	mtime_hi<<32 + mtime_lo	System Timer current value 64bits Register

Table 6: Register names used in NMSIS related with the register names in ISA

# 2.5 NMSIS Core API

SysTimer->MTIMERCMP

SysTimer->MSTOP

SysTimer->MSIP

If you want to access doxygen generated NMSIS Core API, please click NMSIS Core Doxygen API Documentation.

## 2.5.1 Version Control

## group NMSIS\_Core\_VersionControl

Version #define symbols for NMSIS release specific C/C++ source code.

mtimecmp\_hi << 32

mtimecmp\_lo

mstop

msip

We followed the semantic versioning 2.0.0<sup>12</sup> to control NMSIS version. The version format is **MA-JOR.MINOR.PATCH**, increment the:

- 1. MAJOR version when you make incompatible API changes,
- 2. MINOR version when you add functionality in a backwards compatible manner, and
- 3. PATCH version when you make backwards compatible bug fixes.

The header file nmsis\_version.h is included by each core header so that these definitions are available.

## **Example Usage for NMSIS Version Check:**

```
#if defined(__NMSIS_VERSION) && (__NMSIS_VERSION >= 0x00010105)
    #warning "Yes, we have NMSIS 1.1.5 or later"
#else
    #error "We need NMSIS 1.1.5 or later!"
#endif
```

System Timer compare value 64bits Register

System Timer Stop Register

System Timer SW interrupt Register

## **Unnamed Group**

# \_\_NUCLEI\_N\_REV (0x0309) Nuclei N class core revision number.

Reversion number format: [15:8] revision number, [7:0] patch number

Attention Deprecated, this define is exclusive with \_\_NUCLEI\_NX\_REV (page 77)

### \_\_NUCLEI\_NX\_REV (0x0207)

Nuclei NX class core revision number.

Reversion number format: [15:8] revision number, [7:0] patch number

**Attention** Deprecated, this define is exclusive with \_\_NUCLEI\_N\_REV (page 77)

## $\_\_NUCLEI\_CPU\_REV$ (0x030A01)

Nuclei CPU core revision number.

Nuclei RISC-V CPU Revision Number vX.Y.Z, eg. v3.10.1

Attention This define is exclusive with \_\_NUCLEI\_CPU\_SERIES (page 77)

## \_\_NUCLEI\_CPU\_SERIES (0x0200)

Nuclei CPU core series.

Nuclei RISC-V CPU Series Number, eg, 0x200, 0x300, 0x600, 0x900 for 200, 300, 600, 900 series.

Attention This define is used together with \_\_NUCLEI\_CPU\_REV (page 77)

### **Defines**

#### \_\_NMSIS\_VERSION\_MAJOR (1U)

Represent the NMSIS major version.

The NMSIS major version can be used to differentiate between NMSIS major releases.

#### \_\_NMSIS\_VERSION\_MINOR (3U)

Represent the NMSIS minor version.

The NMSIS minor version can be used to query a NMSIS release update including new features.

## $\_$ NMSIS\_VERSION\_PATCH (0U)

Represent the NMSIS patch version.

The NMSIS patch version can be used to show bug fixes in this package.

```
__NMSIS_VERSION ((__NMSIS_VERSION_MAJOR (page 77) << 16U) | (__NMSIS_VERSION_MINOR (page 77) << 8) | __NMSIS_VERSION_PATCH (page 77))
```

Represent the NMSIS Version.

NMSIS Version format: MAJOR.MINOR.PATCH

MAJOR: \_\_NMSIS\_VERSION\_MAJOR (page 77), stored in bits [31:16] of \_\_NMSIS\_VERSION (page 77)

- MINOR: \_\_NMSIS\_VERSION\_MINOR (page 77), stored in bits [15:8] of \_\_NMSIS\_VERSION (page 77)
- PATCH: \_\_NMSIS\_VERSION\_PATCH (page 77), stored in bits [7:0] of \_\_NMSIS\_VERSION (page 77)

# 2.5.2 Compiler Control

#### group NMSIS\_Core\_CompilerControl

Compiler agnostic #define symbols for generic c/c++ source code.

The NMSIS-Core provides the header file **nmsis\_compiler.h** with consistent #define symbols for generate C or C++ source files that should be compiler agnostic. Each NMSIS compliant compiler should support the functionality described in this section.

The header file **nmsis\_compiler.h** is also included by each Device Header File <device.h> so that these definitions are available.

#### **Defines**

```
_{\text{has\_builtin}}(x) (0)
    __ASM __asm
         Pass information from the compiler to the assembler.
    __INLINE inline
         Recommend that function should be inlined by the compiler.
    __STATIC_INLINE static inline
         Define a static function that may be inlined by the compiler.
    __STATIC_FORCEINLINE __attribute__((always_inline)) static inline
         Define a static function that should be always inlined by the compiler.
    __NO_RETURN __attribute__((__noreturn__))
         Inform the compiler that a function does not return.
    __USED __attribute__((used))
         Inform that a variable shall be retained in executable image.
    __WEAK __attribute__((weak))
         restrict pointer qualifier to enable additional optimizations.
    __VECTOR_SIZE(x) __attribute__((vector_size(x)))
         specified the vector size of the variable, measured in bytes
12 https://semver.org/
```

```
__PACKED __attribute__((packed, aligned(1)))
     Request smallest possible alignment.
__PACKED_STRUCT struct attribute ((packed, aligned(1)))
     Request smallest possible alignment for a structure.
__PACKED_UNION union attribute ((packed, aligned(1)))
     Request smallest possible alignment for a union.
__UNALIGNED_UINT16_WRITE(addr, val) (void)((((struct T UINT16 WRITE (page 80) *)(void *)(addr))->v)
                               = (val)
     Pointer for unaligned write of a uint16_t variable.
__UNALIGNED_UINT16_READ (addr) (((const struct T_UINT16_READ (page 80) *)(const void *)(addr))->v)
     Pointer for unaligned read of a uint16_t variable.
__UNALIGNED_UINT32_WRITE (addr, val) (void)((((struct T_UINT32_WRITE (page 80) *)(void *)(addr))->v)
                               = (val)
     Pointer for unaligned write of a uint32_t variable.
__UNALIGNED_UINT32_READ (addr) (((const struct T_UINT32_READ (page 80) *)(const void *)(addr))->v)
     Pointer for unaligned read of a uint32_t variable.
__ALIGNED(x) __attribute__((aligned(x)))
     Minimum x bytes alignment for a variable.
__RESTRICT restrict
     restrict pointer qualifier to enable additional optimizations.
__COMPILER_BARRIER() __ASM (page 78) volatile("":::"memory")
     Barrier to prevent compiler from reordering instructions.
__USUALLY(exp) __builtin_expect((exp), 1)
     provide the compiler with branch prediction information, the branch is usually true
__RARELY(exp) builtin expect((exp), 0)
     provide the compiler with branch prediction information, the branch is rarely true
__INTERRUPT __attribute__((interrupt))
     Use this attribute to indicate that the specified function is an interrupt handler run in Machine Mode.
__MACHINE_INTERRUPT __attribute__ ((interrupt ("machine")))
     Use this attribute to indicate that the specified function is an interrupt handler run in Machine Mode.
__SUPERVISOR_INTERRUPT __attribute__ ((interrupt ("supervisor")))
     Use this attribute to indicate that the specified function is an interrupt handler run in Supervisor Mode.
__USER_INTERRUPT __attribute__ ((interrupt ("user")))
     Use this attribute to indicate that the specified function is an interrupt handler run in User Mode.
```

#### **Variables**

#### PACKED STRUCT T\_UINT16\_WRITE

Packed struct for unaligned uint16\_t write access.

## \_\_PACKED\_STRUCT T\_UINT16\_READ

Packed struct for unaligned uint16\_t read access.

## \_\_PACKED\_STRUCT T\_UINT32\_WRITE

Packed struct for unaligned uint32\_t write access.

### \_\_PACKED\_STRUCT T\_UINT32\_READ

Packed struct for unaligned uint32 t read access.

## 2.5.3 Core CSR Register Access

Click Nuclei Core CSR<sup>13</sup> to learn about Core CSR in Nuclei ISA Spec.

## group NMSIS\_Core\_CSR\_Register\_Access

Functions to access the Core CSR Registers.

The following functions or macros provide access to Core CSR registers.

- Core CSR Encodings (page 115)
- Core CSR Registers (page 88)

#### **Defines**

## \_\_RV\_CSR\_SWAP(csr, val)

CSR operation Macro for csrrw instruction.

Read the content of csr register to \_\_v, then write content of val into csr register, then return \_\_v

## **Parameters**

- **csr** CSR macro definition defined in *Core CSR Registers* (page 88), eg. *CSR\_MSTATUS* (page 94)
- val value to store into the CSR register

Returns the CSR register value before written

## \_\_RV\_CSR\_READ(csr)

CSR operation Macro for csrr instruction.

Read the content of csr register to \_\_v and return it

#### **Parameters**

• **csr** – CSR macro definition defined in *Core CSR Registers* (page 88), eg. *CSR\_MSTATUS* (page 94)

**Returns** the CSR register value

<sup>&</sup>lt;sup>13</sup> https://doc.nucleisys.com/nuclei\_spec/isa/core\_csr.html

#### **\_\_RV\_CSR\_WRITE**(csr, val)

CSR operation Macro for csrw instruction.

Write the content of val to csr register

#### **Parameters**

- **csr** CSR macro definition defined in *Core CSR Registers* (page 88), eg. *CSR\_MSTATUS* (page 94)
- val value to store into the CSR register

#### \_\_RV\_CSR\_READ\_SET(csr, val)

CSR operation Macro for csrrs instruction.

Read the content of csr register to \_\_v, then set csr register to be \_\_v | val, then return \_\_v

#### **Parameters**

- **csr** CSR macro definition defined in *Core CSR Registers* (page 88), eg. *CSR\_MSTATUS* (page 94)
- val Mask value to be used wih csrrs instruction

**Returns** the CSR register value before written

#### \_\_RV\_CSR\_SET(csr, val)

CSR operation Macro for csrs instruction.

Set csr register to be csr\_content | val

#### **Parameters**

- **csr** CSR macro definition defined in *Core CSR Registers* (page 88), eg. *CSR\_MSTATUS* (page 94)
- val Mask value to be used wih csrs instruction

#### \_\_RV\_CSR\_READ\_CLEAR(csr, val)

CSR operation Macro for csrrc instruction.

Read the content of csr register to \_\_v, then set csr register to be \_\_v & ~val, then return \_\_v

## **Parameters**

- **csr** CSR macro definition defined in *Core CSR Registers* (page 88), eg. *CSR\_MSTATUS* (page 94)
- val Mask value to be used wih csrrc instruction

**Returns** the CSR register value before written

#### \_\_RV\_CSR\_CLEAR(csr, val)

CSR operation Macro for csrc instruction.

Set csr register to be csr\_content & ~val

#### **Parameters**

- **csr** CSR macro definition defined in *Core CSR Registers* (page 88), eg. *CSR\_MSTATUS* (page 94)
- val Mask value to be used wih csrc instruction

#### **Functions**

# \_\_STATIC\_FORCEINLINE void \_\_switch\_mode (uint8\_t mode, uintptr\_t stack, void(\*entry\_point)(void))

switch privilege from machine mode to others.

Execute into entry\_point in mode(supervisor or user) with given stack

#### **Parameters**

- **mode** privilege mode
- stack predefined stack, size should set enough
- **entry\_point** a function pointer to execute

## \_\_STATIC\_FORCEINLINE void \_\_enable\_irq (void)

Enable IRQ Interrupts.

Enables IRQ interrupts by setting the MIE-bit in the MSTATUS Register.

#### Remark

Can only be executed in Privileged modes.

## \_\_STATIC\_FORCEINLINE void \_\_disable\_irq (void)

Disable IRQ Interrupts.

Disables IRQ interrupts by clearing the MIE-bit in the MSTATUS Register.

#### Remark

Can only be executed in Privileged modes.

## \_\_STATIC\_FORCEINLINE void \_\_enable\_ext\_irq (void)

Enable External IRQ Interrupts.

Enables External IRQ interrupts by setting the MEIE-bit in the MIE Register.

#### Remark

Can only be executed in Privileged modes, available for plic interrupt mode.

## \_\_STATIC\_FORCEINLINE void \_\_disable\_ext\_irq (void)

Disable External IRQ Interrupts.

Disables External IRQ interrupts by clearing the MEIE-bit in the MIE Register.

#### Remark

Can only be executed in Privileged modes, available for plic interrupt mode.

### \_\_STATIC\_FORCEINLINE void \_\_enable\_timer\_irq (void)

Enable Timer IRQ Interrupts.

Enables Timer IRQ interrupts by setting the MTIE-bit in the MIE Register.

#### Remark

Can only be executed in Privileged modes, available for plic interrupt mode.

## \_\_STATIC\_FORCEINLINE void \_\_disable\_timer\_irq (void)

Disable Timer IRQ Interrupts.

Disables Timer IRQ interrupts by clearing the MTIE-bit in the MIE Register.

#### Remark

Can only be executed in Privileged modes, available for plic interrupt mode.

## \_\_STATIC\_FORCEINLINE void \_\_enable\_sw\_irq (void)

Enable software IRQ Interrupts.

Enables software IRQ interrupts by setting the MSIE-bit in the MIE Register.

#### Remark

Can only be executed in Privileged modes, available for plic interrupt mode.

## \_\_STATIC\_FORCEINLINE void \_\_disable\_sw\_irq (void)

Disable software IRQ Interrupts.

Disables software IRQ interrupts by clearing the MSIE-bit in the MIE Register.

### Remark

Can only be executed in Privileged modes, available for plic interrupt mode.

## \_\_STATIC\_FORCEINLINE void \_\_disable\_core\_irq (uint32\_t irq)

Disable Core IRQ Interrupt.

Disable Core IRQ interrupt by clearing the irq bit in the MIE Register.

### Remark

Can only be executed in Privileged modes, available for plic interrupt mode.

## \_\_STATIC\_FORCEINLINE void \_\_enable\_core\_irq (uint32\_t irq)

Enable Core IRQ Interrupt.

Enable Core IRQ interrupt by setting the irq bit in the MIE Register.

#### Remark

Can only be executed in Privileged modes, available for plic interrupt mode.

## \_\_STATIC\_FORCEINLINE uint32\_t \_\_get\_core\_irq\_pending (uint32\_t irq)

Get Core IRQ Interrupt Pending status.

Get Core IRQ interrupt pending status of irq bit.

#### Remark

Can only be executed in Privileged modes, available for plic interrupt mode.

### \_\_STATIC\_FORCEINLINE void \_\_clear\_core\_irq\_pending (uint32\_t irq)

Clear Core IRQ Interrupt Pending status.

Clear Core IRQ interrupt pending status of irq bit.

#### Remark

Can only be executed in Privileged modes, available for plic interrupt mode.

#### \_\_STATIC\_FORCEINLINE void \_\_enable\_irq\_s (void)

Enable IRQ Interrupts in supervisor mode.

Enables IRQ interrupts by setting the SIE-bit in the SSTATUS Register.

#### Remark

Can only be executed in Privileged modes.

## \_\_STATIC\_FORCEINLINE void \_\_disable\_irq\_s (void)

Disable IRQ Interrupts in supervisor mode.

Disables IRQ interrupts by clearing the SIE-bit in the SSTATUS Register.

#### Remark

Can only be executed in Privileged modes.

# \_\_STATIC\_FORCEINLINE void \_\_enable\_ext\_irq\_s (void)

Enable External IRQ Interrupts in supervisor mode.

Enables External IRQ interrupts by setting the SEIE-bit in the SIE Register.

### Remark

Can only be executed in Privileged modes, available for plic interrupt mode.

## \_\_STATIC\_FORCEINLINE void \_\_disable\_ext\_irq\_s (void)

Disable External IRQ Interrupts in supervisor mode.

Disables External IRQ interrupts by clearing the SEIE-bit in the SIE Register.

#### Remark

Can only be executed in Privileged modes, available for plic interrupt mode.

#### \_\_STATIC\_FORCEINLINE void \_\_enable\_timer\_irq\_s (void)

Enable Timer IRQ Interrupts in supervisor mode.

Enables Timer IRQ interrupts by setting the STIE-bit in the SIE Register.

#### Remark

Can only be executed in Privileged modes, available for plic interrupt mode.

## \_\_STATIC\_FORCEINLINE void \_\_disable\_timer\_irq\_s (void)

Disable Timer IRQ Interrupts in supervisor mode.

Disables Timer IRQ interrupts by clearing the STIE-bit in the SIE Register.

#### Remark

Can only be executed in Privileged modes, available for plic interrupt mode.

#### \_\_STATIC\_FORCEINLINE void \_\_enable\_sw\_irq\_s (void)

Enable software IRQ Interrupts in supervisor mode.

Enables software IRQ interrupts by setting the SSIE-bit in the SIE Register.

## Remark

Can only be executed in Privileged modes, available for plic interrupt mode.

#### \_\_STATIC\_FORCEINLINE void \_\_disable\_sw\_irq\_s (void)

Disable software IRQ Interrupts in supervisor mode.

Disables software IRQ interrupts by clearing the SSIE-bit in the SIE Register.

#### Remark

Can only be executed in Privileged modes, available for plic interrupt mode.

### \_\_STATIC\_FORCEINLINE void \_\_disable\_core\_irq\_s (uint32\_t irq)

Disable Core IRQ Interrupt in supervisor mode.

Disable Core IRQ interrupt by clearing the irq bit in the SIE Register.

#### Remark

Can only be executed in Privileged modes, available for plic interrupt mode.

## \_\_STATIC\_FORCEINLINE void \_\_enable\_core\_irq\_s (uint32\_t irq)

Enable Core IRQ Interrupt in supervisor mode.

Enable Core IRQ interrupt by setting the irq bit in the MIE Register.

#### Remark

Can only be executed in Privileged modes, available for plic interrupt mode.

## \_\_STATIC\_FORCEINLINE uint32\_t \_\_get\_core\_irq\_pending\_s (uint32\_t irq)

Get Core IRQ Interrupt Pending status in supervisor mode.

Get Core IRQ interrupt pending status of irq bit.

#### Remark

Can only be executed in Privileged modes, available for plic interrupt mode.

## \_\_STATIC\_FORCEINLINE void \_\_clear\_core\_irq\_pending\_s (uint32\_t irq)

Clear Core IRQ Interrupt Pending status in supervisor mode.

Clear Core IRQ interrupt pending status of irq bit.

### Remark

Can only be executed in Privileged modes, available for plic interrupt mode.

#### \_\_STATIC\_FORCEINLINE uint64\_t \_\_get\_rv\_cycle (void)

Read whole 64 bits value of mcycle counter.

This function will read the whole 64 bits of MCYCLE register

### Remark

It will work for both RV32 and RV64 to get full 64bits value of MCYCLE

**Returns** The whole 64 bits value of MCYCLE

## \_\_STATIC\_FORCEINLINE void \_\_set\_rv\_cycle (uint64\_t cycle)

Set whole 64 bits value of mcycle counter.

This function will set the whole 64 bits of MCYCLE register

#### Remark

It will work for both RV32 and RV64 to set full 64bits value of MCYCLE

#### \_\_STATIC\_FORCEINLINE uint64\_t \_\_get\_rv\_instret (void)

Read whole 64 bits value of machine instruction-retired counter.

This function will read the whole 64 bits of MINSTRET register

#### Remark

It will work for both RV32 and RV64 to get full 64bits value of MINSTRET

Returns The whole 64 bits value of MINSTRET

## \_\_STATIC\_FORCEINLINE void \_\_set\_rv\_instret (uint64\_t instret)

Set whole 64 bits value of machine instruction-retired counter.

This function will set the whole 64 bits of MINSTRET register

#### Remark

It will work for both RV32 and RV64 to set full 64bits value of MINSTRET

#### \_\_STATIC\_FORCEINLINE uint64\_t \_\_get\_rv\_time (void)

Read whole 64 bits value of real-time clock.

This function will read the whole 64 bits of TIME register

## Remark

It will work for both RV32 and RV64 to get full 64bits value of TIME

**Attention** only available when user mode available

Returns The whole 64 bits value of TIME CSR

## \_\_STATIC\_FORCEINLINE unsigned long \_\_get\_cluster\_id (void)

Get cluster id of current cluster.

This function will get cluster id of current cluster in a multiple cluster system

#### Remark

mhartid bit 15-8 is designed for cluster id in nuclei subsystem reference design

Attention function is allowed in machine mode only

**Returns** The cluster id of current cluster

## \_\_STATIC\_FORCEINLINE unsigned long \_\_get\_hart\_index (void)

Get hart index of current cluster.

This function will get hart index of current cluster in a multiple cluster system, hart index is hartid - hartid offset, for example if your hartid is 1, and offset is 1, then hart index is 0

Attention function is allowed in machine mode only

Returns The hart index of current cluster

## \_\_STATIC\_FORCEINLINE unsigned long \_\_get\_hart\_id (void)

Get hart id of current cluster.

This function will get hart id of current cluster in a multiple cluster system

#### Remark

it will return full hartid not part of it for reference subsystem design, if your reference subsystem design has hartid offset, please define \_\_HARTID\_OFFSET in <Device>.h

**Attention** function is allowed in machine mode only

**Returns** The hart id of current cluster

# 2.5.4 Core CSR Encoding

Click Nuclei Core CSR<sup>14</sup> to learn about Core CSR in Nuclei ISA Spec.

#### **Core CSR Register Definitions**

#### group NMSIS\_Core\_CSR\_Registers

NMSIS Core CSR Register Definitions.

The following macros are used for CSR Register Defintions.

<sup>14</sup> https://doc.nucleisys.com/nuclei\_spec/isa/core\_csr.html

# **Defines** ${\tt CSR\_USTATUS}~0x0$ $\textbf{CSR\_FFLAGS}~0x1$ CSR\_FRM 0x2 $\textbf{CSR\_FCSR}~0x3$ $\textbf{CSR\_VSTART}~0x8$ $\textbf{CSR\_VXSAT}~0x9$ ${\tt CSR\_VXRM}~0xa$ CSR\_VCSR 0xf CSR\_SEED 0x15 $\textbf{CSR\_JVT}~0x17$ ${\tt CSR\_CYCLE}~0xc00$ CSR\_TIME 0xc01CSR\_INSTRET 0xc02 CSR\_HPMCOUNTER3 0xc03 CSR\_HPMCOUNTER4 0xc04 CSR\_HPMCOUNTER5 0xc05 CSR\_HPMCOUNTER6 0xc06 CSR\_HPMCOUNTER7 0xc07 CSR\_HPMCOUNTER8 0xc08

2.5. NMSIS Core API

CSR\_HPMCOUNTER9 0xc09

 $\textbf{CSR\_HPMCOUNTER10}~0xc0a$ CSR\_HPMCOUNTER11 0xc0b CSR\_HPMCOUNTER12 0xc0c  $\textbf{CSR\_HPMCOUNTER13}~0xc0d$ CSR\_HPMCOUNTER14 0xc0e CSR\_HPMCOUNTER15 0xc0f CSR\_HPMCOUNTER16 0xc10 CSR\_HPMCOUNTER17 0xc11  $\textbf{CSR\_HPMCOUNTER18}\ 0xc12$ CSR\_HPMCOUNTER19 0xc13 CSR\_HPMCOUNTER20 0xc14 CSR\_HPMCOUNTER21 0xc15 CSR\_HPMCOUNTER22 0xc16 CSR\_HPMCOUNTER23 0xc17 CSR\_HPMCOUNTER24 0xc18 CSR\_HPMCOUNTER25 0xc19  $\textbf{CSR\_HPMCOUNTER26}~0xc1a$ CSR\_HPMCOUNTER27 0xc1b  $\textbf{CSR\_HPMCOUNTER28}~0xc1c$ CSR\_HPMCOUNTER29 0xc1d CSR\_HPMCOUNTER30 0xc1e

CSR_HPMCOUNTER31 0xc1f
CSR_VL 0xc20
CSR_VTYPE 0xc21
CSR_VLENB 0xc22
CSR_SSTATUS 0x100
CSR_SEDELEG 0x102
CSR_SIDELEG 0x103
CSR_SIE 0x104
CSR_STVEC 0x105
<b>CSR_STVT</b> 0x107
<b>CSR_STVT</b> 0x107
CSR_SCOUNTEREN 0x106
CSR_SENVCFG 0x10a
CSR_SSTATEENO 0x10c
CSR_SSTATEEN1 0x10d
CSR_SSTATEEN2 0x10e
CSR_SSTATEEN3 0x10f
CSR_SSCRATCH 0x140
<b>CSR_SEPC</b> 0x141
CSR_SCAUSE 0x142
CSR_STVAL 0x143

CSR_SIP 0x144
CSR_STIMECMP 0x14d
CSR_SATP 0x180
CSR_SCONTEXT 0x5a8
CSR_VSSTATUS 0x200
<b>CSR_VSIE</b> 0x204
CSR_VSTVEC 0x205
CSR_VSSCRATCH 0x240
CSR_VSEPC 0x241
CSR_VSCAUSE 0x242
CSR_VSTVAL 0x243
CSR_VSIP 0x244
CSR_VSTIMECMP 0x24d
CSR_VSATP 0x280
CSR_HSTATUS 0x600
CSR_HEDELEG 0x602
CSR_HIDELEG 0x603
<b>CSR_HIE</b> 0x604
CSR_HTIMEDELTA 0x605
CSR_HCOUNTEREN 0x606
CSR_HGEIE 0x607

CSR\_HENVCFG 0x60a CSR\_HSTATEENO 0x60c CSR\_HSTATEEN1 0x60d CSR\_HSTATEEN2 0x60e CSR\_HSTATEEN3 0x60f  $\textbf{CSR\_HTVAL} \ 0x643$ CSR\_HIP 0x644 CSR\_HVIP 0x645 CSR\_HTINST 0x64a CSR\_HGATP 0x680  $\textbf{CSR\_HCONTEXT}~0x6a8$  $\textbf{CSR\_HGEIP}~0xe12$  $\textbf{CSR\_SCOUNTOVF}~0xda0$  $\textbf{CSR\_UTVT}~0x7$ CSR\_UNXTI 0x45 CSR\_UINTSTATUS 0x46  $\textbf{CSR\_USCRATCHCSW}~0x48$ CSR\_USCRATCHCSWL 0x49 **CSR\_SNXTI** 0x145 CSR\_SINTSTATUS 0x146

2.5. NMSIS Core API 93

 $\textbf{CSR\_SSCRATCHCSW}~0x148$ 

CSR_SSCRATCHCSWL 0x149
<b>CSR_MTVT</b> 0x307
<b>CSR_MTVT</b> 0x307
CSR_MNXTI 0x345
CSR_MNXTI 0x345
CSR_MINTSTATUS 0x346
CSR_MINTSTATUS 0x346
CSR_MSCRATCHCSW 0x348
CSR_MSCRATCHCSW 0x348
CSR_MSCRATCHCSWL 0x349
CSR_MSCRATCHCSWL 0x349
CSR_MSTATUS 0x300
CSR_MISA 0x301
CSR_MEDELEG 0x302
CSR_MIDELEG 0x303
CSR_MIE 0x304
CSR_MTVEC 0x305
CSR_MCOUNTEREN 0x306
CSR_MENVCFG 0x30a
CSR_MSTATEENO 0x30c
CSR_MSTATEEN1 0x30d

CSR\_MSTATEEN2 0x30e CSR\_MSTATEEN3 0x30f CSR\_MCOUNTINHIBIT 0x320  $\textbf{CSR\_MSCRATCH}\ 0x340$  $CSR\_MEPC 0x341$  $\textbf{CSR\_MCAUSE}\ 0x342$ CSR\_MTVAL 0x343 CSR\_MBADADDR 0x343  $\textbf{CSR\_MIP}\ 0x344$ CSR\_MTINST 0x34a  $\textbf{CSR\_MTVAL2} \ 0x34b$  $CSR\_PMPCFG0 0x3a0$  $\textbf{CSR\_PMPCFG1}\ 0x3a1$ CSR\_PMPCFG2 0x3a2 CSR\_PMPCFG3 0x3a3 CSR\_PMPCFG4 0x3a4  $\textbf{CSR\_PMPCFG5}\ 0x3a5$ CSR\_PMPCFG6 0x3a6  $\textbf{CSR\_PMPCFG7}\ 0x3a7$ CSR\_PMPCFG8 0x3a8

2.5. NMSIS Core API 95

 $\textbf{CSR\_PMPCFG9}\ 0x3a9$ 

CSR\_PMPCFG10 0x3aa CSR\_PMPCFG11 0x3ab CSR\_PMPCFG12 0x3ac CSR\_PMPCFG13 0x3ad CSR\_PMPCFG14 0x3ae CSR\_PMPCFG15 0x3af CSR\_PMPADDR0 0x3b0 CSR\_PMPADDR1 0x3b1  $\textbf{CSR\_PMPADDR2}\ 0x3b2$ CSR\_PMPADDR3 0x3b3 CSR\_PMPADDR4 0x3b4 CSR\_PMPADDR5 0x3b5  ${\color{red} \textbf{CSR\_PMPADDR6}}\ 0x3b6$ CSR\_PMPADDR7 0x3b7 CSR\_PMPADDR8 0x3b8 CSR\_PMPADDR9 0x3b9  $\textbf{CSR\_PMPADDR10} \ 0x3ba$ CSR\_PMPADDR11 0x3bb CSR\_PMPADDR12 0x3bc CSR\_PMPADDR13 0x3bd CSR\_PMPADDR14 0x3be

CSR\_PMPADDR15 0x3bf

CSR\_PMPADDR16 0x3c0

CSR\_PMPADDR17 0x3c1

CSR\_PMPADDR18 0x3c2

CSR\_PMPADDR19 0x3c3

 $\textbf{CSR\_PMPADDR20}\ 0x3c4$ 

CSR\_PMPADDR21 0x3c5

CSR\_PMPADDR22 0x3c6

 $\textbf{CSR\_PMPADDR23}\ 0x3c7$ 

CSR\_PMPADDR24 0x3c8

CSR\_PMPADDR25 0x3c9

CSR\_PMPADDR26 0x3ca

CSR\_PMPADDR27 0x3cb

 $\textbf{CSR\_PMPADDR28}\ 0x3cc$ 

CSR\_PMPADDR29 0x3cd

CSR\_PMPADDR30 0x3ce

 $\textbf{CSR\_PMPADDR31} \ 0x3cf$ 

 $\textbf{CSR\_PMPADDR32} \ 0x3d0$ 

CSR\_PMPADDR33 0x3d1

 $CSR\_PMPADDR34$  0x3d2

CSR\_PMPADDR35 0x3d3

CSR_PMPADDR36 0x3d4
CSR_PMPADDR37 0x3d5
CSR_PMPADDR38 0x3d6
CSR_PMPADDR39 0x3d7
CSR_PMPADDR40 0x3d8
CSR_PMPADDR41 0x3d9
CSR_PMPADDR42 0x3da
CSR_PMPADDR43 0x3db
CSR_PMPADDR44 0x3dc
CSR_PMPADDR45 0x3dd
CSR_PMPADDR46 0x3de
CSR_PMPADDR47 0x3df
CSR_PMPADDR48 0x3e0
CSR_PMPADDR49 0x3e1
CSR_PMPADDR50 0x3e2
CSR_PMPADDR51 0x3e3
CSR_PMPADDR52 0x3e4
CSR_PMPADDR53 0x3e5
CSR_PMPADDR54 0x3e6
CSR_PMPADDR55 0x3e7
CSR_PMPADDR56 0x3e8

CSR\_PMPADDR57 0x3e9 CSR\_PMPADDR58 0x3ea CSR\_PMPADDR59 0x3eb CSR\_PMPADDR60 0x3ec CSR\_PMPADDR61 0x3ed CSR\_PMPADDR62 0x3ee CSR\_PMPADDR63 0x3ef CSR\_MSECCFG 0x747 CSR\_TSELECT 0x7a0 CSR\_TDATA1 0x7a1  $\mathbf{CSR\_TDATA2}\ 0x7a2$ CSR\_TDATA3 0x7a3  $\textbf{CSR\_TINFO}~0x7a4$  $\textbf{CSR\_TCONTROL}~0x7a5$  $\textbf{CSR\_MCONTEXT}\ 0x7a8$ CSR\_MSCONTEXT 0x7aa  $\textbf{CSR\_DCSR}~0x7b0$ **CSR\_DPC** 0x7b1

 $\textbf{CSR\_DSCRATCHO}~0x7b2$ 

CSR\_DSCRATCH1 0x7b3

 $\textbf{CSR\_MCYCLE}\ 0xb00$ 

CSR\_MINSTRET 0xb02 CSR\_MHPMCOUNTER3 0xb03 **CSR\_MHPMCOUNTER4** 0xb04 CSR\_MHPMCOUNTER5 0xb05 CSR\_MHPMCOUNTER6 0xb06 CSR\_MHPMCOUNTER7 0xb07 CSR\_MHPMCOUNTER8 0xb08 CSR\_MHPMCOUNTER9 0xb09 CSR\_MHPMCOUNTER10 0xb0a CSR\_MHPMCOUNTER11 0xb0b CSR\_MHPMCOUNTER12 0xb0c CSR\_MHPMCOUNTER13 0xb0d CSR\_MHPMCOUNTER14 0xb0e CSR\_MHPMCOUNTER15 0xb0f CSR\_MHPMCOUNTER16 0xb10 CSR\_MHPMCOUNTER17 0xb11  $\textbf{CSR\_MHPMCOUNTER18}\ 0xb12$ CSR\_MHPMCOUNTER19 0xb13 CSR\_MHPMCOUNTER20 0xb14 CSR\_MHPMCOUNTER21 0xb15 CSR\_MHPMCOUNTER22 0xb16 CSR\_MHPMCOUNTER23 0xb17

CSR\_MHPMCOUNTER24 0xb18

CSR\_MHPMCOUNTER25 0xb19

CSR\_MHPMCOUNTER26 0xb1a

CSR\_MHPMCOUNTER27 0xb1b

 $\textbf{CSR\_MHPMCOUNTER28}~0xb1c$ 

CSR\_MHPMCOUNTER29 0xb1d

CSR\_MHPMCOUNTER30 0xb1e

CSR\_MHPMCOUNTER31 0xb1f

CSR\_MHPMEVENT3 0x323

CSR\_MHPMEVENT4 0x324

CSR\_MHPMEVENT5 0x325

CSR\_MHPMEVENT6 0x326

CSR\_MHPMEVENT7 0x327

CSR\_MHPMEVENT8 0x328

CSR\_MHPMEVENT9 0x329

 $\textbf{CSR\_MHPMEVENT10} \ 0x32a$ 

 $\textbf{CSR\_MHPMEVENT11} \ 0x32b$ 

 $CSR\_MHPMEVENT12$  0x32c

CSR\_MHPMEVENT13 0x32d

CSR\_MHPMEVENT14 0x32e

CSR\_MHPMEVENT15 0x32f CSR\_MHPMEVENT16 0x330  $\textbf{CSR\_MHPMEVENT17} \ 0x331$ CSR\_MHPMEVENT18 0x332 CSR\_MHPMEVENT19 0x333 CSR\_MHPMEVENT20 0x334 CSR\_MHPMEVENT21 0x335 CSR\_MHPMEVENT22 0x336 CSR\_MHPMEVENT23 0x337 CSR\_MHPMEVENT24 0x338  $\textbf{CSR\_MHPMEVENT25}\ 0x339$ CSR\_MHPMEVENT26 0x33a CSR\_MHPMEVENT27 0x33b CSR\_MHPMEVENT28 0x33c CSR\_MHPMEVENT29 0x33d CSR\_MHPMEVENT30 0x33e  $\textbf{CSR\_MHPMEVENT31} \ 0x33f$ CSR\_MVENDORID 0xf11  $\textbf{CSR\_MARCHID}~0xf12$ CSR\_MIMPID 0xf13  $\textbf{CSR\_MHARTID}~0xf14$ 

**CSR\_MCONFIGPTR** 0xf15 CSR\_STIMECMPH 0x15d  ${\color{red} \textbf{CSR\_VSTIMECMPH}}~0x25d$  $\textbf{CSR\_HTIMEDELTAH}~0x615$ **CSR\_HENVCFGH** 0x61a CSR\_HSTATEENOH 0x61c CSR\_HSTATEEN1H 0x61d CSR\_HSTATEEN2H 0x61e CSR\_HSTATEEN3H 0x61f CSR\_CYCLEH 0xc80 CSR\_TIMEH 0xc81 CSR\_INSTRETH 0xc82  ${\tt CSR\_HPMCOUNTER3H}~0xc83$ CSR\_HPMCOUNTER4H 0xc84 CSR\_HPMCOUNTER5H 0xc85 CSR\_HPMCOUNTER6H 0xc86 CSR\_HPMCOUNTER7H 0xc87 CSR\_HPMCOUNTER8H 0xc88 CSR\_HPMCOUNTER9H 0xc89

CSR\_HPMCOUNTER10H 0xc8a

CSR\_HPMCOUNTER11H 0xc8b

CSR\_HPMCOUNTER12H 0xc8c  $\textbf{CSR\_HPMCOUNTER13H}~0xc8d$ CSR\_HPMCOUNTER14H 0xc8e  $\textbf{CSR\_HPMCOUNTER15H}~0xc8f$ CSR\_HPMCOUNTER16H 0xc90 CSR\_HPMCOUNTER17H 0xc91 CSR\_HPMCOUNTER18H 0xc92 CSR\_HPMCOUNTER19H 0xc93 CSR\_HPMCOUNTER20H 0xc94 CSR\_HPMCOUNTER21H 0xc95 CSR\_HPMCOUNTER22H 0xc96 CSR\_HPMCOUNTER23H 0xc97 CSR\_HPMCOUNTER24H 0xc98 CSR\_HPMCOUNTER25H 0xc99 CSR\_HPMCOUNTER26H 0xc9a CSR\_HPMCOUNTER27H 0xc9b CSR\_HPMCOUNTER28H 0xc9c CSR\_HPMCOUNTER29H 0xc9d CSR\_HPMCOUNTER30H 0xc9e CSR\_HPMCOUNTER31H 0xc9f CSR\_MSTATUSH 0x310

 $\textbf{CSR\_MENVCFGH}\ 0x31a$ 

CSR\_MSTATEENOH 0x31c

CSR\_MSTATEEN1H 0x31d

CSR\_MSTATEEN2H 0x31e

CSR\_MSTATEEN3H 0x31f

CSR\_MHPMEVENT3H 0x723

CSR\_MHPMEVENT4H 0x724

CSR\_MHPMEVENT5H 0x725

CSR\_MHPMEVENT6H 0x726

CSR\_MHPMEVENT7H 0x727

 $CSR\_MHPMEVENT8H$  0x728

CSR\_MHPMEVENT9H 0x729

 $\textbf{CSR\_MHPMEVENT10H}~0x72a$ 

 $\textbf{CSR\_MHPMEVENT11H}~0x72b$ 

 $\textbf{CSR\_MHPMEVENT12H}~0x72c$ 

CSR\_MHPMEVENT13H 0x72d

 $\textbf{CSR\_MHPMEVENT14H}~0x72e$ 

CSR\_MHPMEVENT15H 0x72f

 $\textbf{CSR\_MHPMEVENT16H}~0x730$ 

CSR\_MHPMEVENT17H 0x731

 $\textbf{CSR\_MHPMEVENT18H}~0x732$ 

CSR\_MHPMEVENT19H 0x733  $CSR\_MHPMEVENT20H 0x734$ CSR\_MHPMEVENT21H 0x735  $\textbf{CSR\_MHPMEVENT22H}~0x736$ CSR\_MHPMEVENT23H 0x737 CSR\_MHPMEVENT24H 0x738 CSR\_MHPMEVENT25H 0x739  $CSR\_MHPMEVENT26H 0x73a$ CSR\_MHPMEVENT27H 0x73b  ${\color{red} \textbf{CSR\_MHPMEVENT28H}}~0x73c$ CSR\_MHPMEVENT29H 0x73d CSR\_MHPMEVENT30H 0x73e  ${\color{red} \textbf{CSR\_MHPMEVENT31H}}~0x73f$ CSR\_MSECCFGH 0x757 CSR\_MCYCLEH 0xb80 CSR\_MINSTRETH 0xb82 CSR\_MHPMCOUNTER3H 0xb83 CSR\_MHPMCOUNTER4H 0xb84 CSR\_MHPMCOUNTER5H 0xb85 CSR\_MHPMCOUNTER6H 0xb86 CSR\_MHPMCOUNTER7H 0xb87 CSR\_MHPMCOUNTER8H 0xb88

CSR\_MHPMCOUNTER9H 0xb89

CSR\_MHPMCOUNTER10H 0xb8a

CSR\_MHPMCOUNTER11H 0xb8b

CSR\_MHPMCOUNTER12H 0xb8c

CSR\_MHPMCOUNTER13H 0xb8d

CSR\_MHPMCOUNTER14H 0xb8e

CSR\_MHPMCOUNTER15H 0xb8f

CSR\_MHPMCOUNTER16H 0xb90

CSR\_MHPMCOUNTER17H 0xb91

CSR\_MHPMCOUNTER18H 0xb92

CSR\_MHPMCOUNTER19H 0xb93

CSR\_MHPMCOUNTER20H 0xb94

CSR\_MHPMCOUNTER21H 0xb95

CSR\_MHPMCOUNTER22H 0xb96

CSR\_MHPMCOUNTER23H 0xb97

CSR\_MHPMCOUNTER24H 0xb98

CSR\_MHPMCOUNTER25H 0xb99

**CSR\_MHPMCOUNTER26H** 0xb9a

**CSR\_MHPMCOUNTER27H** 0xb9b

CSR\_MHPMCOUNTER28H 0xb9c

CSR_MHPMCOUNTER29H 0xb9d
CSR_MHPMCOUNTER30H 0xb9e
CSR_MHPMCOUNTER31H 0xb9f
CSR_SPMPCFG0 0x1A0
CSR_SPMPCFG1 0x1A1
CSR_SPMPCFG2 0x1A2
CSR_SPMPCFG3 0x1A3
CSR_SPMPADDRO 0x1B0
CSR_SPMPADDR1 0x1B1
CSR_SPMPADDR2 0x1B2
CSR_SPMPADDR3 0x1B3
CSR_SPMPADDR4 0x1B4
CSR_SPMPADDR5 0x1B5
CSR_SPMPADDR6 0x1B6
CSR_SPMPADDR7 0x1B7
CSR_SPMPADDR8 0x1B8
CSR_SPMPADDR9 0x1B9
CSR_SPMPADDR10 0x1BA
CSR_SPMPADDR11 0x1BB
CSR_SPMPADDR12 0x1BC
CSR_SPMPADDR13 0x1BD

 $CSR\_SPMPADDR14$  0x1BE

 $\textbf{CSR\_SPMPADDR15}~0x1BF$ 

 $CSR\_SMPUCFG0 0x1A0$ 

 $\textbf{CSR\_SMPUCFG1}\ 0x1A1$ 

CSR\_SMPUCFG2 0x1A2

 $\textbf{CSR\_SMPUCFG3}\ 0x1A3$ 

 ${\color{red} \textbf{CSR\_SMPUADDR0}}~0x1B0$ 

 ${\tt CSR\_SMPUADDR1}~0x1B1$ 

 $\textbf{CSR\_SMPUADDR2} \ 0x1B2$ 

CSR\_SMPUADDR3 0x1B3

 $\textbf{CSR\_SMPUADDR4} \ 0x1B4$ 

CSR\_SMPUADDR5 0x1B5

 $\textbf{CSR\_SMPUADDR6}~0x1B6$ 

 $\textbf{CSR\_SMPUADDR7}\ 0x1B7$ 

 $\textbf{CSR\_SMPUADDR8}~0x1B8$ 

CSR\_SMPUADDR9 0x1B9

 $\textbf{CSR\_SMPUADDR10}~0x1BA$ 

 $\textbf{CSR\_SMPUADDR11}~0x1BB$ 

 $\textbf{CSR\_SMPUADDR12}~0x1BC$ 

 $CSR\_SMPUADDR13$  0x1BD

 $\textbf{CSR\_SMPUADDR14}~0x1BE$ 

 $CSR\_SMPUADDR15$  0x1BF

CSR\_SMPUSWITCH0 0x170 CSR\_SMPUSWITCH1 0x171  $\textbf{CSR\_MCLICBASE}\ 0x350$  $\textbf{CSR\_UCODE}\ 0x801$ CSR\_MILM\_CTL 0x7C0 CSR\_MDLM\_CTL 0x7C1  $\textbf{CSR\_MECC\_CODE}\ 0x7C2$  $\textbf{CSR\_MNVEC}\ 0x7C3$  ${\color{red} \textbf{CSR\_MSUBM}}~0x7C4$  ${\color{red} \textbf{CSR\_MDCAUSE}}\ 0x7C9$ CSR\_MCACHE\_CTL 0x7CA  $\textbf{CSR\_MMISC\_CTL}~0x7D0$ CSR\_MSAVESTATUS 0x7D6 CSR\_MSAVEEPC1 0x7D7 CSR\_MSAVECAUSE1 0x7D8 CSR\_MSAVEEPC2 0x7D9 CSR\_MSAVECAUSE2 0x7DA CSR\_MSAVEDCAUSE1 0x7DB CSR\_MSAVEDCAUSE2 0x7DC  $\textbf{CSR\_MTLB\_CTL}~0x7DD$ 

 $\textbf{CSR\_MECC\_LOCK}~0x7DE$ 

CSR\_MFP16MODE 0x7E2

 $\textbf{CSR\_LSTEPFORC}~0x7E9$ 

 ${\tt CSR\_PUSHMSUBM}~0x7EB$ 

CSR\_MTVT2 0x7EC

CSR\_JALMNXTI 0x7ED

CSR\_PUSHMCAUSE 0x7EE

**CSR\_PUSHMEPC** 0x7EF

CSR\_MPPICFG\_INFO 0x7F0

**CSR\_MFIOCFG\_INFO** 0x7F1

 $\textbf{CSR\_MDEVB}~0x7F3$ 

CSR\_MDEVM 0x7F4

CSR\_MNOCB 0x7F5

CSR\_MNOCM 0x7F6

CSR\_MMACRO\_DEV\_EN 0xBC8

CSR\_MMACRO\_NOC\_EN 0xBC9

 $\textbf{CSR\_MMACRO\_CA\_EN} \ 0xBCA$ 

CSR\_MATTRIO\_BASE 0x7F3

 $\textbf{CSR\_MATTRIO\_MASK}~0x7F4$ 

CSR\_MATTRI1\_BASE 0x7F5

CSR\_MATTRI1\_MASK 0x7F6

CSR\_MATTRI2\_BASE 0x7F9 CSR\_MATTRI2\_MASK 0x7FA  $CSR\_MATTRI3\_BASE 0x7FB$ CSR\_MATTRI3\_MASK 0x7FC CSR\_MATTRI4\_BASE 0x7FD CSR\_MATTRI4\_MASK 0x7FE  ${\tt CSR\_MATTRI5\_BASE}~0xBE0$  $\textbf{CSR\_MATTRI5\_MASK}~0xBE1$ CSR\_MATTRI6\_BASE 0xBE2 CSR\_MATTRI6\_MASK 0xBE3 CSR\_MATTRI7\_BASE 0xBE4 CSR\_MATTRI7\_MASK 0xBE5  $\textbf{CSR\_SATTRIO\_BASE} \ 0x5F0$ CSR\_SATTRIO\_MASK 0x5F1 CSR\_SATTRI1\_BASE 0x5F2 CSR\_SATTRI1\_MASK 0x5F3 CSR\_SATTRI2\_BASE 0x5F4 CSR\_SATTRI2\_MASK 0x5F5 CSR\_SATTRI3\_BASE 0x5F6 CSR\_SATTRI3\_MASK 0x5F7  $\textbf{CSR\_SATTRI4\_BASE}~0x5F8$ 

CSR\_SATTRI4\_MASK 0x5F9

CSR\_SATTRI5\_BASE 0x5FA

CSR\_SATTRI5\_MASK 0x5FB

CSR\_SATTRI6\_BASE 0x5FC

CSR\_SATTRI6\_MASK 0x5FD

 $\textbf{CSR\_SATTRI7\_BASE}~0x5FE$ 

CSR\_SATTRI7\_MASK 0x5FF

CSR\_MSMPCFG\_INFO 0x7F7

 $\textbf{CSR\_MIRGB\_INFO}~0x7F7$ 

 $\textbf{CSR\_SLEEPVALUE}~0x811$ 

 $\textbf{CSR\_TXEVT}~0x812$ 

 $\textbf{CSR\_WFE}~0x810$ 

CSR\_JALSNXTI 0x947

**CSR\_STVT2** 0x948

CSR\_PUSHSCAUSE 0x949

CSR\_PUSHSEPC 0x94A

 $\textbf{CSR\_SDCAUSE} \ 0x9C0$ 

 $\textbf{CSR\_MICFG\_INFO} \ 0xFC0$ 

 $\textbf{CSR\_MDCFG\_INFO}~0xFC1$ 

CSR\_MCFG\_INFO 0xFC2

 $\textbf{CSR\_MTLBCFG\_INFO}~0xFC3$ 

CSR\_MECC\_CTL 0xBC0 CSR\_MECC\_STATUS 0xBC4 CSR\_SAFETY\_CRC\_CTL 0x813 CSR\_SAFETY\_STL\_STATUS 0x814 CSR\_MSTACK\_CTRL 0x7C6 CSR\_MSTACK\_BOUND 0x7C7 CSR\_MSTACK\_BASE 0x7C8 CSR\_CCM\_MBEGINADDR 0x7CB  $\textbf{CSR\_CCM\_MCOMMAND}~0x7CC$  ${\tt CSR\_CCM\_MDATA}~0x7CD$  $\textbf{CSR\_CCM\_SUEN}~0x7CE$ CSR\_CCM\_SBEGINADDR 0x5CB  $\textbf{CSR\_CCM\_SCOMMAND}~0x5CC$ CSR\_CCM\_SDATA 0x5CD  $\textbf{CSR\_CCM\_UBEGINADDR}~0x4CB$  ${\tt CSR\_CCM\_UCOMMAND}~0x4CC$  $\textbf{CSR\_CCM\_UDATA}~0x4CD$ 

**CSR\_CCM\_FPIPE** 0x4CF

#### **Other Core Related Macros**

## group NMSIS\_Core\_CSR\_Encoding

NMSIS Core CSR Encodings.

The following macros are used for CSR encodings

#### **Defines**

 $\textbf{MSTATUS\_UIE} \ 0x00000001$ 

**MSTATUS\_SIE** 0x00000002

 $\textbf{MSTATUS\_HIE} \ 0x000000004$ 

 $\textbf{MSTATUS\_MIE} \ 0x00000008$ 

 $\textbf{MSTATUS\_UPIE} \ 0x00000010$ 

**MSTATUS\_SPIE** 0x00000020

 $\textbf{MSTATUS\_UBE}\ 0x00000040$ 

MSTATUS\_MPIE 0x00000080

 $\textbf{MSTATUS\_SPP}\ 0x00000100$ 

MSTATUS\_VS 0x00000600

 $\textbf{MSTATUS\_MPP}\ 0x00001800$ 

MSTATUS\_FS 0x00006000

MSTATUS\_XS 0x00018000

MSTATUS\_MPRV 0x00020000

 $\textbf{MSTATUS\_SUM}\ 0x00040000$ 

**MSTATUS\_MXR** 0x00080000

 $\textbf{MSTATUS\_TVM} \ 0x00100000$ 

 $\textbf{MSTATUS\_TW} \ 0x00200000$ 

 $\textbf{MSTATUS\_TSR} \ 0x00400000$ 

 $MSTATUS32\_SD 0x80000000$ 

MSTATUS\_UXL 0x00000003000000000

MSTATUS\_SXL 0x0000000C000000000

MSTATUS\_SBE 0x0000001000000000

MSTATUS\_MBE 0x00000020000000000

**MSTATUS\_GVA** 0x0000004000000000

MSTATUS\_MPV 0x0000008000000000

MSTATUS\_FS\_INITIAL 0x00002000

MSTATUS\_FS\_CLEAN 0x00004000

MSTATUS\_FS\_DIRTY 0x00006000

MSTATUS\_VS\_INITIAL 0x00000200

MSTATUS\_VS\_CLEAN 0x00000400

MSTATUS\_VS\_DIRTY 0x00000600

 $\textbf{MSTATUSH\_SBE} \ 0x00000010$ 

**MSTATUSH\_MBE** 0x00000020

 $\textbf{MSTATUSH\_GVA} \ 0x00000040$ 

MSTATUSH\_MPV 0x00000080

 $\textbf{SSTATUS\_UIE} \ 0x000000001$ 

 $\textbf{SSTATUS\_SIE} \ 0x000000002$ SSTATUS\_UPIE 0x00000010 $\textbf{SSTATUS\_SPIE} \ 0x00000020$  $\textbf{SSTATUS\_UBE} \ 0x00000040$ **SSTATUS\_SPP** 0x00000100 **SSTATUS\_VS** 0x00000600 **SSTATUS\_FS** 0x00006000 **SSTATUS\_XS** 0x00018000  $\textbf{SSTATUS\_SUM} \ 0x00040000$ **SSTATUS\_MXR** 0x00080000  $\textbf{SSTATUS32\_SD} \ 0x80000000$ **SSTATUS\_UXL** 0x0000000300000000 SSTATUS64\_SD 0x800000000000000000 **USTATUS\_UIE** 0x00000001  $\textbf{USTATUS\_UPIE}\ 0x00000010$ DCSR\_XDEBUGVER (3U<<30) **DCSR\_NDRESET** (1<<29) DCSR\_FULLRESET (1<<28)  $DCSR\_EBREAKM (1 << 15)$  $DCSR\_EBREAKH$  (1<<14)

 $DCSR\_EBREAKS$  (1<<13)

DCSR_EBREAKU (1<<12)
DCSR_STOPCYCLE (1<<10)
DCSR_STOPTIME (1<<9)
DCSR_CAUSE (7<<6)
DCSR_DEBUGINT (1<<5)
DCSR_HALT (1<<3)
DCSR_STEP (1<<2)
DCSR_PRV (3<<0)
DCSR_CAUSE_NONE ()
DCSR_CAUSE_SWBP 1
DCSR_CAUSE_HWBP 2
DCSR_CAUSE_DEBUGINT 3
DCSR_CAUSE_STEP 4
DCSR_CAUSE_HALT 5
MCONTROL_TYPE(xlen) (0xfULL<<((xlen)-4))
MCONTROL_DMODE(xlen) (1ULL<<((xlen)-5))
MCONTROL_MASKMAX(xlen) (0x3fULL<<((xlen)-11))
MCONTROL_SELECT (1<<19)
MCONTROL_TIMING (1<<18)
MCONTROL_ACTION (0x3f<<12)
MCONTROL_CHAIN (1<<11)
MCONTROL_MATCH (0xf<<7)

**MCONTROL\_M** (1<<6) **MCONTROL\_H** (1<<5)  $MCONTROL_S$  (1<<4)  $MCONTROL_U (1 << 3)$ MCONTROL\_EXECUTE (1<<2)  $MCONTROL\_STORE (1 << 1)$  $MCONTROL\_LOAD$  (1<<0)  ${\bf MCONTROL\_TYPE\_NONE}~0$ MCONTROL\_TYPE\_MATCH 2  $\textbf{MCONTROL\_ACTION\_DEBUG\_EXCEPTION} \ 0$ MCONTROL\_ACTION\_DEBUG\_MODE 1 MCONTROL\_ACTION\_TRACE\_START 2 MCONTROL\_ACTION\_TRACE\_STOP 3 MCONTROL\_ACTION\_TRACE\_EMIT 4  ${\bf MCONTROL\_MATCH\_EQUAL}~0$ MCONTROL\_MATCH\_NAPOT 1  ${\tt MCONTROL\_MATCH\_GE}\ 2$ MCONTROL\_MATCH\_LT 3 MCONTROL\_MATCH\_MASK\_LOW 4 MCONTROL\_MATCH\_MASK\_HIGH 5 **MIP\_SSIP** (1 << *IRQ\_S\_SOFT* (page 128))

```
MIP_HSIP (1 \ll IRQ_H\_SOFT (page 128))
MIP\_MSIP (1 \ll IRQ\_M\_SOFT (page 128))
MIP\_STIP (1 << IRQ\_S\_TIMER (page 128))
MIP_HTIP (1 << IRQ_H_TIMER (page 128))
MIP\_MTIP (1 \ll IRQ\_M\_TIMER (page 128))
MIP_SEIP (1 << IRQ_S_EXT (page 128))
MIP_HEIP (1 << IRQ_H_EXT (page 128))
MIP\_MEIP (1 \ll IRQ\_M\_EXT (page 128))
MIE_SSIE MIP_SSIP (page 119)
MIE_HSIE MIP_HSIP (page 120)
MIE_MSIE MIP_MSIP (page 120)
MIE_STIE MIP_STIP (page 120)
MIE_HTIE MIP_HTIP (page 120)
MIE_MTIE MIP_MTIP (page 120)
MIE_SEIE MIP_SEIP (page 120)
MIE_HEIE MIP_HEIP (page 120)
MIE_MEIE MIP_MEIP (page 120)
SIP_SSIP MIP_SSIP (page 119)
SIP_SSIP MIP_SSIP (page 119)
SIP_STIP MIP_STIP (page 120)
SIP_STIP MIP_STIP (page 120)
```

```
SIP_SEIP MIP_SEIP (page 120)
SIE_SSIE MIP_SSIP (page 119)
SIE_STIE MIP_STIP (page 120)
SIE_SEIE MIP_SEIP (page 120)
MCAUSE_INTR (1ULL << (__riscv_xlen - 1))
MCAUSE_CAUSE 0x00000FFFUL
SCAUSE_INTR MCAUSE_INTR (page 121)
SCAUSE_CAUSE 0x000003FFUL
\textbf{MENVCFG\_CBIE\_EN} \ (0x11 << 4)
MENVCFG_CBIE_FLUSH (0x01 << 4)
MENVCFG\_CBIE\_INVAL (0x11 << 4)
MENVCFG_CBCFE (0x1 << 6)
MENVCFG_CBZE (0x1 << 7)
SENVCFG_CBIE_EN (0x11 << 4)
SENVCFG_CBIE_FLUSH (0x01 << 4)
SENVCFG_CBIE_INVAL (0x11 << 4)
SENVCFG_CBCFE (0x1 << 6)
SENVCFG_CBZE (0x1 << 7)
UCODE_OV(0x1)
CSR_MCACHE_CTL_IE 0x00000001
\textbf{CSR\_MCACHE\_CTL\_DE} \ 0x00010000
```

```
WFE_WFE (0x1)
TXEVT_TXEVT (0x1)
SLEEPVALUE_SLEEPVALUE (0x1)
MCOUNTINHIBIT_IR (1<<2)
MCOUNTINHIBIT_CY (1<<0)
MILM_CTL_ILM_BPA (((1ULL<<((__riscv_xlen)-10))-1)<<10)
MILM_CTL_ILM_ECC_CHK_EN (1<<4)
MILM_CTL_ILM_RWECC (1<<3)
MILM_CTL_ILM_ECC_INJ_EN (1<<3)
MILM_CTL_ILM_ECC_EXCP_EN (1<<2)
{\tt MILM\_CTL\_ILM\_ECC\_EN}\ (1 << 1)
{\tt MILM\_CTL\_ILM\_EN} \; (1 {<<} 0)
\label{eq:mdlm_ctl_dlm_bpa} \begin{subarray}{ll} MDLM\_CTL\_DLM\_BPA & (((1ULL <<((\_riscv\_xlen)-10))-1) <<10) \\ \end{subarray}
MDLM_CTL_DLM_ECC_CHK_EN (1<<4)
MDLM_CTL_DLM_RWECC (1<<3)
MDLM_CTL_DLM_ECC_INJ_EN (1<<3)
{\tt MDLM\_CTL\_DLM\_ECC\_EXCP\_EN}\ (1{<<}2)
MDLM_CTL_DLM_ECC_EN (1<<1)
{\tt MDLM\_CTL\_DLM\_EN}\;(1{<<}0)
MSUBM_PTYP (0x3 << 8)
MSUBM_TYP (0x3 << 6)
```

```
MDCAUSE_MDCAUSE (0x7)
MMISC_CTL_LDSPEC_ENABLE (1<<12)
MMISC_CTL_SIJUMP_ENABLE (1<<11)
{\tt MMISC\_CTL\_IMRETURN\_ENABLE}\;(1{<<}10)
MMISC_CTL_NMI_CAUSE_FFF (1<<9)
{\tt MMISC\_CTL\_CODE\_BUS\_ERR}\;(1{<<}8)
MMISC\_CTL\_MISALIGN (1 << 6)
MMISC_CTL_ZC (1<<7)
MMISC\_CTL\_BPU (1<<3)
MCACHE_CTL_IC_EN (1<<0)
MCACHE\_CTL\_IC\_SCPD\_MOD (1<<1)
MCACHE_CTL_IC_ECC_EN (1<<2)
MCACHE_CTL_IC_ECC_EXCP_EN (1<<3)
MCACHE_CTL_IC_TRAM_ECC_INJ_EN (1<<4)
MCACHE_CTL_IC_RWTECC (1<<4)
MCACHE_CTL_IC_RWDECC (1<<5)
{\tt MCACHE\_CTL\_IC\_DRAM\_ECC\_INJ\_EN}~(1{<<}5)
MCACHE_CTL_IC_PF_EN (1<<6)
MCACHE_CTL_IC_CANCEL_EN (1<<7)
{\tt MCACHE\_CTL\_IC\_ECC\_CHK\_EN} \; (1 {<<} 8)
MCACHE_CTL_DC_EN (1<<16)
```

```
MCACHE_CTL_DC_ECC_EN (1<<17)
MCACHE_CTL_DC_ECC_EXCP_EN (1<<18)
MCACHE_CTL_DC_TRAM_ECC_INJ_EN (1<<19)
{\tt MCACHE\_CTL\_DC\_RWTECC}\;(1{<<}19)
MCACHE_CTL_DC_RWDECC (1<<20)
MCACHE_CTL_DC_DRAM_ECC_INJ_EN (1<<20)
MCACHE_CTL_DC_ECC_CHK_EN (1<<21)
MTVT2_MTVT2EN (1<<0)
MTVT2_COMMON_CODE_ENTRY (((1ULL<<((__riscv_xlen)-2))-1)<<2)
MCFG_INFO_TEE (1<<0)
MCFG\_INFO\_ECC (1 << 1)
MCFG_INFO_CLIC (1<<2)
MCFG_INFO_PLIC (1<<3)
MCFG_INFO_FIO (1<<4)
MCFG_INFO_PPI (1<<5)
MCFG_INFO_NICE (1<<6)
MCFG\_INFO\_ILM (1 << 7)
MCFG_INFO_DLM (1 << 8)
MCFG_INFO_ICACHE (1<<9)
MCFG_INFO_DCACHE (1<<10)
\textbf{MCFG\_INFO\_SMP}\ (1 {<<} 11)
```

MCFG\_INFO\_DSP\_N1 (1<<12) MCFG\_INFO\_DSP\_N2 (1<<13) MCFG\_INFO\_DSP\_N3 (1<<14) MCFG\_INFO\_IREGION\_EXIST (1<<16)  $MCFG_INFO_VP (0x3 << 17)$  $MICFG\_IC\_SET (0xF<<0)$  $MICFG_IC_WAY (0x7 << 4)$  $MICFG_IC_LSIZE (0x7 << 7)$  $MICFG_IC_ECC (0x1 << 10)$  $MICFG\_ILM\_SIZE (0x1F << 16)$  $MICFG_ILM_XONLY$  (0x1<<21)  $MICFG_ILM_ECC (0x1 << 22)$  $MDCFG\_DC\_SET (0xF<<0)$  $MDCFG\_DC\_WAY (0x7 << 4)$ MDCFG\_DC\_LSIZE (0x7 << 7)MDCFG\_DC\_ECC (0x1 << 10) $\textbf{MDCFG\_DLM\_SIZE} \ (0x1F << 16)$  $MDCFG_DLM_ECC (0x1 << 21)$ MIRGB\_INFO\_IRG\_BASE\_ADDR\_BOFS (10) MIRGB\_INFO\_IREGION\_SIZE\_BOFS (1)

 $\textbf{MPPICFG\_INFO\_PPI\_SIZE} \; (0x1F {<<} 1)$ 

```
MPPICFG_INFO_PPI_BPA (((1ULL<<((__riscv_xlen)-10))-1)<<10)
MFIOCFG_INFO_FIO_SIZE (0x1F<<1)
\label{eq:mfiocfg_info_fio_bpa} \textbf{MFIOCFG\_INFO\_FIO\_BPA} (((1ULL << ((\_riscv\_xlen) - 10)) - 1) << 10)
MECC\_LOCK\_ECC\_LOCK (0x1)
MECC_CODE_CODE (0x1FF)
MECC\_CODE\_RAMID (0x1F << 16)
MECC_CODE_SRAMID (0x1F<<24)
CCM_SUEN_SUEN (0x1 << 0)
CCM_DATA_DATA (0x7 << 0)
CCM_COMMAND_COMMAND (0x1F<<0)
\textbf{IREGION\_IINFO\_OFS} \ (0x0)
\textbf{IREGION\_DEBUG\_OFS} \; (0x10000)
IREGION_ECLIC_OFS (0x20000)
IREGION_TIMER_OFS (0x30000)
IREGION_SMP_OFS (0x40000)
IREGION_IDU_OFS (0x50000)
\textbf{IREGION\_PL2\_OFS} \; (0x60000)
IREGION_DPREFETCH_OFS (0x70000)
\textbf{IREGION\_PLIC\_OFS} \; (0x4000000)
MSTACK\_CTRL\_MODE (0x1 << 2)
\textbf{MSTACK\_CTRL\_UDF\_EN} \ (0x1 {<<} 1)
```

MSTACK_CTRL_OVF_TRACK_EN (0x1)
PRV_U 0
PRV_S 1
<b>PRV_H</b> 2
PRV_M 3
VM_MBARE ()
VM_MBB 1
VM_MBBID 2
VM_SV32 8
<b>VM_SV39</b> 9
VM_SV48 10
<b>SATP32_MODE</b> 0x80000000
<b>SATP32_ASID</b> 0x7FC00000
SATP32_PPN 0x003FFFFF
<b>SATP64_MODE</b> 0xF00000000000000000
<b>SATP64_ASID</b> 0x0FFFF000000000000
SATP64_PPN 0x00000FFFFFFFFFF
SATP_MODE_OFF 0
SATP_MODE_SV32 1
SATP_MODE_SV39 8
SATP_MODE_SV48 9

SATP_MODE_SV57 10
SATP_MODE_SV64 11
IRQ_S_SOFT 1
IRQ_H_SOFT 2
IRQ_M_SOFT 3
IRQ_S_TIMER 5
IRQ_H_TIMER 6
IRQ_M_TIMER 7
IRQ_S_EXT 9
IRQ_H_EXT 10
IRQ_M_EXT 11
IRQ_COP 12
IRQ_HOST 13
FRM_RNDMODE_RNE 0x0
FPU Round to Nearest, ties to Even.
FRM_RNDMODE_RTZ 0x1
FPU Round Towards Zero.
FRM_RNDMODE_RDN 0x2
FPU Round Down (towards -inf)
FRM_RNDMODE_RUP 0x3
FPU Round Up (towards +inf)
FRM_RNDMODE_RMM 0x4
EDILD - 14

FPU Round to nearest, ties to Max Magnitude.

# FRM\_RNDMODE\_DYN 0x7 In instruction's rm, selects dynamic rounding mode. In Rounding Mode register, Invalid $FFLAGS\_AE\_NX$ (1<<0) FPU Inexact. $FFLAGS\_AE\_UF$ (1<<1) FPU Underflow. $FFLAGS\_AE\_OF$ (1<<2) FPU Overflow. $FFLAGS\_AE\_DZ$ (1<<3) FPU Divide by Zero. $FFLAGS\_AE\_NV (1 << 4)$ FPU Invalid Operation. FREG(idx) f##idx Floating Point Register f0-f31, eg. $f0 \rightarrow FREG(0)$ (page 129) PMP\_R 0x01 $\textbf{PMP}\_\textbf{W}~0x02$ **PMP\_X** 0x04 $\textbf{PMP\_A}~0x18$ **PMP\_A\_TOR** 0x08 $\textbf{PMP\_A\_NA4}\ 0x10$ **PMP\_A\_NAPOT** 0x18 $\textbf{PMP\_L}~0x80$

 $\mathbf{PMP\_SHIFT}\ 2$ 

 $PMP\_COUNT$  16

```
SPMP_R PMP_R (page 129)
SPMP_W PMP_W (page 129)
SPMP_X PMP_X (page 129)
SPMP_A PMP_A (page 129)
SPMP_A_TOR PMP_A_TOR (page 129)
SPMP_A_NA4 PMP_A_NA4 (page 129)
SPMP_A_NAPOT PMP_A_NAPOT (page 129)
\textbf{SPMP\_U}~0x40
SPMP_L PMP_L (page 129)
SPMP_SHIFT PMP_SHIFT (page 129)
SPMP_COUNT 16
SMPU_R SPMP_R (page 130)
SMPU_W SPMP_W (page 130)
SMPU_X SPMP_X (page 130)
SMPU_A SPMP_A (page 130)
SMPU_A_TOR SPMP_A_TOR (page 130)
SMPU_A_NA4 SPMP_A_NA4 (page 130)
SMPU_A_NAPOT SPMP_A_NAPOT (page 130)
SMPU_S 0x80
SMPU_SHIFT PMP_SHIFT (page 129)
PTE_V 0x001
```

```
PTE_R 0x002
PTE_W 0x004
PTE_X 0x008
PTE_U 0x010
\textbf{PTE\_G}~0x020
PTE_A 0x040
\textbf{PTE\_D}~0x080
PTE_SOFT 0x300
PTE_PPN_SHIFT 10
PTE_TABLE (PTE) (((PTE) & (PTE_V (page 130) | PTE_R (page 131) | PTE_W (page 131) | PTE_X
            (page 131))) == PTE_V (page 130))
\textbf{CAUSE\_MISALIGNED\_FETCH}~0x0
     End of Doxygen Group NMSIS_Core_CSR_Registers.
\textbf{CAUSE\_FAULT\_FETCH}~0x1
\textbf{CAUSE\_ILLEGAL\_INSTRUCTION}\ 0x2
CAUSE_BREAKPOINT 0x3
CAUSE_MISALIGNED_LOAD 0x4
CAUSE_FAULT_LOAD 0x5
CAUSE_MISALIGNED_STORE 0x6
CAUSE_FAULT_STORE 0x7
\textbf{CAUSE\_USER\_ECALL}~0x8
\textbf{CAUSE\_SUPERVISOR\_ECALL}~0x9
\textbf{CAUSE\_HYPERVISOR\_ECALL}~0xa
```

```
CAUSE_MACHINE_ECALL 0xb
CAUSE_FETCH_PAGE_FAULT 0xc
CAUSE_LOAD_PAGE_FAULT 0xd
CAUSE_STORE_PAGE_FAULT 0xf
MISALIGNED_FETCH (1 << CAUSE_MISALIGNED_FETCH (page 131))
FAULT_FETCH (1 << CAUSE_FAULT_FETCH (page 131))
ILLEGAL_INSTRUCTION (1 << CAUSE_ILLEGAL_INSTRUCTION (page 131))
BREAKPOINT (1 << CAUSE_BREAKPOINT (page 131))
MISALIGNED_LOAD (1 << CAUSE_MISALIGNED_LOAD (page 131))
FAULT_LOAD (1 << CAUSE_FAULT_LOAD (page 131))
MISALIGNED_STORE (1 << CAUSE_MISALIGNED_STORE (page 131))
FAULT_STORE (1 << CAUSE_FAULT_STORE (page 131))
USER_ECALL (1 << CAUSE_USER_ECALL (page 131))
FETCH_PAGE_FAULT (1 << CAUSE_FETCH_PAGE_FAULT (page 132))
LOAD_PAGE_FAULT (1 << CAUSE_LOAD_PAGE_FAULT (page 132))
STORE_PAGE_FAULT (1 << CAUSE_STORE_PAGE_FAULT (page 132))
\textbf{DCAUSE\_FAULT\_FETCH\_PMP}\ 0x1
DCAUSE_FAULT_FETCH_INST 0x2
DCAUSE_FAULT_LOAD_PMP 0x1
DCAUSE_FAULT_LOAD_INST 0x2
DCAUSE_FAULT_LOAD_NICE 0x3
```

```
DCAUSE_FAULT_STORE_PMP 0x1

DCAUSE_FAULT_STORE_INST 0x2
```

# 2.5.5 Register Define and Type Definitions

```
group NMSIS_Core_Registers
```

Type definitions and defines for core registers.

#### **Defines**

```
__RISCV_XLEN 32
```

Refer to the width of an integer register in bits(either 32 or 64)

#### **Typedefs**

```
typedef unsigned long rv_csr_t
```

Type of Control and Status Register(CSR), depends on the XLEN defined in RISC-V.

#### Core

### group NMSIS\_Core\_Base\_Registers

Type definitions and defines for base core registers.

# **Typedefs**

```
typedef CSR_MMISCCTRL_Type (page 139) CSR_MMISCCTL_Type
```

#### union CSR\_MISA\_Type

#include <core\_feature\_base.h> Union type to access MISA CSR register.

## **Public Members**

```
rv_csr_t (page 133) a
   bit: 0 Atomic extension

rv_csr_t (page 133) b
   bit: 1 Tentatively reserved for Bit-Manipulation extension
```

```
rv_csr_t (page 133) c
    bit: 2 Compressed extension
rv_csr_t (page 133) d
    bit: 3 Double-precision floating-point extension
    Type used for csr data access.
rv_csr_t (page 133) e
    bit: 4 RV32E base ISA
rv_csr_t (page 133) f
    bit: 5 Single-precision floating-point extension
rv_csr_t (page 133) g
    bit: 6 Additional standard extensions present
rv_csr_t (page 133) h
    bit: 7 Hypervisor extension
rv_csr_t (page 133) i
    bit: 8 RV32I/64I/128I base ISA
rv_csr_t (page 133) j
    bit: 9 Tentatively reserved for Dynamically Translated Languages extension
rv_csr_t (page 133) _reserved1
    bit: 10 Reserved
rv_csr_t (page 133) 1
    bit: 11 Tentatively reserved for Decimal Floating-Point extension
rv_csr_t (page 133) m
    bit: 12 Integer Multiply/Divide extension
rv_csr_t (page 133) n
    bit: 13 User-level interrupts supported
rv_csr_t (page 133) _reserved2
    bit: 14 Reserved
rv_csr_t (page 133) p
    bit: 15 Tentatively reserved for Packed-SIMD extension
rv_csr_t (page 133) q
    bit: 16 Quad-precision floating-point extension
```

```
rv_csr_t (page 133) _resreved3
         bit: 17 Reserved
     rv_csr_t (page 133) s
         bit: 18 Supervisor mode implemented
     rv_csr_t (page 133) t
         bit: 19 Tentatively reserved for Transactional Memory extension
     rv_csr_t (page 133) u
         bit: 20 User mode implemented
     rv_csr_t (page 133) v
         bit: 21 Tentatively reserved for Vector extension
     rv_csr_t (page 133) _reserved4
         bit: 22 Reserved
     rv_csr_t (page 133) x
         bit: 23 Non-standard extensions present
     rv_csr_t (page 133) _reserved5
         bit: 24..29 Reserved
     rv_csr_t (page 133) mx1
         bit: 30..31 Machine XLEN
     struct CSR_MISA_Type (page 133)::[anonymous] b
         Structure used for bit access.
union CSR_MSTATUS_Type
     #include <core_feature_base.h> Union type to access MSTATUS CSR register.
     Public Members
     rv_csr_t (page 133) _reserved0
         bit: 0 Reserved
     rv_csr_t (page 133) sie
         bit: 1 supervisor interrupt enable flag
     rv_csr_t (page 133) _reserved1
         bit: 2 Reserved
```

```
rv_csr_t (page 133) mie
    bit: 3 Machine mode interrupt enable flag
rv_csr_t (page 133) _reserved2
    bit: 4 Reserved
rv_csr_t (page 133) spie
    bit: 3 Supervisor Privilede mode interrupt enable flag
rv_csr_t (page 133) _reserved3
    bit: Reserved
rv_csr_t (page 133) mpie
    bit: mirror of MIE flag
rv_csr_t (page 133) _reserved4
    bit: Reserved
rv_csr_t (page 133) mpp
    bit: mirror of Privilege Mode
rv_csr_t (page 133) fs
    bit: FS status flag
rv_csr_t (page 133) xs
    bit: XS status flag
rv_csr_t (page 133) mprv
    bit: Machine mode PMP
rv_csr_t (page 133) sum
    bit: Supervisor Mode load and store protection
rv_csr_t (page 133) _reserved6
    bit: 19..30 Reserved
rv_csr_t (page 133) sd
    bit: Dirty status for XS or FS
struct CSR_MSTATUS_Type (page 135)::[anonymous] b
    Structure used for bit access.
rv_csr_t (page 133) d
    Type used for csr data access.
```

#### union CSR\_MTVEC\_Type

#include <core\_feature\_base.h> Union type to access MTVEC CSR register.

#### **Public Members**

```
rv_csr_t (page 133) mode
    bit: 0..5 interrupt mode control

rv_csr_t (page 133) addr
    bit: 6..31 mtvec address

struct CSR_MTVEC_Type (page 136)::[anonymous] b
    Structure used for bit access.

rv_csr_t (page 133) d
    Type used for csr data access.
```

## union CSR\_MCAUSE\_Type

#include <core\_feature\_base.h> Union type to access MCAUSE CSR register.

# **Public Members**

```
rv_csr_t (page 133) exccode
   bit: 11..0 exception or interrupt code

rv_csr_t (page 133) _reserved0
   bit: 15..12 Reserved

rv_csr_t (page 133) mpil
   bit: 23..16 Previous interrupt level

rv_csr_t (page 133) _reserved1
   bit: 26..24 Reserved

rv_csr_t (page 133) mpie
   bit: 27 Interrupt enable flag before enter interrupt

rv_csr_t (page 133) mpp
   bit: 29..28 Privilede mode flag before enter interrupt

rv_csr_t (page 133) minhv
   bit: 30 Machine interrupt vector table
```

```
rv_csr_t (page 133) interrupt
         bit: 31 trap type.
         0 means exception and 1 means interrupt
     struct CSR_MCAUSE_Type (page 137)::[anonymous] b
         Structure used for bit access.
     rv_csr_t (page 133) d
         Type used for csr data access.
union CSR_MCOUNTINHIBIT_Type
     #include <core_feature_base.h> Union type to access MCOUNTINHIBIT CSR register.
     Public Members
     rv_csr_t (page 133) cy
         bit: 0 1 means disable mcycle counter
     rv_csr_t (page 133) _reserved0
         bit: 1 Reserved
     rv_csr_t (page 133) ir
         bit: 2 1 means disable minstret counter
     rv_csr_t (page 133) _reserved1
         bit: 3..31 Reserved
     struct CSR_MCOUNTINHIBIT_Type (page 138)::[anonymous] b
         Structure used for bit access.
     rv_csr_t (page 133) d
         Type used for csr data access.
union CSR_MSUBM_Type
     #include <core_feature_base.h> Union type to access MSUBM CSR register.
     Public Members
     rv_csr_t (page 133) _reserved0
         bit: 0..5 Reserved
     rv_csr_t (page 133) typ
```

bit: 6..7 current trap type

```
rv_csr_t (page 133) ptyp
         bit: 8..9 previous trap type
     rv_csr_t (page 133) _reserved1
         bit: 10..31 Reserved
     struct CSR_MSUBM_Type (page 138)::[anonymous] b
         Structure used for bit access.
     rv_csr_t (page 133) d
         Type used for csr data access.
union CSR_MDCAUSE_Type
     #include <core_feature_base.h> Union type to access MDCAUSE CSR register.
     Public Members
     rv_csr_t (page 133) mdcause
         bit: 0..2 More detailed exception information as MCAUSE supplement
     rv_csr_t (page 133) _reserved0
         bit: 3..XLEN-1 Reserved
     struct CSR_MDCAUSE_Type (page 139)::[anonymous] b
         Structure used for bit access.
     rv_csr_t (page 133) d
         Type used for csr data access.
union CSR_MMISCCTRL_Type
     #include <core_feature_base.h> Union type to access MMISC_CTRL CSR register.
     Public Members
     rv_csr_t (page 133) _reserved0
         bit: 0..2 Reserved
     rv_csr_t (page 133) bpu
         bit: 3 dynamic prediction enable flag
     rv_csr_t (page 133) _reserved1
         bit: 4..5 Reserved
```

```
rv_csr_t (page 133) misalign
         bit: 6 misaligned access support flag
     rv_csr_t (page 133) zcmt_zcmp
         bit: 7 Zc Ext uses the cfdsp of D Ext's encoding or not
     rv_csr_t (page 133) core_buserr
         bit: 8 core bus error exception or interrupt
     rv_csr_t (page 133) nmi_cause
         bit: 9 mnvec control and nmi mcase exccode
     rv_csr_t (page 133) imreturn_en
         bit: 10 IMRETURN mode of trace
     rv_csr_t (page 133) sijump_en
         bit: 11 SIJUMP mode of trace
     rv_csr_t (page 133) ldspec_en
         bit: 12 enable load speculative goes to mem interface
     rv_csr_t (page 133) _reserved2
         bit: 13 Reserved
     rv_csr_t (page 133) dbg_sec
         bit: 14 debug access mode
     rv_csr_t (page 133) _reserved3
         bit: 15..XLEN-1 Reserved
     struct CSR_MMISCCTRL_Type (page 139)::[anonymous] b
         Structure used for bit access.
     rv_csr_t (page 133) d
         Type used for csr data access.
union CSR_MCACHECTL_Type
     #include <core_feature_base.h> Union type to access MCACHE_CTL CSR register.
```

# **Public Members**

```
rv_csr_t (page 133) ic_en
    I-Cache enable.
rv_csr_t (page 133) ic_scpd_mod
    Scratchpad mode, 0: Scratchpad as ICache Data RAM, 1: Scratchpad as ILM SRAM.
rv_csr_t (page 133) ic_ecc_en
    I-Cache ECC enable.
rv_csr_t (page 133) ic_ecc_excp_en
    I-Cache 2bit ECC error exception enable.
rv_csr_t (page 133) ic_rwtecc
    Control I-Cache Tag Ram ECC code injection.
rv_csr_t (page 133) ic_rwdecc
    Control I-Cache Data Ram ECC code injection.
rv_csr_t (page 133) ic_pf_en
    I-Cache prefetch enable.
rv_csr_t (page 133) ic_cancel_en
    I-Cache change flow canceling enable control.
rv_csr_t (page 133) ic_ecc_chk_en
    I-Cache check ECC codes enable.
rv_csr_t (page 133) _reserved0
rv_csr_t (page 133) dc_en
    DCache enable.
rv_csr_t (page 133) dc_ecc_en
    D-Cache ECC enable.
rv_csr_t (page 133) dc_ecc_excp_en
    D-Cache 2bit ECC error exception enable.
rv_csr_t (page 133) dc_rwtecc
    Control D-Cache Tag Ram ECC code injection.
rv_csr_t (page 133) dc_rwdecc
    Control D-Cache Data Ram ECC code injection.
```

```
rv_csr_t (page 133) dc_ecc_chk_en
         D-Cache check ECC codes enable.
     rv_csr_t (page 133) _reserved1
     struct CSR_MCACHECTL_Type (page 140)::[anonymous] b
         Structure used for bit access.
     rv_csr_t (page 133) d
         Type used for csr data access.
union CSR_MSAVESTATUS_Type
     #include <core_feature_base.h> Union type to access MSAVESTATUS CSR register.
     Public Members
     rv_csr_t (page 133) mpie1
         bit: 0 interrupt enable flag of fisrt level NMI/exception nestting
     rv_csr_t (page 133) mpp1
         bit: 1..2 privilede mode of fisrt level NMI/exception nestting
     rv_csr_t (page 133) _reserved0
         bit: 3..5 Reserved
     rv_csr_t (page 133) ptyp1
         bit: 6..7 NMI/exception type of before first nestting
     rv_csr_t (page 133) mpie2
         bit: 8 interrupt enable flag of second level NMI/exception nestting
     rv_csr_t (page 133) mpp2
         bit: 9..10 privilede mode of second level NMI/exception nestting
     rv_csr_t (page 133) _reserved1
         bit: 11..13 Reserved
     rv_csr_t (page 133) ptyp2
         bit: 14..15 NMI/exception type of before second nestting
     rv_csr_t (page 133) _reserved2
         bit: 16..31 Reserved
     struct CSR_MSAVESTATUS_Type (page 142)::[anonymous] b
         Structure used for bit access.
```

```
rv_csr_t (page 133) w
         Type used for csr data access.
union CSR_MILMCTL_Type
     #include <core_feature_base.h> Union type to access MILM_CTL CSR register.
     Public Members
     rv_csr_t (page 133) ilm_en
         ILM enable.
     rv_csr_t (page 133) ilm_ecc_en
         ILM ECC eanble.
     rv_csr_t (page 133) ilm_ecc_excp_en
         ILM ECC exception enable.
     rv_csr_t (page 133) ilm_rwecc
         Control mecc_code write to ilm, simulate error injection.
     rv_csr_t (page 133) ilm_ecc_chk_en
         ILM check ECC codes enable.
     rv_csr_t (page 133) _reserved0
         Reserved.
```

# rv\_csr\_t (page 133) ilm\_bpa

ILM base address.

struct CSR\_MILMCTL\_Type (page 143)::[anonymous] **b** 

Structure used for bit access.

*rv\_csr\_t* (page 133) **d** 

Type used for csr data access.

# union CSR\_MDLMCTL\_Type

#include <core\_feature\_base.h> Union type to access MDLM\_CTL CSR register.

## **Public Members**

```
rv_csr_t (page 133) dlm_en
         DLM enable.
     rv_csr_t (page 133) dlm_ecc_en
         DLM ECC eanble.
     rv_csr_t (page 133) dlm_ecc_excp_en
         DLM ECC exception enable.
     rv_csr_t (page 133) dlm_rwecc
         Control mecc_code write to dlm, simulate error injection.
     rv_csr_t (page 133) dlm_ecc_chk_en
         DLM check ECC codes enable.
     rv_csr_t (page 133) _reserved0
         Reserved.
     rv_csr_t (page 133) dlm_bpa
         DLM base address.
     struct CSR_MDLMCTL_Type (page 143)::[anonymous] b
         Structure used for bit access.
     rv_csr_t (page 133) d
         Type used for csr data access.
union CSR_MCFGINFO_Type
     #include <core_feature_base.h> Union type to access MCFG_INFO CSR register.
     Public Members
     rv_csr_t (page 133) tee
         TEE present.
     rv_csr_t (page 133) ecc
         ECC present.
     rv_csr_t (page 133) clic
         CLIC present.
     rv_csr_t (page 133) plic
```

PLIC present.

```
rv_csr_t (page 133) fio
    FIO present.
rv_csr_t (page 133) ppi
    PPI present.
rv_csr_t (page 133) nice
    NICE present.
rv_csr_t (page 133) ilm
    ILM present.
rv_csr_t (page 133) dlm
    DLM present.
rv_csr_t (page 133) icache
    ICache present.
rv_csr_t (page 133) dcache
    DCache present.
rv_csr_t (page 133) smp
    SMP present.
rv_csr_t (page 133) dsp_n1
    DSP N1 present.
rv_csr_t (page 133) dsp_n2
    DSP N2 present.
rv_csr_t (page 133) dsp_n3
    DSP N3 present.
rv_csr_t (page 133) zc_xlcz
    Zc and xlcz extension present.
rv_csr_t (page 133) iregion
    IREGION present.
rv_csr_t (page 133) vpu_degree
    Indicate the VPU degree of parallel.
rv_csr_t (page 133) sec_mode
    Smwg extension present.
```

```
rv_csr_t (page 133) etrace
         Etrace present.
     rv_csr_t (page 133) safety_mecha
         Indicate Core's safety mechanism.
     rv_csr_t (page 133) vnice
         VNICE present.
     rv_csr_t (page 133) _reserved1
     struct CSR_MCFGINFO_Type (page 144)::[anonymous] b
         Structure used for bit access.
     rv_csr_t (page 133) d
         Type used for csr data access.
union CSR_MICFGINFO_Type
     #include <core_feature_base.h> Union type to access MICFG_INFO CSR register.
     Public Members
     rv_csr_t (page 133) set
         I-Cache sets per way.
     rv_csr_t (page 133) way
         I-Cache way.
     rv_csr_t (page 133) lsize
         I-Cache line size.
     rv_csr_t (page 133) _reserved0
     rv_csr_t (page 133) lm_size
         ILM size, need to be 2<sup>n</sup> size.
     rv_csr_t (page 133) lm_xonly
         ILM Execute only permission.
     rv_csr_t (page 133) lm_ecc
         ILM ECC present.
     rv_csr_t (page 133) _reserved1
```

```
struct CSR_MICFGINFO_Type (page 146)::[anonymous] b

Structure used for bit access.

rv_csr_t (page 133) d

Type used for csr data access.

union CSR_MDCFGINFO_Type

#include <core_feature_base.h> Union type to access MDCFG_INFO CSR register.

Public Members

rv_csr_t (page 133) set

D-Cache sets per way.

rv_csr_t (page 133) way

D-Cache way.
```

# rv\_csr\_t (page 133) \_reserved0

*rv\_csr\_t* (page 133) **lm\_size** 

*rv\_csr\_t* (page 133) **1size** D-Cache line size.

DLM size, need to be 2<sup>n</sup> size.

rv\_csr\_t (page 133) **lm\_ecc**DLM ECC present.

rv\_csr\_t (page 133) \_reserved1

struct CSR\_MDCFGINFO\_Type (page 147)::[anonymous] **b** 

Structure used for bit access.

rv\_csr\_t (page 133) d

Type used for csr data access.

# union CSR\_MTLBCFGINFO\_Type

#include <core\_feature\_base.h> Union type to access MTLBCFG\_INFO CSR register.

## **Public Members**

```
rv_csr_t (page 133) set
         Main TLB sets per way.
     rv_csr_t (page 133) way
         Main TLB ways.
     rv_csr_t (page 133) lsize
         Main TLB line size.
     rv_csr_t (page 133) ecc
         Main TLB supports ECC or not.
     rv_csr_t (page 133) _reserved0
         Reserved 0.
     rv_csr_t (page 133) i_size
         ITLB size.
     rv_csr_t (page 133) d_size
         DTLB size.
     rv_csr_t (page 133) _reserved1
         Reserved 0.
     struct CSR_MTLBCFGINFO_Type (page 147)::[anonymous] b
         Structure used for bit access.
     rv_csr_t (page 133) d
         Type used for csr data access.
union CSR_MPPICFGINFO_Type
     #include <core_feature_base.h> Union type to access MPPICFG_INFO CSR register.
     Public Members
     rv_csr_t (page 133) _reserved0
         Reserved 1.
     rv_csr_t (page 133) ppi_size
         PPI size, need to be 2<sup>n</sup> size.
     rv_csr_t (page 133) _reserved1
         Reserved 0.
```

```
rv_csr_t (page 133) ppi_bpa
         PPI base address.
     struct CSR_MPPICFGINFO_Type (page 148)::[anonymous] b
         Structure used for bit access.
     rv_csr_t (page 133) d
         Type used for csr data access.
union CSR_MFIOCFGINFO_Type
     #include <core_feature_base.h> Union type to access MFIOCFG_INFO CSR register.
     Public Members
     rv_csr_t (page 133) _reserved0
         Reserved.
     rv_csr_t (page 133) fio_size
         FIO size, need to be 2<sup>n</sup> size.
     rv_csr_t (page 133) _reserved1
         Reserved.
     rv_csr_t (page 133) fio_bpa
         FIO base address.
     struct CSR_MFIOCFGINFO_Type (page 149)::[anonymous] b
         Structure used for bit access.
     rv_csr_t (page 133) d
         Type used for csr data access.
union CSR_MECCLOCK_Type
     #include <core_feature_base.h> Union type to access MECC_LOCK CSR register.
     Public Members
     rv_csr_t (page 133) ecc_lock
         RW permission, ECC Lock configure.
     rv_csr_t (page 133) _reserved0
         Reserved.
```

```
struct CSR_MECCLOCK_Type (page 149)::[anonymous] b
         Structure used for bit access.
     rv_csr_t (page 133) d
         Type used for csr data access.
union CSR_MECCCODE_Type
     #include <core_feature_base.h> Union type to access MECC_CODE CSR register.
     Public Members
     rv_csr_t (page 133) code
         Used to inject ECC check code.
     rv_csr_t (page 133) _reserved0
         Reserved 0.
     rv_csr_t (page 133) ramid
         The ID of RAM that has 2bit ECC error, software can clear these bits.
     rv_csr_t (page 133) _reserved1
         Reserved 0.
     rv_csr_t (page 133) sramid
         The ID of RAM that has 1bit ECC error, software can clear these bits.
     rv_csr_t (page 133) _reserved2
         Reserved 0.
     struct CSR_MECCCODE_Type (page 150)::[anonymous] b
         Structure used for bit access.
     rv_csr_t (page 133) d
         Type used for csr data access.
```

# **ECLIC**

# group NMSIS\_Core\_ECLIC\_Registers

Type definitions and defines for eclic registers.

## **Defines**

# CLIC\_CLICCFG\_NLBIT\_Pos 1U CLIC CLICCFG: NLBIT Position. CLIC\_CLICCFG\_NLBIT\_Msk (0xFUL << CLIC\_CLICCFG\_NLBIT\_Pos (page 151)) CLIC CLICCFG: NLBIT Mask. CLIC\_CLICINFO\_CTLBIT\_Pos 21U CLIC INTINFO: CLICINTCTLBITS Position. CLIC\_CLICINFO\_CTLBIT\_Msk (0xFUL << CLIC\_CLICINFO\_CTLBIT\_Pos (page 151)) CLIC INTINFO: CLICINTCTLBITS Mask. CLIC\_CLICINFO\_VER\_Pos 13U CLIC CLICINFO: VERSION Position. CLIC\_CLICINFO\_VER\_Msk (0xFFUL << CLIC\_CLICINFO\_VER\_Pos (page 151)) CLIC CLICINFO: VERSION Mask. CLIC\_CLICINFO\_NUM\_Pos 0U CLIC CLICINFO: NUM Position. CLIC\_CLICINFO\_NUM\_Msk (0x1FFFUL << CLIC\_CLICINFO\_NUM\_Pos (page 151)) CLIC CLICINFO: NUM Mask. $\textbf{CLIC\_INTIP\_IP\_Pos}~0U$ CLIC INTIP: IP Position. CLIC\_INTIP\_IP\_Msk (0x1UL << CLIC\_INTIP\_IP\_Pos (page 151)) CLIC INTIP: IP Mask. CLIC\_INTIE\_IE\_Pos 0U CLIC INTIE: IE Position. CLIC\_INTIE\_IE\_Msk (0x1UL << CLIC\_INTIE\_IE\_Pos (page 151)) CLIC INTIE: IE Mask. CLIC\_INTATTR\_MODE\_Pos 6U CLIC INTATTA: Mode Position. CLIC\_INTATTR\_MODE\_Msk (0x3U << CLIC\_INTATTR\_MODE\_Pos (page 151)) CLIC INTATTA: Mode Mask.

2.5. NMSIS Core API 151

CLIC\_INTATTR\_TRIG\_Pos 1U

CLIC INTATTR: TRIG Position.

```
CLIC_INTATTR_TRIG_Msk (0x3UL << CLIC_INTATTR_TRIG_Pos (page 151))
    CLIC INTATTR: TRIG Mask.
CLIC_INTATTR_SHV_Pos 0U
    CLIC INTATTR: SHV Position.
CLIC_INTATTR_SHV_Msk (0x1UL << CLIC_INTATTR_SHV_Pos (page 152))
    CLIC INTATTR: SHV Mask.
ECLIC_MAX_NLBITS 8U
    Max nlbit of the CLICINTCTLBITS.
ECLIC_MODE_MTVEC_Msk 3U
    ECLIC Mode mask for MTVT CSR Register.
ECLIC_NON_VECTOR_INTERRUPT 0x0
    Non-Vector Interrupt Mode of ECLIC.
ECLIC_VECTOR_INTERRUPT 0x1
    Vector Interrupt Mode of ECLIC.
ECLIC_BASE __ECLIC_BASEADDR
    ECLIC Base Address.
ECLIC ((CLIC_Type (page 154) *) ECLIC_BASE (page 152))
    CLIC configuration struct.
Enums
enum ECLIC_TRIGGER
    ECLIC Trigger Enum for different Trigger Type.
    Values:
    enumerator ECLIC_LEVEL_TRIGGER
        Level Triggerred, trig[0] = 0.
    enumerator ECLIC_POSTIVE_EDGE_TRIGGER
        Postive/Rising Edge Triggered, trig[0] = 1, trig[1] = 0.
    enumerator ECLIC_NEGTIVE_EDGE_TRIGGER
        Negtive/Falling Edge Triggered, trig[0] = 1, trig[1] = 1.
    enumerator ECLIC_MAX_TRIGGER
```

MAX Supported Trigger Mode.

# union CLICCFG\_Type

#include <core\_feature\_eclic.h> Union type to access CLICFG configure register.

#### **Public Members**

```
__IM uint8_t _reserved0
```

## \_\_IOM uint8\_t nlbits

bit: 1..4 specified the bit-width of level and priority in the register clicintctl[i]

#### \_\_IM uint8\_t nmbits

bit: 5..6 ties to 1 if supervisor-level interrupt supported, or else it's reserved

# \_\_IM uint8\_t \_reserved1

struct CLICCFG\_Type (page 152)::[anonymous] b

Structure used for bit access.

#### uint8 tw

Type used for byte access.

## union CLICINFO\_Type

#include <core\_feature\_eclic.h> Union type to access CLICINFO information register.

## **Public Members**

# \_\_IM uint32\_t numint

bit: 0..12 number of maximum interrupt inputs supported

#### \_\_IM uint32\_t version

bit: 13..20 20:17 for architecture version, 16:13 for implementation version

# \_\_IM uint32\_t intctlbits

bit: 21..24 specifies how many hardware bits are actually implemented in the clicintctl registers

#### \_\_IM uint32\_t \_reserved0

bit: 25..31 Reserved

struct CLICINFO\_Type (page 153)::[anonymous] **b** 

Structure used for bit access.

# \_\_IM uint32\_t w

Type used for word access.

## struct CLIC\_CTRL\_Type

#include <core\_feature\_eclic.h> Access to the machine mode register structure of INTIP, INTIE, INTATTR, INTCTL.

## struct CLIC\_Type

#include <core\_feature\_eclic.h> Access to the structure of ECLIC Memory Map, which is compatible with TEE.

# **SysTimer**

# group NMSIS\_Core\_SysTimer\_Registers

Type definitions and defines for system timer registers.

### **Defines**

# $\textbf{SysTimer\_MTIMECTL\_TIMESTOP\_Pos}~0U$

SysTick Timer MTIMECTL: TIMESTOP bit Position.

## SysTimer\_MTIMECTL\_TIMESTOP\_Msk (1UL << SysTimer\_MTIMECTL\_TIMESTOP\_Pos (page 154))

SysTick Timer MTIMECTL: TIMESTOP Mask.

# SysTimer\_MTIMECTL\_CMPCLREN\_Pos 1U

SysTick Timer MTIMECTL: CMPCLREN bit Position.

## SysTimer\_MTIMECTL\_CMPCLREN\_Msk (1UL << SysTimer\_MTIMECTL\_CMPCLREN\_Pos (page 154))

SysTick Timer MTIMECTL: CMPCLREN Mask.

#### SysTimer\_MTIMECTL\_CLKSRC\_Pos 2U

SysTick Timer MTIMECTL: CLKSRC bit Position.

# SysTimer\_MTIMECTL\_CLKSRC\_Msk (1UL << SysTimer\_MTIMECTL\_CLKSRC\_Pos (page 154))

SysTick Timer MTIMECTL: CLKSRC Mask.

## SysTimer\_MSIP\_MSIP\_Pos 0U

SysTick Timer MSIP: MSIP bit Position.

# SysTimer\_MSIP\_MSIP\_Msk (1UL << SysTimer\_MSIP\_MSIP\_Pos (page 154))

SysTick Timer MSIP: MSIP Mask.

## SysTimer\_MTIMER\_Msk (0xFFFFFFFFFFFFFFFFULL)

SysTick Timer MTIMER value Mask.

# SysTimer\_MTIMERCMP\_Msk (0xFFFFFFFFFFFFFFFULL)

SysTick Timer MTIMERCMP value Mask.

# SysTimer\_MTIMECTL\_Msk (0xFFFFFFFFUL) SysTick Timer MTIMECTL/MSTOP value Mask. SysTimer\_MSIP\_Msk (0xFFFFFFFUL) SysTick Timer MSIP value Mask. SysTimer\_MSFTRST\_Msk (0xFFFFFFFFUL) SysTick Timer MSFTRST value Mask. SysTimer\_MSFRST\_KEY (0x80000A5FUL) SysTick Timer Software Reset Request Key. SysTimer\_CLINT\_MSIP\_OFS (0x1000UL) Software interrupt register offset of clint mode in SysTick Timer. SysTimer\_CLINT\_MTIMECMP\_OFS (0x5000UL) MTIMECMP register offset of clint mode in SysTick Timer. SysTimer\_CLINT\_MTIME\_OFS (0xCFF8UL) MTIME register offset of clint mode in SysTick Timer. SysTimer\_BASE \_\_SYSTIMER\_BASEADDR SysTick Base Address. **SysTimer** ((SysTimer\_Type (page 155) \*) SysTimer\_BASE (page 155)) SysTick configuration struct. SysTimer\_CLINT\_MSIP\_BASE (hartid) (unsigned long)((SysTimer\_BASE (page 155)) + (SysTimer\_CLINT\_MSIP\_OFS (page 155)) + ((hartid) << 2)) **SysTimer\_CLINT\_MTIMECMP\_BASE**(hartid) (unsigned long)((SysTimer\_BASE (page 155)) + (SysTimer\_CLINT\_MTIMECMP\_OFS (page 155)) + ((hartid) << 3)) **SysTimer\_CLINT\_MTIME\_BASE** (unsigned long)((SysTimer\_BASE (page 155)) + (SysTimer\_CLINT\_MTIME\_OFS (page 155))) struct SysTimer\_Type #include <core\_feature\_timer.h> Structure type to access the System Timer (SysTimer).

## Remark

- MSFTRST register is introduced in Nuclei N Core version 1.3(\_\_NUCLEI\_N\_REV (page 77) >= 0x0103)
- MSTOP register is renamed to MTIMECTL register in Nuclei N Core version 1.4(\_\_NUCLEI\_N\_REV (page 77) >= 0x0104)

2.5. NMSIS Core API 155

Structure definition to access the system timer(SysTimer).

• CMPCLREN and CLKSRC bit in MTIMECTL register is introduced in Nuclei N Core version  $1.4(\_NUCLEI\_N\_REV \text{ (page 77)}) >= 0x0104$ 

# 2.5.6 CPU Intrinsic Functions

```
enum WFI_SleepMode
    Values:
    enumerator WFI_SHALLOW_SLEEP
    enumerator WFI_DEEP_SLEEP
__STATIC_FORCEINLINE void __NOP (void)
__STATIC_FORCEINLINE void __WFI (void)
__STATIC_FORCEINLINE void __WFE (void)
__STATIC_FORCEINLINE void __EBREAK (void)
__STATIC_FORCEINLINE void __ECALL (void)
__STATIC_FORCEINLINE void __set_wfi_sleepmode (WFI_SleepMode_Type mode)
__STATIC_FORCEINLINE void __TXEVT (void)
__STATIC_FORCEINLINE void __enable_mcycle_counter (void)
__STATIC_FORCEINLINE void __disable_mcycle_counter (void)
__STATIC_FORCEINLINE void __enable_minstret_counter (void)
__STATIC_FORCEINLINE void __disable_minstret_counter (void)
__STATIC_FORCEINLINE void __enable_mhpm_counter (unsigned long idx)
__STATIC_FORCEINLINE void __disable_mhpm_counter (unsigned long idx)
__STATIC_FORCEINLINE void __enable_mhpm_counters (unsigned long mask)
__STATIC_FORCEINLINE void __disable_mhpm_counters (unsigned long mask)
```

```
__STATIC_FORCEINLINE void __enable_all_counter (void)
__STATIC_FORCEINLINE void __disable_all_counter (void)
__STATIC_FORCEINLINE void __set_hpm_event (unsigned long idx, unsigned long event)
__STATIC_FORCEINLINE unsigned long __get_hpm_event (unsigned long idx)
__STATIC_FORCEINLINE void __set_hpm_counter (unsigned long idx, uint64_t value)
__STATIC_FORCEINLINE unsigned long __get_hpm_counter (unsigned long idx)
__STATIC_FORCEINLINE void __set_medeleg (unsigned long mask)
__STATIC_FORCEINLINE void __FENCE_I (void)
__STATIC_FORCEINLINE uint8_t __LB (volatile void *addr)
__STATIC_FORCEINLINE uint16_t __LH (volatile void *addr)
__STATIC_FORCEINLINE uint32_t __LW (volatile void *addr)
__STATIC_FORCEINLINE void __SB (volatile void *addr, uint8_t val)
__STATIC_FORCEINLINE void __SH (volatile void *addr, uint16_t val)
__STATIC_FORCEINLINE void __SW (volatile void *addr, uint32_t val)
__STATIC_FORCEINLINE uint32_t __CAS_W (volatile uint32_t *addr, uint32_t oldval,
uint32_t newval)
__STATIC_FORCEINLINE uint32_t __AMOSWAP_W (volatile uint32_t *addr, uint32_t newval)
__STATIC_FORCEINLINE int32_t __AMOADD_W (volatile int32_t *addr, int32_t value)
__STATIC_FORCEINLINE int32_t __AMOAND_W (volatile int32_t *addr, int32_t value)
__STATIC_FORCEINLINE int32_t __AMOOR_W (volatile int32_t *addr, int32_t value)
__STATIC_FORCEINLINE int32_t __AMOXOR_W (volatile int32_t *addr, int32_t value)
__STATIC_FORCEINLINE uint32_t __AMOMAXU_W (volatile uint32_t *addr, uint32_t value)
```

```
__STATIC_FORCEINLINE int32_t __AMOMAX_W (volatile int32_t *addr, int32_t value)

__STATIC_FORCEINLINE uint32_t __AMOMINU_W (volatile uint32_t *addr, uint32_t value)

__STATIC_FORCEINLINE int32_t __AMOMIN_W (volatile int32_t *addr, int32_t value)

__FENCE(p, s) __ASM (page 78) volatile ("fence " #p "," #s::: "memory")

__RWMB() __FENCE(iorw,iorw)

__RMB() __FENCE(ir,ir)

__WMB() __FENCE(ow,ow)

__SMP_RWMB() __FENCE(rw,rw)

__SMP_RMB() __FENCE(rw,rw)

__SMP_RMB() __FENCE(w,w)

__CPU_RELAX() __ASM (page 78) volatile (""::: "memory")

group NMSIS_Core_CPU_Intrinsic
```

MISIS\_COLE\_CLO\_INCLINSIC

Functions that generate RISC-V CPU instructions.

The following functions generate specified RISC-V instructions that cannot be directly accessed by compiler.

## **Defines**

```
__FENCE(p, s) __ASM (page 78) volatile ("fence " #p "," #s : : : "memory") Execute fence instruction, p -> pred, s -> succ.
```

the FENCE instruction ensures that all memory accesses from instructions preceding the fence in program order (the predecessor set) appear earlier in the global memory order than memory accesses from instructions appearing after the fence in program order (the successor set). For details, please refer to The RISC-V Instruction Set Manual

# **Parameters**

- **p** predecessor set, such as iorw, rw, r, w
- **s** successor set, such as iorw, rw, r, w

```
__RWMB() __FENCE(iorw,iorw)
```

Read & Write Memory barrier.

```
__RMB() __FENCE(ir,ir)
```

Read Memory barrier.

**\_\_WMB()** \_\_FENCE(ow,ow)

Write Memory barrier.

\_\_SMP\_RWMB() \_\_FENCE(rw,rw)

SMP Read & Write Memory barrier.

```
__SMP_RMB() __FENCE(r,r)

SMP Read Memory barrier.

__SMP_WMB() __FENCE(w,w)

SMP Write Memory barrier.

__CPU_RELAX() __ASM (page 78) volatile ("" : : : "memory")

CPU relax for busy loop.
```

#### **Enums**

## enum WFI\_SleepMode

WFI Sleep Mode enumeration.

Values:

#### enumerator WFI\_SHALLOW\_SLEEP

Shallow sleep mode, the core\_clk will poweroff.

#### enumerator WFI\_DEEP\_SLEEP

Deep sleep mode, the core\_clk and core\_ano\_clk will poweroff.

## **Functions**

# \_\_STATIC\_FORCEINLINE void \_\_NOP (void)

NOP Instruction.

No Operation does nothing. This instruction can be used for code alignment purposes.

# \_\_STATIC\_FORCEINLINE void \_\_WFI (void)

Wait For Interrupt.

Wait For Interrupt is is executed using CSR\_WFE.WFE=0 and WFI instruction. It will suspends execution until interrupt, NMI or Debug happened. When Core is waked up by interrupt, if

- a. mstatus.MIE == 1(interrupt enabled), Core will enter ISR code
- b. mstatus.MIE == 0(interrupt disabled), Core will resume previous execution

## \_\_STATIC\_FORCEINLINE void \_\_WFE (void)

Wait For Event.

Wait For Event is executed using CSR\_WFE.WFE=1 and WFI instruction. It will suspends execution until event, NMI or Debug happened. When Core is waked up, Core will resume previous execution

## \_\_STATIC\_FORCEINLINE void \_\_EBREAK (void)

Breakpoint Instruction.

Causes the processor to enter Debug state. Debug tools can use this to investigate system state when the instruction at a particular address is reached.

## \_\_STATIC\_FORCEINLINE void \_\_ECALL (void)

Environment Call Instruction.

The ECALL instruction is used to make a service request to the execution environment.

# \_\_STATIC\_FORCEINLINE void \_\_set\_wfi\_sleepmode (WFI\_SleepMode\_Type mode)

Set Sleep mode of WFI.

Set the SLEEPVALUE CSR register to control the WFI Sleep mode.

Parameters mode - [in] The sleep mode to be set

# \_\_STATIC\_FORCEINLINE void \_\_TXEVT (void)

Send TX Event.

Set the CSR TXEVT to control send a TX Event. The Core will output signal tx\_evt as output event signal.

# \_\_STATIC\_FORCEINLINE void \_\_enable\_mcycle\_counter (void)

Enable MCYCLE counter.

Clear the CY bit of MCOUNTINHIBIT to 0 to enable MCYCLE Counter

# \_\_STATIC\_FORCEINLINE void \_\_disable\_mcycle\_counter (void)

Disable MCYCLE counter.

Set the CY bit of MCOUNTINHIBIT to 1 to disable MCYCLE Counter

# \_\_STATIC\_FORCEINLINE void \_\_enable\_minstret\_counter (void)

Enable MINSTRET counter.

Clear the IR bit of MCOUNTINHIBIT to 0 to enable MINSTRET Counter

# \_\_STATIC\_FORCEINLINE void \_\_disable\_minstret\_counter (void)

Disable MINSTRET counter.

Set the IR bit of MCOUNTINHIBIT to 1 to disable MINSTRET Counter

#### \_\_STATIC\_FORCEINLINE void \_\_enable\_mhpm\_counter (unsigned long idx)

Enable selected hardware performance monitor counter.

enable selected hardware performance monitor counter mhpmcounterx.

Parameters idx – [in] the index of the hardware performance monitor counter

## \_\_STATIC\_FORCEINLINE void \_\_disable\_mhpm\_counter (unsigned long idx)

Disable selected hardware performance monitor counter.

Disable selected hardware performance monitor counter mhpmcounterx.

Parameters idx - [in] the index of the hardware performance monitor counter

# \_\_STATIC\_FORCEINLINE void \_\_enable\_mhpm\_counters (unsigned long mask)

Enable hardware performance counters with mask.

enable mhpmcounterx with mask, only the masked ones will be enabled. mhpmcounter3-mhpmcount31 are for high performance monitor counters.

Parameters mask – [in] mask of selected hardware performance monitor counters

## \_\_STATIC\_FORCEINLINE void \_\_disable\_mhpm\_counters (unsigned long mask)

Disable hardware performance counters with mask.

Disable mhpmcounterx with mask, only the masked ones will be disabled. mhpmcounter3-mhpmcount31 are for high performance monitor counters.

Parameters mask – [in] mask of selected hardware performance monitor counters

# \_\_STATIC\_FORCEINLINE void \_\_enable\_all\_counter (void)

Enable all MCYCLE & MINSTRET & MHPMCOUNTER counter.

Clear all to zero to enable all counters, such as cycle, instret, high performance monitor counters

# \_\_STATIC\_FORCEINLINE void \_\_disable\_all\_counter (void)

Disable all MCYCLE & MINSTRET & MHPMCOUNTER counter.

Set all to one to disable all counters, such as cycle, instret, high performance monitor counters

# \_\_STATIC\_FORCEINLINE void \_\_set\_hpm\_event (unsigned long idx, unsigned long event)

Set event for selected high performance monitor event.

Set event for high performance monitor event register

#### **Parameters**

- idx [in] HPMEVENTx CSR index(3-31)
- event [in] HPMEVENTx Register value to set

# \_\_STATIC\_FORCEINLINE unsigned long \_\_get\_hpm\_event (unsigned long idx)

Get event for selected high performance monitor event.

Get high performance monitor event register value

#### **Parameters**

- idx [in] HPMEVENTx CSR index(3-31)
- event [in] HPMEVENTx Register value to set

**Returns** HPMEVENTx Register value

# \_\_STATIC\_FORCEINLINE void \_\_set\_hpm\_counter (unsigned long idx, uint64\_t value)

Set value for selected high performance monitor counter.

Set value for high performance monitor couner register

#### **Parameters**

- idx [in] HPMCOUNTERx CSR index(3-31)
- value [in] HPMCOUNTERx Register value to set

# \_\_STATIC\_FORCEINLINE unsigned long \_\_get\_hpm\_counter (unsigned long idx)

Get value of selected high performance monitor couner.

Get high performance monitor counter register value

#### **Parameters**

- idx [in] HPMCOUNTERx CSR index(3-31)
- event [in] HPMCOUNTERx Register value to set

**Returns** HPMCOUNTERx Register value

# \_\_STATIC\_FORCEINLINE void \_\_set\_medeleg (unsigned long mask)

Set exceptions delegation to S mode.

Set certain exceptions of supervisor mode or user mode delegated from machined mode to supervisor mode.

# Remark

Exception should trigger in supervisor mode or user mode.

# \_\_STATIC\_FORCEINLINE void \_\_FENCE\_I (void)

Fence.i Instruction.

The FENCE.I instruction is used to synchronize the instruction and data streams.

# \_\_STATIC\_FORCEINLINE uint8\_t \_\_LB (volatile void \*addr)

Load 8bit value from address (8 bit)

Load 8 bit value.

**Parameters addr** – [in] Address pointer to data

**Returns** value of type uint8\_t at (\*addr)

## \_\_STATIC\_FORCEINLINE uint16\_t \_\_LH (volatile void \*addr)

Load 16bit value from address (16 bit)

Load 16 bit value.

Parameters addr – [in] Address pointer to data

**Returns** value of type uint16\_t at (\*addr)

# \_\_STATIC\_FORCEINLINE uint32\_t \_\_LW (volatile void \*addr)

Load 32bit value from address (32 bit)

Load 32 bit value.

**Parameters addr** – [in] Address pointer to data

**Returns** value of type uint32\_t at (\*addr)

## \_\_STATIC\_FORCEINLINE void \_\_SB (volatile void \*addr, uint8\_t val)

Write 8bit value to address (8 bit)

Write 8 bit value.

#### **Parameters**

- addr [in] Address pointer to data
- val [in] Value to set

# \_\_STATIC\_FORCEINLINE void \_\_SH (volatile void \*addr, uint16\_t val)

Write 16bit value to address (16 bit)

Write 16 bit value.

#### **Parameters**

- addr [in] Address pointer to data
- val [in] Value to set

# \_\_STATIC\_FORCEINLINE void \_\_SW (volatile void \*addr, uint32\_t val)

Write 32bit value to address (32 bit)

Write 32 bit value.

## **Parameters**

- addr [in] Address pointer to data
- val [in] Value to set

# \_\_STATIC\_FORCEINLINE uint32\_t \_\_CAS\_W (volatile uint32\_t \*addr, uint32\_t oldval, uint32\_t newval)

Compare and Swap 32bit value using LR and SC.

Compare old value with memory, if identical, store new value in memory. Return the initial value in memory. Success is indicated by comparing return value with OLD. memory address, return 0 if successful, otherwise return !0

# **Parameters**

- addr [in] Address pointer to data, address need to be 4byte aligned
- oldval [in] Old value of the data in address
- newval [in] New value to be stored into the address

**Returns** return the initial value in memory

# \_\_STATIC\_FORCEINLINE uint32\_t \_\_AMOSWAP\_W (volatile uint32\_t \*addr, uint32\_t newval)

Atomic Swap 32bit value into memory.

Atomically swap new 32bit value into memory using amoswap.d.

#### **Parameters**

- addr [in] Address pointer to data, address need to be 4byte aligned
- newval [in] New value to be stored into the address

**Returns** return the original value in memory

# \_\_STATIC\_FORCEINLINE int32\_t \_\_AMOADD\_W (volatile int32\_t \*addr, int32\_t value)

Atomic Add with 32bit value.

Atomically ADD 32bit value with value in memory using amoadd.d.

#### **Parameters**

- addr [in] Address pointer to data, address need to be 4byte aligned
- value [in] value to be ADDed

Returns return memory value + add value

# \_\_STATIC\_FORCEINLINE int32\_t \_\_AMOAND\_W (volatile int32\_t \*addr, int32\_t value)

Atomic And with 32bit value.

Atomically AND 32bit value with value in memory using amound.d.

#### **Parameters**

- addr [in] Address pointer to data, address need to be 4byte aligned
- value [in] value to be ANDed

Returns return memory value & and value

## \_\_STATIC\_FORCEINLINE int32\_t \_\_AMOOR\_W (volatile int32\_t \*addr, int32\_t value)

Atomic OR with 32bit value.

Atomically OR 32bit value with value in memory using amoor.d.

## **Parameters**

- addr [in] Address pointer to data, address need to be 4byte aligned
- value [in] value to be ORed

Returns return memory value | and value

# \_\_STATIC\_FORCEINLINE int32\_t \_\_AMOXOR\_W (volatile int32\_t \*addr, int32\_t value)

Atomic XOR with 32bit value.

Atomically XOR 32bit value with value in memory using amoxor.d.

## **Parameters**

- addr [in] Address pointer to data, address need to be 4byte aligned
- value [in] value to be XORed

**Returns** return memory value ^ and value

# \_\_STATIC\_FORCEINLINE uint32\_t \_\_AMOMAXU\_W (volatile uint32\_t \*addr, uint32\_t value)

Atomic unsigned MAX with 32bit value.

Atomically unsigned max compare 32bit value with value in memory using amomaxu.d.

#### **Parameters**

- addr [in] Address pointer to data, address need to be 4byte aligned
- value [in] value to be compared

Returns return the bigger value

# \_\_STATIC\_FORCEINLINE int32\_t \_\_AMOMAX\_W (volatile int32\_t \*addr, int32\_t value)

Atomic signed MAX with 32bit value.

Atomically signed max compare 32bit value with value in memory using amomax.d.

#### **Parameters**

- addr [in] Address pointer to data, address need to be 4byte aligned
- value [in] value to be compared

Returns the bigger value

# \_\_STATIC\_FORCEINLINE uint32\_t \_\_AMOMINU\_W (volatile uint32\_t \*addr, uint32\_t value)

Atomic unsigned MIN with 32bit value.

Atomically unsigned min compare 32bit value with value in memory using amominu.d.

## **Parameters**

- addr [in] Address pointer to data, address need to be 4byte aligned
- value [in] value to be compared

Returns the smaller value

# \_\_STATIC\_FORCEINLINE int32\_t \_\_AMOMIN\_W (volatile int32\_t \*addr, int32\_t value)

Atomic signed MIN with 32bit value.

Atomically signed min compare 32bit value with value in memory using amomin.d.

# **Parameters**

- addr [in] Address pointer to data, address need to be 4byte aligned
- value [in] value to be compared

**Returns** the smaller value

# 2.5.7 Intrinsic Functions for SIMD Instructions

Click Nuclei DSP Feature 15 to learn about Core DSP in Nuclei ISA Spec.

# **SIMD Data Processing Instructions**

#### SIMD 16-bit Add/Subtract Instructions

\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_ADD16 (unsigned long a, unsigned long b) \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_CRAS16 (unsigned long a, unsigned long b) \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_CRSA16 (unsigned long a, unsigned long b) \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KADD16 (unsigned long a, unsigned long b) \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KCRAS16 (unsigned long a, unsigned long b) \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KCRSA16 (unsigned long a, unsigned long b) \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KSTAS16 (unsigned long a, unsigned long b) \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KSTSA16 (unsigned long a, unsigned long b) \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KSUB16 (unsigned long a, unsigned long b) \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_RADD16 (unsigned long a, unsigned long b) \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_RCRAS16 (unsigned long a, unsigned long b) \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_RCRSA16 (unsigned long a, unsigned long b) \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_RSTAS16 (unsigned long a, unsigned long b) \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_RSTSA16 (unsigned long a, unsigned long b) \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_RSUB16 (unsigned long a, unsigned long b) \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_STAS16 (unsigned long a, unsigned long b) \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_STSA16 (unsigned long a, unsigned long b)

<sup>15</sup> https://doc.nucleisys.com/nuclei\_spec/isa/dsp.html

```
__STATIC_FORCEINLINE unsigned long __RV_SUB16 (unsigned long a, unsigned long b)
__STATIC_FORCEINLINE unsigned long __RV_UKADD16 (unsigned long a, unsigned long b)
__STATIC_FORCEINLINE unsigned long __RV_UKCRAS16 (unsigned long a, unsigned long b)
__STATIC_FORCEINLINE unsigned long __RV_UKCRSA16 (unsigned long a, unsigned long b)
__STATIC_FORCEINLINE unsigned long __RV_UKSTAS16 (unsigned long a, unsigned long b)
__STATIC_FORCEINLINE unsigned long __RV_UKSTSA16 (unsigned long a, unsigned long b)
__STATIC_FORCEINLINE unsigned long __RV_UKSUB16 (unsigned long a, unsigned long b)
__STATIC_FORCEINLINE unsigned long __RV_URADD16 (unsigned long a, unsigned long b)
__STATIC_FORCEINLINE unsigned long __RV_URCRAS16 (unsigned long a, unsigned long b)
__STATIC_FORCEINLINE unsigned long __RV_URCRSA16 (unsigned long a, unsigned long b)
__STATIC_FORCEINLINE unsigned long __RV_URSTAS16 (unsigned long a, unsigned long b)
__STATIC_FORCEINLINE unsigned long __RV_URSTSA16 (unsigned long a, unsigned long b)
__STATIC_FORCEINLINE unsigned long __RV_URSUB16 (unsigned long a, unsigned long b)
group NMSIS_Core_DSP_Intrinsic_SIMD_16B_ADDSUB
```

SIMD 16-bit Add/Subtract Instructions.

Based on the combination of the types of the two 16-bit arithmetic operations, the SIMD 16-bit add/subtract instructions can be classified into 6 main categories: Addition (two 16-bit addition), Subtraction (two 16-bit subtraction), Crossed Add & Sub (one addition and one subtraction), and Crossed Sub & Add (one subtraction and one addition), Straight Add & Sub (one addition and one subtraction), and Straight Sub & Add (one subtraction and one addition). Based on the way of how an overflow condition is handled, the SIMD 16-bit add/subtract instructions can be classified into 5 groups: Wrap-around (dropping overflow), Signed Halving (keeping overflow by dropping 1 LSB bit), Unsigned Halving, Signed Saturation (clipping overflow), and Unsigned Saturation. Together, there are 30 SIMD 16-bit add/subtract instructions.

#### **Functions**

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_ADD16 (unsigned long a, unsigned long b)

ADD16 (SIMD 16-bit Addition)

Type: SIMD

# Syntax:

```
ADD16 Rd, Rs1, Rs2
```

## Purpose:

Do 16-bit integer element additions simultaneously.

#### **Description:**

This instruction adds the 16-bit integer elements in Rs1 with the 16-bit integer elements in Rs2, and then writes the 16-bit element results to Rd.

#### Note:

This instruction can be used for either signed or unsigned addition.

### **Operations:**

```
Rd.H[x] = Rs1.H[x] + Rs2.H[x];

for RV32: x=1...0,

for RV64: x=3...0
```

# **Parameters**

- a [in] unsigned long type of value stored in a
- $\mathbf{b} [\mathbf{in}]$  unsigned long type of value stored in  $\mathbf{b}$

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_CRAS16 (unsigned long a, unsigned long b)

CRAS16 (SIMD 16-bit Cross Addition & Subtraction)

Type: SIMD

#### Syntax:

```
CRAS16 Rd, Rs1, Rs2
```

#### Purpose:

Do 16-bit integer element addition and 16-bit integer element subtraction in a 32-bit chunk simultaneously. Operands are from crossed positions in 32-bit chunks.

# **Description**:

This instruction adds the 16-bit integer element in [31:16] of 32-bit chunks in Rs1 with the 16-bit integer element in [15:0] of 32-bit chunks in Rs2, and writes the result to [31:16] of 32-bit chunks in Rd; at the same time, it subtracts the 16-bit integer element in [31:16] of 32-bit chunks in Rs2 from the 16-bit integer element in [15:0] of 32-bit chunks, and writes the result to [15:0] of 32-bit chunks in Rd.

# Note:

This instruction can be used for either signed or unsigned operations.

#### **Operations:**

```
Rd.W[x][31:16] = Rs1.W[x][31:16] + Rs2.W[x][15:0];

Rd.W[x][15:0] = Rs1.W[x][15:0] - Rs2.W[x][31:16];

for RV32, x=0

for RV64, x=1...0
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

```
__STATIC_FORCEINLINE unsigned long __RV_CRSA16 (unsigned long a, unsigned long b)
```

CRSA16 (SIMD 16-bit Cross Subtraction & Addition)

Type: SIMD Syntax:

```
CRSA16 Rd, Rs1, Rs2
```

## Purpose:

Do 16-bit integer element subtraction and 16-bit integer element addition in a 32-bit chunk simultaneously. Operands are from crossed positions in 32-bit chunks.

#### **Description:**

This instruction subtracts the 16-bit integer element in [15:0] of 32-bit chunks in Rs2 from the 16-bit integer element in [31:16] of 32-bit chunks in Rs1, and writes the result to [31:16] of 32-bit chunks in Rd; at the same time, it adds the 16-bit integer element in [31:16] of 32-bit chunks in Rs2 with the 16-bit integer element in [15:0] of 32-bit chunks in Rs1, and writes the result to [15:0] of 32-bit chunks in Rd.

#### Note

This instruction can be used for either signed or unsigned operations.

# **Operations:**

```
Rd.W[x][31:16] = Rs1.W[x][31:16] - Rs2.W[x][15:0];
Rd.W[x][15:0] = Rs1.W[x][15:0] + Rs2.W[x][31:16];
for RV32, x=0
for RV64, x=1...0
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KADD16 (unsigned long a, unsigned long b)

KADD16 (SIMD 16-bit Signed Saturating Addition)

Type: SIMD

## Syntax:

```
KADD16 Rd, Rs1, Rs2
```

## Purpose:

Do 16-bit signed integer element saturating additions simultaneously.

## **Description**:

This instruction adds the 16-bit signed integer elements in Rs1 with the 16-bit signed integer elements in Rs2. If any of the results are beyond the Q15 number range ( $-2^15 \le 2^15 \le 2^15 \le 1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to Rd.

## **Operations:**

```
res[x] = Rs1.H[x] + Rs2.H[x];
if (res[x] > 32767) {
   res[x] = 32767;
   OV = 1;
} else if (res[x] < -32768) {
   res[x] = -32768;
   OV = 1;
}
Rd.H[x] = res[x];
for RV32: x=1...0,
for RV64: x=3...0</pre>
```

# **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

Returns value stored in unsigned long type

## \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KCRAS16 (unsigned long a, unsigned long b)

KCRAS16 (SIMD 16-bit Signed Saturating Cross Addition & Subtraction)

Type: SIMD Syntax:

```
_____
```

```
KCRAS16 Rd, Rs1, Rs2
```

## Purpose:

Do 16-bit signed integer element saturating addition and 16-bit signed integer element saturating subtraction in a 32-bit chunk simultaneously. Operands are from crossed positions in 32- bit chunks.

## **Description**:

This instruction adds the 16-bit signed integer element in [31:16] of 32-bit chunks in Rs1 with the 16-bit signed integer element in [15:0] of 32-bit chunks in Rs2; at the same time, it subtracts the 16-bit signed integer element in [31:16] of 32-bit chunks in Rs2 from the 16-bit signed integer element in [15:0] of 32-bit chunks in Rs1. If any of the results are beyond the Q15 number range (- $2^15 < 2^15 - 2^15 - 1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to [31:16] of 32-bit chunks in Rd for addition and [15:0] of 32-bit chunks in Rd for subtraction.

#### **Operations:**

```
res1 = Rs1.W[x][31:16] + Rs2.W[x][15:0];
res2 = Rs1.W[x][15:0] - Rs2.W[x][31:16];
for (res in [res1, res2]) {
   if (res > (2^15)-1) {
     res = (2^15)-1;
     OV = 1;
   } else if (res < -2^15) {
     res = -2^15;
     OV = 1;
   }
}
Rd.W[x][31:16] = res1;
Rd.W[x][15:0] = res2;
for RV32, x=0
for RV64, x=1...0</pre>
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KCRSA16 (unsigned long a, unsigned long b)

KCRSA16 (SIMD 16-bit Signed Saturating Cross Subtraction & Addition)

Type: SIMD

### Syntax:

```
KCRSA16 Rd, Rs1, Rs2
```

# Purpose:

Do 16-bit signed integer element saturating subtraction and 16-bit signed integer element saturating addition in a 32-bit chunk simultaneously. Operands are from crossed positions in 32-bit chunks.

# **Description**:

This instruction subtracts the 16-bit signed integer element in [15:0] of 32-bit chunks in Rs2 from the 16-bit signed integer element in [31:16] of 32-bit chunks in Rs1; at the same time, it adds the 16-bit signed integer element in [31:16] of 32-bit chunks in Rs2 with the 16-bit signed integer element in [15:0] of 32-bit chunks in Rs1. If any of the results are beyond the Q15 number range (-2 $^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15 < 2^15$ 

#### **Operations:**

```
res1 = Rs1.W[x][31:16] - Rs2.W[x][15:0];
res2 = Rs1.W[x][15:0] + Rs2.W[x][31:16];
for (res in [res1, res2]) {
   if (res > (2^15)-1) {
     res = (2^15)-1;
     OV = 1;
   } else if (res < -2^15) {</pre>
```

(continues on next page)

(continued from previous page)

```
res = -2^15;
    OV = 1;
}
Rd.W[x][31:16] = res1;
Rd.W[x][15:0] = res2;
for RV32, x=0
for RV64, x=1...0
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KSTAS16 (unsigned long a, unsigned long b)

KSTAS16 (SIMD 16-bit Signed Saturating Straight Addition & Subtraction)

Type: SIMD

#### Syntax:

```
KSTAS16 Rd, Rs1, Rs2
```

#### **Purpose:**

Do 16-bit signed integer element saturating addition and 16-bit signed integer element saturating subtraction in a 32-bit chunk simultaneously. Operands are from corresponding positions in 32-bit chunks.

# **Description**:

This instruction adds the 16-bit signed integer element in [31:16] of 32-bit chunks in Rs1 with the 16-bit signed integer element in [31:16] of 32-bit chunks in Rs2; at the same time, it subtracts the 16-bit signed integer element in [15:0] of 32-bit chunks in Rs2 from the 16-bit signed integer element in [15:0] of 32-bit chunks in Rs1. If any of the results are beyond the Q15 number range (- $2^15 < 2^15 - 2^15 - 1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to [31:16] of 32-bit chunks in Rd for addition and [15:0] of 32-bit chunks in Rd for subtraction.

# **Operations:**

```
res1 = Rs1.W[x][31:16] + Rs2.W[x][31:16];
res2 = Rs1.W[x][15:0] - Rs2.W[x][15:0];
for (res in [res1, res2]) {
   if (res > (2^15)-1) {
     res = (2^15)-1;
     OV = 1;
   } else if (res < -2^15) {
     res = -2^15;
     OV = 1;
   }
}
Rd.W[x][31:16] = res1;
Rd.W[x][15:0] = res2;</pre>
```

(continues on next page)

(continued from previous page)

```
for RV32, x=0
for RV64, x=1...0
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KSTSA16 (unsigned long a, unsigned long b)

KSTSA16 (SIMD 16-bit Signed Saturating Straight Subtraction & Addition)

Type: SIMD

## Syntax:

```
KSTSA16 Rd, Rs1, Rs2
```

## Purpose:

Do 16-bit signed integer element saturating subtraction and 16-bit signed integer element saturating addition in a 32-bit chunk simultaneously. Operands are from corresponding positions in 32-bit chunks.

#### **Description**:

This instruction subtracts the 16-bit signed integer element in [31:16] of 32-bit chunks in Rs2 from the 16-bit signed integer element in [31:16] of 32-bit chunks in Rs1; at the same time, it adds the 16-bit signed integer element in [15:0] of 32-bit chunks in Rs2 with the 16-bit signed integer element in [15:0] of 32-bit chunks in Rs1. If any of the results are beyond the Q15 number range ( $-2^15 <= 2^15-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to [31:16] of 32-bit chunks in Rd for subtraction and [15:0] of 32-bit chunks in Rd for addition.

# **Operations:**

```
res1 = Rs1.W[x][31:16] - Rs2.W[x][31:16];
res2 = Rs1.W[x][15:0] + Rs2.W[x][15:0];
for (res in [res1, res2]) {
   if (res > (2^15)-1) {
      res = (2^15)-1;
      OV = 1;
   } else if (res < -2^15) {
      res = -2^15;
      OV = 1;
   }
}
Rd.W[x][31:16] = res1;
Rd.W[x][15:0] = res2;
for RV32, x=0
for RV64, x=1...0</pre>
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KSUB16 (unsigned long a, unsigned long b)

KSUB16 (SIMD 16-bit Signed Saturating Subtraction)

Type: SIMD

Syntax:

```
KSUB16 Rd, Rs1, Rs2
```

## Purpose:

Do 16-bit signed integer elements saturating subtractions simultaneously.

# **Description**:

This instruction subtracts the 16-bit signed integer elements in Rs2 from the 16-bit signed integer elements in Rs1. If any of the results are beyond the Q15 number range ( $-2^15 \le 2^15 \le 1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to Rd.

## **Operations:**

```
res[x] = Rs1.H[x] - Rs2.H[x];
if (res[x] > (2^15)-1) {
   res[x] = (2^15)-1;
   OV = 1;
} else if (res[x] < -2^15) {
   res[x] = -2^15;
   OV = 1;
}
Rd.H[x] = res[x];
for RV32: x=1...0,
for RV64: x=3...0</pre>
```

## **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

Returns value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_RADD16 (unsigned long a, unsigned long b)

RADD16 (SIMD 16-bit Signed Halving Addition)

Type: SIMD

### Syntax:

```
RADD16 Rd, Rs1, Rs2
```

#### Purpose:

Do 16-bit signed integer element additions simultaneously. The results are halved to avoid overflow or saturation.

# **Description**:

This instruction adds the 16-bit signed integer elements in Rs1 with the 16-bit signed integer elements in Rs2. The results are first arithmetically right-shifted by 1 bit and then written to Rd.

# **Examples**:

```
* Rs1 = 0x7FFF, Rs2 = 0x7FFF, Rd = 0x7FFF

* Rs1 = 0x8000, Rs2 = 0x8000, Rd = 0x8000

* Rs1 = 0x4000, Rs2 = 0x8000, Rd = 0xE000
```

### **Operations:**

```
Rd.H[x] = (Rs1.H[x] + Rs2.H[x]) s>> 1; for RV32: x=1...0, for RV64: x=3...0
```

### **Parameters**

- a [in] unsigned long type of value stored in a
- **b [in]** unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_RCRAS16 (unsigned long a, unsigned long b)

RCRAS16 (SIMD 16-bit Signed Halving Cross Addition & Subtraction)

Type: SIMD

### Syntax:

```
RCRAS16 Rd, Rs1, Rs2
```

# Purpose:

Do 16-bit signed integer element addition and 16-bit signed integer element subtraction in a 32-bit chunk simultaneously. Operands are from crossed positions in 32-bit chunks. The results are halved to avoid overflow or saturation.

### **Description:**

This instruction adds the 16-bit signed integer element in [31:16] of 32-bit chunks in Rs1 with the 16-bit signed integer element in [15:0] of 32-bit chunks in Rs2, and subtracts the 16-bit signed integer element in [31:16] of 32-bit chunks in Rs2 from the 16-bit signed integer element in [15:0] of 32-bit chunks in Rs1. The element results are first arithmetically right-shifted by 1 bit and then written to [31:16] of 32-bit chunks in Rd and [15:0] of 32-bit chunks in Rd.

#### **Examples:**

```
Please see `RADD16` and `RSUB16` instructions.
```

# **Operations:**

```
Rd.W[x][31:16] = (Rs1.W[x][31:16] + Rs2.W[x][15:0]) s>> 1;
Rd.W[x][15:0] = (Rs1.W[x][15:0] - Rs2.W[x][31:16]) s>> 1;
for RV32, x=0
for RV64, x=1...0
```

### **Parameters**

• a – [in] unsigned long type of value stored in a

• **b** – [in] unsigned long type of value stored in b

Returns value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_RCRSA16 (unsigned long a, unsigned long b)

RCRSA16 (SIMD 16-bit Signed Halving Cross Subtraction & Addition)

Type: SIMD

# Syntax:

```
RCRSA16 Rd, Rs1, Rs2
```

# Purpose:

Do 16-bit signed integer element subtraction and 16-bit signed integer element addition in a 32-bit chunk simultaneously. Operands are from crossed positions in 32-bit chunks. The results are halved to avoid overflow or saturation.

# **Description**:

This instruction subtracts the 16-bit signed integer element in [15:0] of 32-bit chunks in Rs2 from the 16-bit signed integer element in [31:16] of 32-bit chunks in Rs1, and adds the 16-bit signed element integer in [15:0] of 32-bit chunks in Rs1 with the 16-bit signed integer element in [31:16] of 32-bit chunks in Rs2. The two results are first arithmetically right-shifted by 1 bit and then written to [31:16] of 32-bit chunks in Rd and [15:0] of 32-bit chunks in Rd.

### **Examples:**

```
Please see `RADD16` and `RSUB16` instructions.
```

# **Operations:**

```
Rd.W[x][31:16] = (Rs1.W[x][31:16] - Rs2.W[x][15:0]) s>> 1;
Rd.W[x][15:0] = (Rs1.W[x][15:0] + Rs2.W[x][31:16]) s>> 1;
for RV32, x=0
for RV64, x=1...0
```

### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_RSTAS16 (unsigned long a, unsigned long b)

RSTAS16 (SIMD 16-bit Signed Halving Straight Addition & Subtraction)

Type: SIMD

### Syntax:

```
RSTAS16 Rd, Rs1, Rs2
```

#### Purpose:

Do 16-bit signed integer element addition and 16-bit signed integer element subtraction in a 32-bit chunk simultaneously. Operands are from corresponding positions in 32-bit chunks. The results are halved to avoid overflow or saturation.

### **Description**:

This instruction adds the 16-bit signed integer element in [31:16] of 32-bit chunks in Rs1 with the 16-bit signed integer element in [31:16] of 32-bit chunks in Rs2, and subtracts the 16-bit signed integer element in [15:0] of 32-bit chunks in Rs2 from the 16-bit signed integer element in [15:0] of 32-bit chunks in Rs1. The element results are first arithmetically right-shifted by 1 bit and then written to [31:16] of 32-bit chunks in Rd and [15:0] of 32-bit chunks in Rd.

### **Examples:**

```
Please see `RADD16` and `RSUB16` instructions.
```

### **Operations:**

```
Rd.W[x][31:16] = (Rs1.W[x][31:16] + Rs2.W[x][31:16]) s>> 1;
Rd.W[x][15:0] = (Rs1.W[x][15:0] - Rs2.W[x][15:0]) s>> 1;
for RV32, x=0
for RV64, x=1...0
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b [in]** unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_RSTSA16 (unsigned long a, unsigned long b)

RSTSA16 (SIMD 16-bit Signed Halving Straight Subtraction & Addition)

Type: SIMD Syntax:

```
RSTSA16 Rd, Rs1, Rs2
```

### Purpose:

Do 16-bit signed integer element subtraction and 16-bit signed integer element addition in a 32-bit chunk simultaneously. Operands are from corresponding positions in 32-bit chunks. The results are halved to avoid overflow or saturation.

### **Description**:

This instruction subtracts the 16-bit signed integer element in [31:16] of 32-bit chunks in Rs2 from the 16-bit signed integer element in [31:16] of 32-bit chunks in Rs1, and adds the 16-bit signed element integer in [15:0] of 32-bit chunks in Rs1 with the 16-bit signed integer element in [15:0] of 32-bit chunks in Rs2. The two results are first arithmetically right-shifted by 1 bit and then written to [31:16] of 32-bit chunks in Rd and [15:0] of 32-bit chunks in Rd.

### **Examples:**

```
Please see `RADD16` and `RSUB16` instructions.
```

### **Operations:**

(continues on next page)

(continued from previous page)

```
for RV32, x=0
for RV64, x=1...0
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_RSUB16 (unsigned long a, unsigned long b)

RSUB16 (SIMD 16-bit Signed Halving Subtraction)

Type: SIMD

# Syntax:

```
RSUB16 Rd, Rs1, Rs2
```

### Purpose:

Do 16-bit signed integer element subtractions simultaneously. The results are halved to avoid overflow or saturation.

#### **Description**:

This instruction subtracts the 16-bit signed integer elements in Rs2 from the 16-bit signed integer elements in Rs1. The results are first arithmetically right-shifted by 1 bit and then written to Rd.

#### **Examples:**

```
* Ra = 0x7FFF, Rb = 0x8000, Rt = 0x7FFF

* Ra = 0x8000, Rb = 0x7FFF, Rt = 0x8000

* Ra = 0x8000, Rb = 0x4000, Rt = 0xA000
```

# **Operations:**

```
Rd.H[x] = (Rs1.H[x] - Rs2.H[x]) s>> 1;
for RV32: x=1...0,
for RV64: x=3...0
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_STAS16 (unsigned long a, unsigned long b)

STAS16 (SIMD 16-bit Straight Addition & Subtraction)

Type: SIMD

Syntax:

```
STAS16 Rd, Rs1, Rs2
```

### Purpose:

Do 16-bit integer element addition and 16-bit integer element subtraction in a 32-bit chunk simultaneously. Operands are from corresponding positions in 32-bit chunks.

### **Description:**

This instruction adds the 16-bit integer element in [31:16] of 32-bit chunks in Rs1 with the 16-bit integer element in [31:16] of 32-bit chunks in Rs2, and writes the result to [31:16] of 32-bit chunks in Rd; at the same time, it subtracts the 16-bit integer element in [15:0] of 32-bit chunks in Rs2 from the 16-bit integer element in [15:0] of 32-bit chunks, and writes the result to [15:0] of 32-bit chunks in Rd.

#### Note:

This instruction can be used for either signed or unsigned operations.

### **Operations:**

```
Rd.W[x][31:16] = Rs1.W[x][31:16] + Rs2.W[x][31:16];
Rd.W[x][15:0] = Rs1.W[x][15:0] - Rs2.W[x][15:0];
for RV32, x=0
for RV64, x=1...0
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

Returns value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_STSA16 (unsigned long a, unsigned long b)

STSA16 (SIMD 16-bit Straight Subtraction & Addition)

Type: SIMD

# Syntax:

```
STSA16 Rd, Rs1, Rs2
```

### Purpose:

Do 16-bit integer element subtraction and 16-bit integer element addition in a 32-bit chunk simultaneously. Operands are from corresponding positions in 32-bit chunks.

# **Description**:

This instruction subtracts the 16-bit integer element in [31:16] of 32-bit chunks in Rs2 from the 16-bit integer element in [31:16] of 32-bit chunks in Rs1, and writes the result to [31:16] of 32-bit chunks in Rd; at the same time, it adds the 16-bit integer element in [15:0] of 32-bit chunks in Rs2 with the 16-bit integer element in [15:0] of 32-bit chunks in Rs1, and writes the result to [15:0] of 32-bit chunks in Rd.

#### Note

This instruction can be used for either signed or unsigned operations.

# **Operations:**

```
Rd.W[x][31:16] = Rs1.W[x][31:16] - Rs2.W[x][31:16];
Rd.W[x][15:0] = Rs1.W[x][15:0] + Rs2.W[x][15:0];
for RV32, x=0
for RV64, x=1...0
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SUB16 (unsigned long a, unsigned long b)

SUB16 (SIMD 16-bit Subtraction)

Type: SIMD

# Syntax:

```
SUB16 Rd, Rs1, Rs2
```

# Purpose:

Do 16-bit integer element subtractions simultaneously.

### **Description**:

This instruction subtracts the 16-bit integer elements in Rs2 from the 16-bit integer elements in Rs1, and then writes the result to Rd.

#### Note:

This instruction can be used for either signed or unsigned subtraction.

### **Operations:**

```
Rd.H[x] = Rs1.H[x] - Rs2.H[x];

for RV32: x=1...0,

for RV64: x=3...0
```

### **Parameters**

- a [in] unsigned long type of value stored in a
- **b [in]** unsigned long type of value stored in b

Returns value stored in unsigned long type

### \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UKADD16 (unsigned long a, unsigned long b)

UKADD16 (SIMD 16-bit Unsigned Saturating Addition)

Type: SIMD

### Syntax:

```
UKADD16 Rd, Rs1, Rs2
```

### Purpose:

Do 16-bit unsigned integer element saturating additions simultaneously.

# **Description**:

This instruction adds the 16-bit unsigned integer elements in Rs1 with the 16-bit unsigned integer elements in Rs2. If any of the results are beyond the 16-bit unsigned number range ( $0 \le RES \le 2^16-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to Rd.

# **Operations:**

```
res[x] = Rs1.H[x] + Rs2.H[x];
if (res[x] > (2^16)-1) {
   res[x] = (2^16)-1;
   OV = 1;
}
Rd.H[x] = res[x];
for RV32: x=1...0,
for RV64: x=3...0
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b [in]** unsigned long type of value stored in b

Returns value stored in unsigned long type

```
__STATIC_FORCEINLINE unsigned long __RV_UKCRAS16 (unsigned long a, unsigned long b)
```

UKCRAS16 (SIMD 16-bit Unsigned Saturating Cross Addition & Subtraction)

Type: SIMD

Syntax:

```
UKCRAS16 Rd, Rs1, Rs2
```

# Purpose:

Do one 16-bit unsigned integer element saturating addition and one 16-bit unsigned integer element saturating subtraction in a 32-bit chunk simultaneously. Operands are from crossed positions in 32-bit chunks.

# **Description**:

This instruction adds the 16-bit unsigned integer element in [31:16] of 32-bit chunks in Rs1 with the 16-bit unsigned integer element in [15:0] of 32-bit chunks in Rs2; at the same time, it subtracts the 16-bit unsigned integer element in [31:16] of 32-bit chunks in Rs2 from the 16-bit unsigned integer element in [15:0] of 32-bit chunks in Rs1. If any of the results are beyond the 16-bit unsigned number range (0 <= RES <=  $2^{16-1}$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to [31:16] of 32-bit chunks in Rd for addition and [15:0] of 32-bit chunks in Rd for subtraction.

#### **Operations:**

```
res1 = Rs1.W[x][31:16] + Rs2.W[x][15:0];
res2 = Rs1.W[x][15:0] - Rs2.W[x][31:16];
if (res1 > (2^16)-1) {
  res1 = (2^16)-1;
  OV = 1;
```

(continues on next page)

(continued from previous page)

```
if (res2 < 0) {
    res2 = 0;
    OV = 1;
}
Rd.W[x][31:16] = res1;
Rd.W[x][15:0] = res2;
for RV32, x=0
for RV64, x=1...0</pre>
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

Returns value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UKCRSA16 (unsigned long a, unsigned long b)

UKCRSA16 (SIMD 16-bit Unsigned Saturating Cross Subtraction & Addition)

Type: SIMD

### Syntax:

```
UKCRSA16 Rd, Rs1, Rs2
```

### Purpose:

Do one 16-bit unsigned integer element saturating subtraction and one 16-bit unsigned integer element saturating addition in a 32-bit chunk simultaneously. Operands are from crossed positions in 32-bit chunks.

# **Description**:

This instruction subtracts the 16-bit unsigned integer element in [15:0] of 32-bit chunks in Rs2 from the 16-bit unsigned integer element in [31:16] of 32-bit chunks in Rs1; at the same time, it adds the 16-bit unsigned integer element in [31:16] of 32-bit chunks in Rs2 with the 16-bit unsigned integer element in [15:0] of 32-bit chunks in Rs1. If any of the results are beyond the 16-bit unsigned number range (0 <= RES <=  $2^{16-1}$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to [31:16] of 32-bit chunks in Rd for subtraction and [15:0] of 32-bit chunks in Rd for addition.

# **Operations:**

```
res1 = Rs1.W[x][31:16] - Rs2.W[x][15:0];
res2 = Rs1.W[x][15:0] + Rs2.W[x][31:16];
if (res1 < 0) {
    res1 = 0;
    OV = 1;
} else if (res2 > (2^16)-1) {
    res2 = (2^16)-1;
    OV = 1;
}
Rd.W[x][31:16] = res1;
Rd.W[x][15:0] = res2;
for RV32, x=0
for RV64, x=1...0
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

```
__STATIC_FORCEINLINE unsigned long __RV_UKSTAS16 (unsigned long a, unsigned long b)
```

UKSTAS16 (SIMD 16-bit Unsigned Saturating Straight Addition & Subtraction)

Type: SIMD

# Syntax:

```
UKSTAS16 Rd, Rs1, Rs2
```

### Purpose:

Do one 16-bit unsigned integer element saturating addition and one 16-bit unsigned integer element saturating subtraction in a 32-bit chunk simultaneously. Operands are from corresponding positions in 32-bit chunks.

### **Description**:

This instruction adds the 16-bit unsigned integer element in [31:16] of 32-bit chunks in Rs1 with the 16-bit unsigned integer element in [31:16] of 32-bit chunks in Rs2; at the same time, it subtracts the 16-bit unsigned integer element in [15:0] of 32-bit chunks in Rs2 from the 16-bit unsigned integer element in [15:0] of 32-bit chunks in Rs1. If any of the results are beyond the 16-bit unsigned number range (0 <= RES <=  $2^{16-1}$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to [31:16] of 32-bit chunks in Rd for addition and [15:0] of 32-bit chunks in Rd for subtraction.

### **Operations:**

```
res1 = Rs1.W[x][31:16] + Rs2.W[x][31:16];
res2 = Rs1.W[x][15:0] - Rs2.W[x][15:0];
if (res1 > (2^16)-1) {
    res1 = (2^16)-1;
    OV = 1;
}
if (res2 < 0) {
    res2 = 0;
    OV = 1;
}
Rd.W[x][31:16] = res1;
Rd.W[x][15:0] = res2;
for RV32, x=0
for RV64, x=1...0</pre>
```

### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UKSTSA16 (unsigned long a, unsigned long b)

UKSTSA16 (SIMD 16-bit Unsigned Saturating Straight Subtraction & Addition)

Type: SIMD

### Syntax:

```
UKSTSA16 Rd, Rs1, Rs2
```

### Purpose:

Do one 16-bit unsigned integer element saturating subtraction and one 16-bit unsigned integer element saturating addition in a 32-bit chunk simultaneously. Operands are from corresponding positions in 32-bit chunks.

# **Description**:

This instruction subtracts the 16-bit unsigned integer element in [31:16] of 32-bit chunks in Rs2 from the 16-bit unsigned integer element in [31:16] of 32-bit chunks in Rs1; at the same time, it adds the 16-bit unsigned integer element in [15:0] of 32-bit chunks in Rs2 with the 16- bit unsigned integer element in [15:0] of 32-bit chunks in Rs1. If any of the results are beyond the 16-bit unsigned number range (0 <= RES <=  $2^{16-1}$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to [31:16] of 32-bit chunks in Rd for subtraction and [15:0] of 32-bit chunks in Rd for addition.

### **Operations:**

```
res1 = Rs1.W[x][31:16] - Rs2.W[x][31:16];
res2 = Rs1.W[x][15:0] + Rs2.W[x][15:0];
if (res1 < 0) {
    res1 = 0;
    OV = 1;
} else if (res2 > (2^16)-1) {
    res2 = (2^16)-1;
    OV = 1;
}
Rd.W[x][31:16] = res1;
Rd.W[x][15:0] = res2;
for RV32, x=0
for RV64, x=1...0
```

# **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UKSUB16 (unsigned long a, unsigned long b)

UKSUB16 (SIMD 16-bit Unsigned Saturating Subtraction)

Type: SIMD

### Syntax:

```
UKSUB16 Rd, Rs1, Rs2
```

#### Purpose:

Do 16-bit unsigned integer elements saturating subtractions simultaneously.

### **Description**:

This instruction subtracts the 16-bit unsigned integer elements in Rs2 from the 16-bit unsigned integer elements in Rs1. If any of the results are beyond the 16-bit unsigned number range ( $0 \le RES \le 2^16-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to Rd.

# **Operations:**

```
res[x] = Rs1.H[x] - Rs2.H[x];
if (res[x] < 0) {
   res[x] = 0;
   OV = 1;
}
Rd.H[x] = res[x];
for RV32: x=1...0,
for RV64: x=3...0</pre>
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

Returns value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_URADD16 (unsigned long a, unsigned long b)

URADD16 (SIMD 16-bit Unsigned Halving Addition)

Type: SIMD

### Syntax:

```
URADD16 Rd, Rs1, Rs2
```

### Purpose:

Do 16-bit unsigned integer element additions simultaneously. The results are halved to avoid overflow or saturation.

### **Description**:

This instruction adds the 16-bit unsigned integer elements in Rs1 with the 16-bit unsigned integer elements in Rs2. The results are first logically right-shifted by 1 bit and then written to Rd.

### **Examples:**

```
* Ra = 0x7FFF, Rb = 0x7FFF Rt = 0x7FFF

* Ra = 0x8000, Rb = 0x8000 Rt = 0x8000

* Ra = 0x4000, Rb = 0x8000 Rt = 0x6000
```

# **Operations**:

```
Rd.H[x] = (Rs1.H[x] + Rs2.H[x]) u>> 1;

for RV32: x=1...0,

for RV64: x=3...0
```

# **Parameters**

• a – [in] unsigned long type of value stored in a

• **b** – [in] unsigned long type of value stored in b

Returns value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_URCRAS16 (unsigned long a, unsigned long b)

URCRAS16 (SIMD 16-bit Unsigned Halving Cross Addition & Subtraction)

Type: SIMD

Syntax:

```
URCRAS16 Rd, Rs1, Rs2
```

# Purpose:

Do 16-bit unsigned integer element addition and 16-bit unsigned integer element subtraction in a 32-bit chunk simultaneously. Operands are from crossed positions in 32-bit chunks. The results are halved to avoid overflow or saturation.

# **Description**:

This instruction adds the 16-bit unsigned integer in [31:16] of 32-bit chunks in Rs1 with the 16-bit unsigned integer in [15:0] of 32-bit chunks in Rs2, and subtracts the 16-bit unsigned integer in [31:16] of 32-bit chunks in Rs2 from the 16-bit unsigned integer in [15:0] of 32-bit chunks in Rs1. The element results are first logically right-shifted by 1 bit and then written to [31:16] of 32- bit chunks in Rd and [15:0] of 32-bit chunks in Rd.

# **Examples:**

```
Please see `URADD16` and `URSUB16` instructions.
```

# **Operations:**

```
Rd.W[x][31:16] = (Rs1.W[x][31:16] + Rs2.W[x][15:0]) u>> 1;
Rd.W[x][15:0] = (Rs1.W[x][15:0] - Rs2.W[x][31:16]) u>> 1;
for RV32, x=0
for RV64, x=1...0
```

### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_URCRSA16 (unsigned long a, unsigned long b)

URCRSA16 (SIMD 16-bit Unsigned Halving Cross Subtraction & Addition)

Type: SIMD

### Syntax:

```
URCRSA16 Rd, Rs1, Rs2
```

#### Purpose:

Do 16-bit unsigned integer element subtraction and 16-bit unsigned integer element addition in a 32-bit chunk simultaneously. Operands are from crossed positions in 32-bit chunks. The results are halved to avoid overflow or saturation.

# **Description**:

This instruction subtracts the 16-bit unsigned integer in [15:0] of 32-bit chunks in Rs2 from the 16-bit unsigned integer in [31:16] of 32-bit chunks in Rs1, and adds the 16-bit unsigned integer in [15:0] of 32-bit chunks in Rs1 with the 16-bit unsigned integer in [31:16] of 32-bit chunks in Rs2. The two results are first logically right-shifted by 1 bit and then written to [31:16] of 32-bit chunks in Rd and [15:0] of 32-bit chunks in Rd.

### **Examples:**

```
Please see `URADD16` and `URSUB16` instructions.
```

### **Operations:**

```
Rd.W[x][31:16] = (Rs1.W[x][31:16] - Rs2.W[x][15:0]) u>> 1;
Rd.W[x][15:0] = (Rs1.W[x][15:0] + Rs2.W[x][31:16]) u>> 1;
for RV32, x=0
for RV64, x=1...0
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_URSTAS16 (unsigned long a, unsigned long b)

URSTAS16 (SIMD 16-bit Unsigned Halving Straight Addition & Subtraction)

Type: SIMD

# Syntax:

```
URSTAS16 Rd, Rs1, Rs2
```

### Purpose:

Do 16-bit unsigned integer element addition and 16-bit unsigned integer element subtraction in a 32-bit chunk simultaneously. Operands are from corresponding positions in 32-bit chunks. The results are halved to avoid overflow or saturation.

### **Description**:

This instruction adds the 16-bit unsigned integer in [31:16] of 32-bit chunks in Rs1 with the 16-bit unsigned integer in [31:16] of 32-bit chunks in Rs2, and subtracts the 16-bit unsigned integer in [15:0] of 32-bit chunks in Rs2 from the 16-bit unsigned integer in [15:0] of 32-bit chunks in Rs1. The element results are first logically right-shifted by 1 bit and then written to [31:16] of 32- bit chunks in Rd and [15:0] of 32-bit chunks in Rd.

### **Examples:**

```
Please see `URADD16` and `URSUB16` instructions.
```

#### **Operations:**

(continues on next page)

(continued from previous page)

```
for RV32, x=0
for RV64, x=1...0
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_URSTSA16 (unsigned long a, unsigned long b)

URSTSA16 (SIMD 16-bit Unsigned Halving Straight Subtraction & Addition)

Type: SIMD

# Syntax:

```
URCRSA16 Rd, Rs1, Rs2
```

### Purpose:

Do 16-bit unsigned integer element subtraction and 16-bit unsigned integer element addition in a 32-bit chunk simultaneously. Operands are from corresponding positions in 32-bit chunks. The results are halved to avoid overflow or saturation.

# **Description**:

This instruction subtracts the 16-bit unsigned integer in [31:16] of 32-bit chunks in Rs2 from the 16-bit unsigned integer in [31:16] of 32-bit chunks in Rs1, and adds the 16-bit unsigned integer in [15:0] of 32-bit chunks in Rs1 with the 16-bit unsigned integer in [15:0] of 32-bit chunks in Rs2. The two results are first logically right-shifted by 1 bit and then written to [31:16] of 32-bit chunks in Rd and [15:0] of 32-bit chunks in Rd.

# **Examples**:

```
Please see `URADD16` and `URSUB16` instructions.
```

### **Operations:**

```
Rd.W[x][31:16] = (Rs1.W[x][31:16] - Rs2.W[x][31:16]) u>> 1;
Rd.W[x][15:0] = (Rs1.W[x][15:0] + Rs2.W[x][15:0]) u>> 1;
for RV32, x=0
for RV64, x=1...0
```

# **Parameters**

- a [in] unsigned long type of value stored in a
- **b [in]** unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_URSUB16 (unsigned long a, unsigned long b)

URSUB16 (SIMD 16-bit Unsigned Halving Subtraction)

Type: SIMD

### Syntax:

```
URSUB16 Rd, Rs1, Rs2
```

#### **Purpose**:

Do 16-bit unsigned integer element subtractions simultaneously. The results are halved to avoid overflow or saturation.

### **Description:**

This instruction subtracts the 16-bit unsigned integer elements in Rs2 from the 16-bit unsigned integer elements in Rs1. The results are first logically right-shifted by 1 bit and then written to Rd.

### **Examples:**

```
* Ra = 0x7FFF, Rb = 0x8000 Rt = 0xFFFF

* Ra = 0x8000, Rb = 0x7FFF Rt = 0x0000

* Ra = 0x8000, Rb = 0x4000 Rt = 0x2000
```

### **Operations:**

```
Rd.H[x] = (Rs1.H[x] - Rs2.H[x]) u>> 1;

for RV32: x=1...0,

for RV64: x=3...0
```

### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# SIMD 8-bit Addition & Subtraction Instructions

```
__STATIC_FORCEINLINE unsigned long __RV_ADD8 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_KADD8 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_KSUB8 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_RADD8 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_RSUB8 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_SUB8 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_UKADD8 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_UKADD8 (unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE unsigned long __RV_URADD8 (unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE unsigned long __RV_URSUB8 (unsigned long a, unsigned long b)
```

```
group NMSIS_Core_DSP_Intrinsic_SIMD_8B_ADDSUB
```

SIMD 8-bit Addition & Subtraction Instructions.

Based on the types of the four 8-bit arithmetic operations, the SIMD 8-bit add/subtract instructions can be classified into 2 main categories: Addition (four 8-bit addition), and Subtraction (four 8-bit subtraction). Based on the way of how an overflow condition is handled for singed or unsigned operation, the SIMD 8-bit add/subtract instructions can be classified into 5 groups: Wrap-around (dropping overflow), Signed Halving (keeping overflow by dropping 1 LSB bit), Unsigned Halving, Signed Saturation (clipping overflow), and Unsigned Saturation. Together, there are 10 SIMD 8-bit add/subtract instructions.

#### **Functions**

```
__STATIC_FORCEINLINE unsigned long __RV_ADD8 (unsigned long a, unsigned long b)
```

ADD8 (SIMD 8-bit Addition)

Type: SIMD

Syntax:

.\_\_\_\_

```
ADD8 Rd, Rs1, Rs2
```

### Purpose:

Do 8-bit integer element additions simultaneously.

### **Description:**

This instruction adds the 8-bit integer elements in Rs1 with the 8-bit integer elements in Rs2, and then writes the 8-bit element results to Rd.

#### Note:

This instruction can be used for either signed or unsigned addition.

### **Operations:**

```
Rd.B[x] = Rs1.B[x] + Rs2.B[x];

for RV32: x=3...0,

for RV64: x=7...0
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

```
__STATIC_FORCEINLINE unsigned long __RV_KADD8 (unsigned long a, unsigned long b)
```

KADD8 (SIMD 8-bit Signed Saturating Addition)

Type: SIMD

# Syntax:

```
KADD8 Rd, Rs1, Rs2
```

#### Purpose:

Do 8-bit signed integer element saturating additions simultaneously.

### **Description:**

This instruction adds the 8-bit signed integer elements in Rs1 with the 8-bit signed integer elements in Rs2. If any of the results are beyond the Q7 number range  $(-2^{7} \le Q7 \le 2^{7} - 1)$ , they are saturated to the range and the OV bit is set to 1. The saturated results are written to Rd.

### **Operations:**

```
res[x] = Rs1.B[x] + Rs2.B[x];
if (res[x] > 127) {
 res[x] = 127;
  OV = 1;
} else if (res[x] < -128) {</pre>
  res[x] = -128;
  OV = 1;
Rd.B[x] = res[x];
for RV32: x=3...0,
for RV64: x=7...0
```

# **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KSUB8 (unsigned long a, unsigned long b)

KSUB8 (SIMD 8-bit Signed Saturating Subtraction)

Type: SIMD

# Syntax:

```
KSUB8 Rd, Rs1, Rs2
```

### Purpose:

Do 8-bit signed elements saturating subtractions simultaneously.

# **Description**:

This instruction subtracts the 8-bit signed integer elements in Rs2 from the 8-bit signed integer elements in Rs1. If any of the results are beyond the Q7 number range ( $-2^7 < = Q7 < = 27 - 1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to Rd.

# **Operations:**

```
res[x] = Rs1.B[x] - Rs2.B[x];
if (res[x] > (2^7)-1) {
```

2.5. NMSIS Core API 191

(continues on next page)

(continued from previous page)

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_RADD8 (unsigned long a, unsigned long b)

RADD8 (SIMD 8-bit Signed Halving Addition)

**Type**: SIMD

### Syntax:

```
RADD8 Rd, Rs1, Rs2
```

### Purpose:

Do 8-bit signed integer element additions simultaneously. The element results are halved to avoid overflow or saturation.

# **Description**:

This instruction adds the 8-bit signed integer elements in Rs1 with the 8-bit signed integer elements in Rs2. The results are first arithmetically right-shifted by 1 bit and then written to Rd.

### **Examples:**

```
* Rs1 = 0x7F, Rs2 = 0x7F, Rd = 0x7F

* Rs1 = 0x80, Rs2 = 0x80, Rd = 0x80

* Rs1 = 0x40, Rs2 = 0x80, Rd = 0xE0
```

# **Operations:**

```
Rd.B[x] = (Rs1.B[x] + Rs2.B[x]) s>> 1; for RV32: x=3...0, for RV64: x=7...0
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b [in]** unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_RSUB8 (unsigned long a, unsigned long b)

RSUB8 (SIMD 8-bit Signed Halving Subtraction)

Type: SIMD

Syntax:

RSUB8 Rd, Rs1, Rs2

# Purpose :

Do 8-bit signed integer element subtractions simultaneously. The results are halved to avoid overflow or saturation.

#### **Description**:

This instruction subtracts the 8-bit signed integer elements in Rs2 from the 8-bit signed integer elements in Rs1. The results are first arithmetically right-shifted by 1 bit and then written to Rd.

# **Examples:**

```
* Rs1 = 0x7F, Rs2 = 0x80, Rd = 0x7F

* Rs1 = 0x80, Rs2 = 0x7F, Rd = 0x80

* Rs1= 0x80, Rs2 = 0x40, Rd = 0xA0
```

### **Operations:**

```
Rd.B[x] = (Rs1.B[x] - Rs2.B[x]) s>> 1;
for RV32: x=3...0,
for RV64: x=7...0
```

### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SUB8 (unsigned long a, unsigned long b)

SUB8 (SIMD 8-bit Subtraction)

Type: SIMD

#### Syntax:

```
SUB8 Rd, Rs1, Rs2
```

#### Purpose:

Do 8-bit integer element subtractions simultaneously.

# **Description**:

This instruction subtracts the 8-bit integer elements in Rs2 from the 8-bit integer elements in Rs1, and then writes the result to Rd.

# Note:

This instruction can be used for either signed or unsigned subtraction.

# **Operations:**

```
Rd.B[x] = Rs1.B[x] - Rs2.B[x];

for RV32: x=3...0,

for RV64: x=7...0
```

### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

Returns value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UKADD8 (unsigned long a, unsigned long b)

UKADD8 (SIMD 8-bit Unsigned Saturating Addition)

Type: SIMD

# Syntax:

```
UKADD8 Rd, Rs1, Rs2
```

# Purpose:

Do 8-bit unsigned integer element saturating additions simultaneously.

# **Description**:

This instruction adds the 8-bit unsigned integer elements in Rs1 with the 8-bit unsigned integer elements in Rs2. If any of the results are beyond the 8-bit unsigned number range ( $0 \le RES \le 28-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to Rd.

### **Operations:**

```
res[x] = Rs1.B[x] + Rs2.B[x];
if (res[x] > (2^8)-1) {
  res[x] = (2^8)-1;
  OV = 1;
}
Rd.B[x] = res[x];
for RV32: x=3...0,
for RV64: x=7...0
```

# **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UKSUB8 (unsigned long a, unsigned long b)

UKSUB8 (SIMD 8-bit Unsigned Saturating Subtraction)

Type: SIMD

Syntax:

```
UKSUB8 Rd, Rs1, Rs2
```

### Purpose:

Do 8-bit unsigned integer elements saturating subtractions simultaneously.

### **Description**:

This instruction subtracts the 8-bit unsigned integer elements in Rs2 from the 8-bit unsigned integer elements in Rs1. If any of the results are beyond the 8-bit unsigned number range ( $0 \le RES \le 28-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to Rd.

### **Operations:**

```
res[x] = Rs1.B[x] - Rs2.B[x];
if (res[x] < 0) {
  res[x] = 0;
  OV = 1;
}
Rd.B[x] = res[x];
for RV32: x=3...0,
for RV64: x=7...0</pre>
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

```
__STATIC_FORCEINLINE unsigned long __RV_URADD8 (unsigned long a, unsigned long b)
```

URADD8 (SIMD 8-bit Unsigned Halving Addition)

Type: SIMD

# Syntax:

```
URADD8 Rd, Rs1, Rs2
```

# Purpose:

Do 8-bit unsigned integer element additions simultaneously. The results are halved to avoid overflow or saturation.

# **Description**:

This instruction adds the 8-bit unsigned integer elements in Rs1 with the 8-bit unsigned integer elements in Rs2. The results are first logically right-shifted by 1 bit and then written to Rd.

# **Examples**:

```
* Ra = 0x7F, Rb = 0x7F, Rt = 0x7F

* Ra = 0x80, Rb = 0x80, Rt = 0x80

* Ra = 0x40, Rb = 0x80, Rt = 0x60
```

# **Operations:**

```
Rd.B[x] = (Rs1.B[x] + Rs2.B[x]) u>> 1;

for RV32: x=3...0,

for RV64: x=7...0
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

Returns value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_URSUB8 (unsigned long a, unsigned long b)

URSUB8 (SIMD 8-bit Unsigned Halving Subtraction)

Type: SIMD

# Syntax:

```
URSUB8 Rd, Rs1, Rs2
```

#### Purpose:

Do 8-bit unsigned integer element subtractions simultaneously. The results are halved to avoid overflow or saturation.

### **Description**:

This instruction subtracts the 8-bit unsigned integer elements in Rs2 from the 8-bit unsigned integer elements in Rs1. The results are first logically right-shifted by 1 bit and then written to Rd.

# **Examples:**

```
* Ra = 0x7F, Rb = 0x80 Rt = 0xFF

* Ra = 0x80, Rb = 0x7F Rt = 0x00

* Ra = 0x80, Rb = 0x40 Rt = 0x20
```

### **Operations:**

```
Rd.B[x] = (Rs1.B[x] - Rs2.B[x]) u>> 1;

for RV32: x=3...0,

for RV64: x=7...0
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b [in]** unsigned long type of value stored in b

Returns value stored in unsigned long type

#### **SIMD 16-bit Shift Instructions**

```
__STATIC_FORCEINLINE unsigned long __RV_KSLL16 (unsigned long a, unsigned int b)
__STATIC_FORCEINLINE unsigned long __RV_KSLRA16 (unsigned long a, int b)
__STATIC_FORCEINLINE unsigned long __RV_KSLRA16_U (unsigned long a, int b)
__STATIC_FORCEINLINE unsigned long __RV_SLL16 (unsigned long a, unsigned int b)
__STATIC_FORCEINLINE unsigned long __RV_SRA16 (unsigned long a, unsigned long b)
__STATIC_FORCEINLINE unsigned long __RV_SRA16_U (unsigned long a, unsigned long b)
__STATIC_FORCEINLINE unsigned long __RV_SRL16 (unsigned long a, unsigned int b)
__STATIC_FORCEINLINE unsigned long __RV_SRL16_U (unsigned long a, unsigned int b)
__RV_KSLLI16(a, b)
__RV_SLLI16(a, b)
__RV_SRAI16(a, b)
__RV_SRAI16_U(a, b)
__RV_SRLI16(a, b)
__RV_SRLI16_U(a, b)
group NMSIS_Core_DSP_Intrinsic_SIMD_16B_SHIFT
     SIMD 16-bit Shift Instructions.
     there are 14 SIMD 16-bit shift instructions.
     Defines
     __RV_KSLLI16(a, b)
         KSLLI16 (SIMD 16-bit Saturating Shift Left Logical Immediate)
         Type: SIMD
         Syntax:
         KSLLI16 Rd, Rs1, imm4u
         Purpose:
```

# Description :

immediate value.

2.5. NMSIS Core API

Do 16-bit elements logical left shift operations with saturation simultaneously. The shift amount is an

The 16-bit data elements in Rs1 are left-shifted logically. The shifted out bits are filled with zero and the shift amount is specified by the imm4u constant. Any shifted value greater than 2^15-1 is saturated to 2^15-1. Any shifted value smaller than -2^15 is saturated to -2^15. And the saturated results are written to Rd. If any saturation is performed, set OV bit to 1.

### **Operations:**

```
sa = imm4u[3:0];
if (sa != 0) {
    res[(15+sa):0] = Rs1.H[x] << sa;
    if (res > (2^15)-1) {
        res = 0x7ffff; OV = 1;
    } else if (res < -2^15) {
        res = 0x8000; OV = 1;
    }
    Rd.H[x] = res[15:0];
} else {
    Rd = Rs1;
}
for RV32: x=1...0,
for RV64: x=3...0</pre>
```

### **Parameters**

- a [in] unsigned long type of value stored in a
- **b [in]** unsigned int type of value stored in b

**Returns** value stored in unsigned long type

```
__RV_SLLI16(a, b)
```

SLLI16 (SIMD 16-bit Shift Left Logical Immediate)

Type: SIMD

### Syntax:

```
SLLI16 Rd, Rs1, imm4[3:0]
```

### Purpose:

Do 16-bit element logical left shift operations simultaneously. The shift amount is an immediate value.

# **Description**:

The 16-bit elements in Rs1 are left-shifted logically. The shifted out bits are filled with zero and the shift amount is specified by the imm4[3:0] constant. And the results are written to Rd.

### **Operations:**

```
sa = imm4[3:0];
Rd.H[x] = Rs1.H[x] << sa;
for RV32: x=1...0,
for RV64: x=3...0</pre>
```

#### **Parameters**

• a – [in] unsigned long type of value stored in a

• **b** – [in] unsigned int type of value stored in b

Returns value stored in unsigned long type

```
__RV_SRAI16(a, b)
```

SRAI16 (SIMD 16-bit Shift Right Arithmetic Immediate)

Type: SIMD

### Syntax:

```
SRAI16 Rd, Rs1, imm4u
SRAI16.u Rd, Rs1, imm4u
```

### Purpose:

Do 16-bit elements arithmetic right shift operations simultaneously. The shift amount is an immediate value. The .u form performs additional rounding up operations on the shifted results.

### **Description**:

The 16-bit data elements in Rs1 are right-shifted arithmetically, that is, the shifted out bits are filled with the sign-bit of the 16-bit data elements. The shift amount is specified by the imm4u constant. For the rounding operation of the .u form, a value of 1 is added to the most significant discarded bit of each 16-bit data to calculate the final results. And the results are written to Rd.

### **Operations:**

```
sa = imm4u[3:0];
if (sa > 0) {
   if (`.u` form) { // SRAI16.u
      res[15:-1] = SE17(Rs1.H[x][15:sa-1]) + 1;
      Rd.H[x] = res[15:0];
   } else { // SRAI16
      Rd.H[x] = SE16(Rs1.H[x][15:sa]);
   }
} else {
   Rd = Rs1;
}
for RV32: x=1...0,
for RV64: x=3...0
```

### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

Returns value stored in unsigned long type

# **\_\_RV\_SRAI16\_U**(a, b)

SRAI16.u (SIMD 16-bit Rounding Shift Right Arithmetic Immediate)

Type: SIMD

# Syntax:

```
SRAI16 Rd, Rs1, imm4u
SRAI16.u Rd, Rs1, imm4u
```

### Purpose:

Do 16-bit elements arithmetic right shift operations simultaneously. The shift amount is an immediate value. The .u form performs additional rounding up operations on the shifted results.

# **Description:**

The 16-bit data elements in Rs1 are right-shifted arithmetically, that is, the shifted out bits are filled with the sign-bit of the 16-bit data elements. The shift amount is specified by the imm4u constant. For the rounding operation of the .u form, a value of 1 is added to the most significant discarded bit of each 16-bit data to calculate the final results. And the results are written to Rd.

### **Operations:**

```
sa = imm4u[3:0];
if (sa > 0) {
  if (`.u` form) { // SRAI16.u
    res[15:-1] = SE17(Rs1.H[x][15:sa-1]) + 1;
    Rd.H[x] = res[15:0];
  } else { // SRAI16
    Rd.H[x] = SE16(Rs1.H[x][15:sa]);
  }
} else {
  Rd = Rs1;
}
for RV32: x=1...0,
for RV64: x=3...0
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b [in]** unsigned long type of value stored in b

**Returns** value stored in unsigned long type

```
__RV_SRLI16(a, b)
```

SRLI16 (SIMD 16-bit Shift Right Logical Immediate)

Type: SIMD

# Syntax:

```
SRLI16 Rt, Ra, imm4u
SRLI16.u Rt, Ra, imm4u
```

### Purpose:

Do 16-bit elements logical right shift operations simultaneously. The shift amount is an immediate value. The .u form performs additional rounding up operations on the shifted results.

### **Description**:

The 16-bit data elements in Rs1 are right-shifted logically, that is, the shifted out bits are filled with zero. The shift amount is specified by the imm4u constant. For the rounding operation of the .u form, a value of 1 is added to the most significant discarded bit of each 16-bit data element to calculate the final results. And the results are written to Rd.

#### **Operations:**

```
sa = imm4u;
if (sa > 0) {
   if (`.u` form) { // SRLI16.u
      res[16:0] = ZE17(Rs1.H[x][15:sa-1]) + 1;
      Rd.H[x] = res[16:1];
   } else { // SRLI16
      Rd.H[x] = ZE16(Rs1.H[x][15:sa]);
   }
} else {
   Rd = Rs1;
}
for RV32: x=1...0,
for RV64: x=3...0
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned int type of value stored in b

Returns value stored in unsigned long type

```
__RV_SRLI16_U(a, b)
```

SRLI16.u (SIMD 16-bit Rounding Shift Right Logical Immediate)

Type: SIMD

### Syntax:

```
SRLI16 Rt, Ra, imm4u
SRLI16.u Rt, Ra, imm4u
```

# Purpose:

Do 16-bit elements logical right shift operations simultaneously. The shift amount is an immediate value. The .u form performs additional rounding up operations on the shifted results.

# **Description**:

The 16-bit data elements in Rs1 are right-shifted logically, that is, the shifted out bits are filled with zero. The shift amount is specified by the imm4u constant. For the rounding operation of the .u form, a value of 1 is added to the most significant discarded bit of each 16-bit data element to calculate the final results. And the results are written to Rd.

### **Operations:**

```
sa = imm4u;
if (sa > 0) {
  if (`.u` form) { // SRLI16.u
    res[16:0] = ZE17(Rs1.H[x][15:sa-1]) + 1;
    Rd.H[x] = res[16:1];
  } else { // SRLI16
    Rd.H[x] = ZE16(Rs1.H[x][15:sa]);
  }
} else {
  Rd = Rs1;
}
```

(continues on next page)

(continued from previous page)

```
for RV32: x=1...0,
for RV64: x=3...0
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned int type of value stored in b

**Returns** value stored in unsigned long type

### **Functions**

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KSLL16 (unsigned long a, unsigned int b)

KSLL16 (SIMD 16-bit Saturating Shift Left Logical)

Type: SIMD

### Syntax:

```
KSLL16 Rd, Rs1, Rs2
```

### Purpose:

Do 16-bit elements logical left shift operations with saturation simultaneously. The shift amount is a variable from a GPR.

### **Description**:

The 16-bit data elements in Rs1 are left-shifted logically. The shifted out bits are filled with zero and the shift amount is specified by the low-order 4-bits of the value in the Rs2 register. Any shifted value greater than 2^15-1 is saturated to 2^15-1. Any shifted value smaller than -2^15 is saturated to -2^15. And the saturated results are written to Rd. If any saturation is performed, set OV bit to 1.

### **Operations:**

```
sa = Rs2[3:0];
if (sa != 0) {
    res[(15+sa):0] = Rs1.H[x] << sa;
    if (res > (2^15)-1) {
        res = 0x7fff; OV = 1;
    } else if (res < -2^15) {
        res = 0x8000; OV = 1;
    }
    Rd.H[x] = res[15:0];
} else {
    Rd = Rs1;
}
for RV32: x=1...0,
for RV64: x=3...0</pre>
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b [in]** unsigned int type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KSLRA16 (unsigned long a, int b)

KSLRA16 (SIMD 16-bit Shift Left Logical with Saturation or Shift Right Arithmetic)

Type: SIMD

### Syntax:

```
KSLRA16 Rd, Rs1, Rs2
KSLRA16.u Rd, Rs1, Rs2
```

# Purpose:

Do 16-bit elements logical left (positive) or arithmetic right (negative) shift operation with Q15 saturation for the left shift. The .u form performs additional rounding up operations for the right shift.

### **Description**:

The 16-bit data elements of Rs1 are left-shifted logically or right-shifted arithmetically based on the value of Rs2[4:0]. Rs2[4:0] is in the signed range of  $[-2^4, 2^4-1]$ . A positive Rs2[4:0] means logical left shift and a negative Rs2[4:0] means arithmetic right shift. The shift amount is the absolute value of Rs2[4:0]. However, the behavior of Rs2[4:0]==-2^4 (0x10) is defined to be equivalent to the behavior of Rs2[4:0]==-(2^4-1) (0x11). The left-shifted results are saturated to the 16-bit signed integer range of  $[-2^15, 2^15-1]$ . For the .u form of the instruction, the right-shifted results are added a 1 to the most significant discarded bit position for rounding effect. After the shift, saturation, or rounding, the final results are written to Rd. If any saturation happens, this instruction sets the OV flag. The value of Rs2[31:5] will not affect this instruction.

### **Operations:**

```
if (Rs2[4:0] < 0) {
 sa = -Rs2[4:0];
 sa = (sa == 16)? 15 : sa;
 if (`.u` form) {
    res[15:-1] = SE17(Rs1.H[x][15:sa-1]) + 1;
    Rd.H[x] = res[15:0];
 } else {
    Rd.H[x] = SE16(Rs1.H[x][15:sa]);
 }
} else {
 sa = Rs2[3:0];
 res[(15+sa):0] = Rs1.H[x] <<(logic) sa;
 if (res > (2^15)-1)  {
    res[15:0] = 0x7fff; OV = 1;
 } else if (res < -2^15) {
    res[15:0] = 0x8000; OV = 1;
 d.H[x] = res[15:0];
for RV32: x=1...0,
for RV64: x=3...0
```

#### **Parameters**

• a – [in] unsigned long type of value stored in a

• **b** – [in] int type of value stored in b

Returns value stored in unsigned long type

### \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KSLRA16\_U (unsigned long a, int b)

KSLRA16.u (SIMD 16-bit Shift Left Logical with Saturation or Rounding Shift Right Arithmetic)

Type: SIMD

### Syntax:

```
KSLRA16 Rd, Rs1, Rs2
KSLRA16.u Rd, Rs1, Rs2
```

#### Purpose:

Do 16-bit elements logical left (positive) or arithmetic right (negative) shift operation with Q15 saturation for the left shift. The .u form performs additional rounding up operations for the right shift.

#### **Description**:

The 16-bit data elements of Rs1 are left-shifted logically or right-shifted arithmetically based on the value of Rs2[4:0]. Rs2[4:0] is in the signed range of  $[-2^4, 2^4-1]$ . A positive Rs2[4:0] means logical left shift and a negative Rs2[4:0] means arithmetic right shift. The shift amount is the absolute value of Rs2[4:0]. However, the behavior of Rs2[4:0]==-2^4 (0x10) is defined to be equivalent to the behavior of Rs2[4:0]==-(2^4-1) (0x11). The left-shifted results are saturated to the 16-bit signed integer range of  $[-2^15, 2^15-1]$ . For the .u form of the instruction, the right-shifted results are added a 1 to the most significant discarded bit position for rounding effect. After the shift, saturation, or rounding, the final results are written to Rd. If any saturation happens, this instruction sets the OV flag. The value of Rs2[31:5] will not affect this instruction.

### **Operations:**

```
if (Rs2[4:0] < 0) {
 sa = -Rs2[4:0];
 sa = (sa == 16)? 15 : sa;
 if (`.u` form) {
    res[15:-1] = SE17(Rs1.H[x][15:sa-1]) + 1;
    Rd.H[x] = res[15:0];
 } else {
    Rd.H[x] = SE16(Rs1.H[x][15:sa]);
 }
} else {
 sa = Rs2[3:0];
 res[(15+sa):0] = Rs1.H[x] <<(logic) sa;
 if (res > (2^15)-1)  {
   res[15:0] = 0x7fff; OV = 1;
 } else if (res < -2^15) {
    res[15:0] = 0x8000; OV = 1;
 d.H[x] = res[15:0];
for RV32: x=1...0,
for RV64: x=3...0
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b [in]** int type of value stored in b

Returns value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SLL16 (unsigned long a, unsigned int b)

SLL16 (SIMD 16-bit Shift Left Logical)

Type: SIMD

### Syntax:

```
SLL16 Rd, Rs1, Rs2
```

#### Purpose:

Do 16-bit elements logical left shift operations simultaneously. The shift amount is a variable from a GPR.

### **Description:**

The 16-bit elements in Rs1 are left-shifted logically. And the results are written to Rd. The shifted out bits are filled with zero and the shift amount is specified by the low-order 4-bits of the value in the Rs2 register.

### **Operations:**

```
sa = Rs2[3:0];
Rd.H[x] = Rs1.H[x] << sa;
for RV32: x=1...0,
for RV64: x=3...0</pre>
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned int type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SRA16 (unsigned long a, unsigned long b)

SRA16 (SIMD 16-bit Shift Right Arithmetic)

Type: SIMD

# Syntax:

```
SRA16 Rd, Rs1, Rs2
SRA16.u Rd, Rs1, Rs2
```

#### Purpose:

Do 16-bit element arithmetic right shift operations simultaneously. The shift amount is a variable from a GPR. The .u form performs additional rounding up operations on the shifted results.

# **Description**:

The 16-bit data elements in Rs1 are right-shifted arithmetically, that is, the shifted out bits are filled with the sign-bit of the data elements. The shift amount is specified by the low-order 4-bits of the value in the Rs2 register. For the rounding operation of the .u form, a value of 1 is added to the most significant discarded bit of each 16-bit data element to calculate the final results. And the results are written to Rd.

### **Operations:**

```
sa = Rs2[3:0];
if (sa != 0) {
   if (`.u` form) { // SRA16.u
     res[15:-1] = SE17(Rs1.H[x][15:sa-1]) + 1;
     Rd.H[x] = res[15:0];
} else { // SRA16
     Rd.H[x] = SE16(Rs1.H[x][15:sa])
}
else {
   Rd = Rs1;
}
for RV32: x=1...0,
for RV64: x=3...0
```

### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SRA16\_U (unsigned long a, unsigned long b)

SRA16.u (SIMD 16-bit Rounding Shift Right Arithmetic)

Type: SIMD

### Syntax:

```
SRA16 Rd, Rs1, Rs2
SRA16.u Rd, Rs1, Rs2
```

#### Purpose:

Do 16-bit element arithmetic right shift operations simultaneously. The shift amount is a variable from a GPR. The .u form performs additional rounding up operations on the shifted results.

### **Description**:

The 16-bit data elements in Rs1 are right-shifted arithmetically, that is, the shifted out bits are filled with the sign-bit of the data elements. The shift amount is specified by the low-order 4-bits of the value in the Rs2 register. For the rounding operation of the .u form, a value of 1 is added to the most significant discarded bit of each 16-bit data element to calculate the final results. And the results are written to Rd.

# **Operations:**

```
sa = Rs2[3:0];
if (sa != 0) {
  if (`.u` form) { // SRA16.u
    res[15:-1] = SE17(Rs1.H[x][15:sa-1]) + 1;
    Rd.H[x] = res[15:0];
  } else { // SRA16
    Rd.H[x] = SE16(Rs1.H[x][15:sa])
  }
} else {
  Rd = Rs1;
```

(continues on next page)

(continued from previous page)

```
for RV32: x=1...0,
for RV64: x=3...0
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SRL16 (unsigned long a, unsigned int b)

SRL16 (SIMD 16-bit Shift Right Logical)

Type: SIMD

### Syntax:

```
SRL16 Rt, Ra, Rb
SRL16.u Rt, Ra, Rb
```

### Purpose:

Do 16-bit elements logical right shift operations simultaneously. The shift amount is a variable from a GPR. The .u form performs additional rounding upoperations on the shifted results.

## **Description**:

The 16-bit data elements in Rs1 are right-shifted logically, that is, the shifted out bits are filled with zero. The shift amount is specified by the low-order 4-bits of the value in the Rs2 register. For the rounding operation of the .u form, a value of 1 is added to the most significant discarded bit of each 16-bit data element to calculate the final results. And the results are written to Rd.

# **Operations:**

```
sa = Rs2[3:0];
if (sa > 0) {
   if (`.u` form) { // SRL16.u
      res[16:0] = ZE17(Rs1.H[x][15:sa-1]) + 1;
      Rd.H[x] = res[16:1];
   } else { // SRL16
      Rd.H[x] = ZE16(Rs1.H[x][15:sa]);
   }
} else {
   Rd = Rs1;
}
for RV32: x=1...0,
for RV64: x=3...0
```

### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned int type of value stored in b

**Returns** value stored in unsigned long type

```
__STATIC_FORCEINLINE unsigned long __RV_SRL16_U (unsigned long a, unsigned int b)
```

SRL16.u (SIMD 16-bit Rounding Shift Right Logical)

Type: SIMD

# Syntax:

```
SRL16 Rt, Ra, Rb
SRL16.u Rt, Ra, Rb
```

### Purpose:

Do 16-bit elements logical right shift operations simultaneously. The shift amount is a variable from a GPR. The .u form performs additional rounding upoperations on the shifted results.

### **Description**:

The 16-bit data elements in Rs1 are right-shifted logically, that is, the shifted out bits are filled with zero. The shift amount is specified by the low-order 4-bits of the value in the Rs2 register. For the rounding operation of the .u form, a value of 1 is added to the most significant discarded bit of each 16-bit data element to calculate the final results. And the results are written to Rd.

### **Operations:**

```
sa = Rs2[3:0];
if (sa > 0) {
   if (`.u` form) { // SRL16.u
      res[16:0] = ZE17(Rs1.H[x][15:sa-1]) + 1;
      Rd.H[x] = res[16:1];
   } else { // SRL16
      Rd.H[x] = ZE16(Rs1.H[x][15:sa]);
   }
} else {
   Rd = Rs1;
}
for RV32: x=1...0,
for RV64: x=3...0
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b [in]** unsigned int type of value stored in b

**Returns** value stored in unsigned long type

# **SIMD 8-bit Shift Instructions**

```
__STATIC_FORCEINLINE unsigned long __RV_KSLL8 (unsigned long a, unsigned int b)

__STATIC_FORCEINLINE unsigned long __RV_KSLRA8 (unsigned long a, int b)

__STATIC_FORCEINLINE unsigned long __RV_KSLRA8_U (unsigned long a, int b)
```

```
__STATIC_FORCEINLINE unsigned long __RV_SLL8 (unsigned long a, unsigned int b)
__STATIC_FORCEINLINE unsigned long __RV_SRA8 (unsigned long a, unsigned int b)
__STATIC_FORCEINLINE unsigned long __RV_SRA8_U (unsigned long a, unsigned int b)
__STATIC_FORCEINLINE unsigned long __RV_SRL8 (unsigned long a, unsigned int b)
__STATIC_FORCEINLINE unsigned long __RV_SRL8_U (unsigned long a, unsigned int b)
__RV_KSLLI8(a, b)
__RV_SLLI8(a, b)
__RV_SRAI8(a, b)
__RV_SRAI8_U(a, b)
__RV_SRLI8(a, b)
__RV_SRLI8_U(a, b)
group NMSIS_Core_DSP_Intrinsic_SIMD_8B_SHIFT
     SIMD 8-bit Shift Instructions.
     there are 14 SIMD 8-bit shift instructions.
     Defines
     __RV_KSLLI8(a, b)
         KSLLI8 (SIMD 8-bit Saturating Shift Left Logical Immediate)
         Type: SIMD
         Syntax:
         KSLLI8 Rd, Rs1, imm3u
```

#### **Purpose**:

Do 8-bit elements logical left shift operations with saturation simultaneously. The shift amount is an immediate value.

# **Description**:

The 8-bit data elements in Rs1 are left-shifted logically. The shifted out bits are filled with zero and the shift amount is specified by the imm3u constant. Any shifted value greater than  $2^7-1$  is saturated to  $2^7-1$ . Any shifted value smaller than  $-2^7$  is saturated to  $-2^7$ . And the saturated results are written to Rd. If any saturation is performed, set OV bit to 1.

# **Operations:**

```
sa = imm3u[2:0];
if (sa != 0) {
    res[(7+sa):0] = Rs1.B[x] << sa;
    if (res > (2^7)-1) {
        res = 0x7f; OV = 1;
    } else if (res < -2^7) {
        res = 0x80; OV = 1;
    }
    Rd.B[x] = res[7:0];
} else {
    Rd = Rs1;
}
for RV32: x=3...0,
for RV64: x=7...0</pre>
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned int type of value stored in b

**Returns** value stored in unsigned long type

```
__RV_SLLI8(a, b)
```

SLLI8 (SIMD 8-bit Shift Left Logical Immediate)

Type: SIMD

Syntax:

```
SLLI8 Rd, Rs1, imm3u
```

### Purpose:

Do 8-bit elements logical left shift operations simultaneously. The shift amount is an immediate value.

# **Description**:

The 8-bit elements in Rs1 are left-shifted logically. And the results are written to Rd. The shifted out bits are filled with zero and the shift amount is specified by the imm3u constant.

# **Operations:**

```
sa = imm3u[2:0];
Rd.B[x] = Rs1.B[x] << sa;
for RV32: x=3...0,
for RV64: x=7...0</pre>
```

### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned int type of value stored in b

Returns value stored in unsigned long type

```
__RV_SRAI8(a, b)
```

SRAI8 (SIMD 8-bit Shift Right Arithmetic Immediate)

Type: SIMD

#### Syntax:

```
SRAI8 Rd, Rs1, imm3u
SRAI8.u Rd, Rs1, imm3u
```

#### Purpose:

Do 8-bit element arithmetic right shift operations simultaneously. The shift amount is an immediate value. The .u form performs additional rounding up operations on the shifted results.

#### **Description**:

The 8-bit data elements in Rs1 are right-shifted arithmetically, that is, the shifted out bits are filled with the sign-bit of the data elements. The shift amount is specified by the imm3u constant. For the rounding operation of the .u form, a value of 1 is added to the most significant discarded bit of each 8-bit data element to calculate the final results. And the results are written to Rd.

#### **Operations:**

```
sa = imm3u[2:0];
if (sa > 0) {
  if (`.u` form) { // SRA8.u
    res[7:-1] = SE9(Rs1.B[x][7:sa-1]) + 1;
    Rd.B[x] = res[7:0];
  } else { // SRA8
    Rd.B[x] = SE8(Rd.B[x][7:sa])
  }
} else {
  Rd = Rs1;
}
for RV32: x=3...0,
for RV64: x=7...0
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b [in]** unsigned int type of value stored in b

Returns value stored in unsigned long type

#### \_\_**RV\_SRAI8\_U**(a, b)

SRAI8.u (SIMD 8-bit Rounding Shift Right Arithmetic Immediate)

Type: SIMD

## Syntax:

```
SRAI8 Rd, Rs1, imm3u
SRAI8.u Rd, Rs1, imm3u
```

#### Purpose:

Do 8-bit element arithmetic right shift operations simultaneously. The shift amount is an immediate value. The .u form performs additional rounding up operations on the shifted results.

## **Description**:

The 8-bit data elements in Rs1 are right-shifted arithmetically, that is, the shifted out bits are filled with the sign-bit of the data elements. The shift amount is specified by the imm3u constant. For the rounding operation of the .u form, a value of 1 is added to the most significant discarded bit of each 8-bit data element to calculate the final results. And the results are written to Rd.

#### **Operations:**

```
sa = imm3u[2:0];
if (sa > 0) {
   if (`.u` form) { // SRA8.u
      res[7:-1] = SE9(Rs1.B[x][7:sa-1]) + 1;
      Rd.B[x] = res[7:0];
   } else { // SRA8
      Rd.B[x] = SE8(Rd.B[x][7:sa])
   }
} else {
   Rd = Rs1;
}
for RV32: x=3...0,
for RV64: x=7...0
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned int type of value stored in b

**Returns** value stored in unsigned long type

```
__RV_SRLI8(a, b)
```

SRLI8 (SIMD 8-bit Shift Right Logical Immediate)

Type: SIMD

#### Syntax:

```
SRLI8 Rt, Ra, imm3u
SRLI8.u Rt, Ra, imm3u
```

#### Purpose:

Do 8-bit elements logical right shift operations simultaneously. The shift amount is an immediate value. The .u form performs additional rounding up operations on the shifted results.

## **Description**:

The 8-bit data elements in Rs1 are right-shifted logically, that is, the shifted out bits are filled with zero. The shift amount is specified by the imm3u constant. For the rounding operation of the .u form, a value of 1 is added to the most significant discarded bit of each 8-bit data element to calculate the final results. And the results are written to Rd.

## **Operations:**

```
sa = imm3u[2:0];
if (sa > 0) {
  if (`.u` form) { // SRLI8.u
```

(continues on next page)

(continued from previous page)

```
res[8:0] = ZE9(Rs1.B[x][7:sa-1]) + 1;
  Rd.B[x] = res[8:1];
} else { // SRLI8
  Rd.B[x] = ZE8(Rs1.B[x][7:sa]);
}
} else {
  Rd = Rs1;
}
for RV32: x=3...0,
for RV64: x=7...0
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b [in]** unsigned int type of value stored in b

**Returns** value stored in unsigned long type

```
__RV_SRLI8_U(a, b)
```

SRLI8.u (SIMD 8-bit Rounding Shift Right Logical Immediate)

Type: SIMD

## Syntax:

```
SRLI8 Rt, Ra, imm3u
SRLI8.u Rt, Ra, imm3u
```

## Purpose:

Do 8-bit elements logical right shift operations simultaneously. The shift amount is an immediate value. The .u form performs additional rounding up operations on the shifted results.

#### **Description**:

The 8-bit data elements in Rs1 are right-shifted logically, that is, the shifted out bits are filled with zero. The shift amount is specified by the imm3u constant. For the rounding operation of the .u form, a value of 1 is added to the most significant discarded bit of each 8-bit data element to calculate the final results. And the results are written to Rd.

#### **Operations:**

```
sa = imm3u[2:0];
if (sa > 0) {
   if (`.u` form) { // SRLI8.u
      res[8:0] = ZE9(Rs1.B[x][7:sa-1]) + 1;
      Rd.B[x] = res[8:1];
   } else { // SRLI8
      Rd.B[x] = ZE8(Rs1.B[x][7:sa]);
   }
} else {
   Rd = Rs1;
}
for RV32: x=3...0,
for RV64: x=7...0
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b [in]** unsigned int type of value stored in b

**Returns** value stored in unsigned long type

#### **Functions**

```
__STATIC_FORCEINLINE unsigned long __RV_KSLL8 (unsigned long a, unsigned int b)
```

KSLL8 (SIMD 8-bit Saturating Shift Left Logical)

Type: SIMD

## Syntax:

```
KSLL8 Rd, Rs1, Rs2
```

#### Purpose:

Do 8-bit elements logical left shift operations with saturation simultaneously. The shift amount is a variable from a GPR.

#### **Description**:

The 8-bit data elements in Rs1 are left-shifted logically. The shifted out bits are filled with zero and the shift amount is specified by the low-order 3-bits of the value in the Rs2 register. Any shifted value greater than 2^7-1 is saturated to 2^7-1. Any shifted value smaller than -2^7 is saturated to -2^7. And the saturated results are written to Rd. If any saturation is performed, set OV bit to 1.

#### **Operations:**

```
sa = Rs2[2:0];
if (sa != 0) {
    res[(7+sa):0] = Rs1.B[x] << sa;
    if (res > (2^7)-1) {
        res = 0x7f; OV = 1;
    } else if (res < -2^7) {
        res = 0x80; OV = 1;
    }
    Rd.B[x] = res[7:0];
} else {
    Rd = Rs1;
}
for RV32: x=3...0,
for RV64: x=7...0</pre>
```

## **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned int type of value stored in b

**Returns** value stored in unsigned long type

## \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KSLRA8 (unsigned long a, int b)

KSLRA8 (SIMD 8-bit Shift Left Logical with Saturation or Shift Right Arithmetic)

Type: SIMD Syntax:

```
KSLRA8 Rd, Rs1, Rs2
KSLRA8.u Rd, Rs1, Rs2
```

### Purpose:

Do 8-bit elements logical left (positive) or arithmetic right (negative) shift operation with Q7 saturation for the left shift. The .u form performs additional rounding up operations for the right shift.

#### **Description**:

The 8-bit data elements of Rs1 are left-shifted logically or right-shifted arithmetically based on the value of Rs2[3:0]. Rs2[3:0] is in the signed range of  $[-2^3, 2^3-1]$ . A positive Rs2[3:0] means logical left shift and a negative Rs2[3:0] means arithmetic right shift. The shift amount is the absolute value of Rs2[3:0]. However, the behavior of Rs2[3:0]==-2^3 (0x8) is defined to be equivalent to the behavior of Rs2[3:0]==-(2^3-1) (0x9). The left-shifted results are saturated to the 8-bit signed integer range of  $[-2^7, 2^7-1]$ . For the .u form of the instruction, the right-shifted results are added a 1 to the most significant discarded bit position for rounding effect. After the shift, saturation, or rounding, the final results are written to Rd. If any saturation happens, this instruction sets the OV flag. The value of Rs2[31:4] will not affect this instruction.

## **Operations:**

```
if (Rs2[3:0] < 0) {
 sa = -Rs2[3:0];
 sa = (sa == 8)? 7 : sa;
 if (`.u` form) {
    res[7:-1] = SE9(Rs1.B[x][7:sa-1]) + 1;
    Rd.B[x] = res[7:0];
 } else {
    Rd.B[x] = SE8(Rs1.B[x][7:sa]);
} else {
 sa = Rs2[2:0];
 res[(7+sa):0] = Rs1.B[x] <<(logic) sa;
 if (res > (2^7)-1) {
    res[7:0] = 0x7f; OV = 1;
 } else if (res < -2^7) {
    res[7:0] = 0x80; OV = 1;
 Rd.B[x] = res[7:0];
for RV32: x=3...0,
for RV64: x=7...0
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] int type of value stored in b

Returns value stored in unsigned long type

#### \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KSLRA8\_U (unsigned long a, int b)

KSLRA8.u (SIMD 8-bit Shift Left Logical with Saturation or Rounding Shift Right Arithmetic)

Type: SIMD

## Syntax:

```
KSLRA8 Rd, Rs1, Rs2
KSLRA8.u Rd, Rs1, Rs2
```

## Purpose:

Do 8-bit elements logical left (positive) or arithmetic right (negative) shift operation with Q7 saturation for the left shift. The .u form performs additional rounding up operations for the right shift.

#### **Description**:

The 8-bit data elements of Rs1 are left-shifted logically or right-shifted arithmetically based on the value of Rs2[3:0]. Rs2[3:0] is in the signed range of [-2^3, 2^3-1]. A positive Rs2[3:0] means logical left shift and a negative Rs2[3:0] means arithmetic right shift. The shift amount is the absolute value of Rs2[3:0]. However, the behavior of Rs2[3:0]==-2^3 (0x8) is defined to be equivalent to the behavior of Rs2[3:0]==-(2^3-1) (0x9). The left-shifted results are saturated to the 8-bit signed integer range of [-2^7, 2^7-1]. For the .u form of the instruction, the right-shifted results are added a 1 to the most significant discarded bit position for rounding effect. After the shift, saturation, or rounding, the final results are written to Rd. If any saturation happens, this instruction sets the OV flag. The value of Rs2[31:4] will not affect this instruction.

#### **Operations:**

```
if (Rs2[3:0] < 0) {
 sa = -Rs2[3:0];
 sa = (sa == 8)? 7 : sa;
 if (`.u` form) {
    res[7:-1] = SE9(Rs1.B[x][7:sa-1]) + 1;
    Rd.B[x] = res[7:0];
 } else {
    Rd.B[x] = SE8(Rs1.B[x][7:sa]);
 }
} else {
 sa = Rs2[2:0];
 res[(7+sa):0] = Rs1.B[x] <<(logic) sa;
 if (res > (2^7)-1) {
    res[7:0] = 0x7f; OV = 1;
 } else if (res < -2^7) {
    res[7:0] = 0x80; OV = 1;
 Rd.B[x] = res[7:0];
for RV32: x=3...0,
for RV64: x=7...0
```

#### **Parameters**

• a – [in] unsigned long type of value stored in a

• **b** – [in] int type of value stored in b

Returns value stored in unsigned long type

## \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SLL8 (unsigned long a, unsigned int b)

SLL8 (SIMD 8-bit Shift Left Logical)

Type: SIMD Syntax:

```
SLL8 Rd, Rs1, Rs2
```

## Purpose:

Do 8-bit elements logical left shift operations simultaneously. The shift amount is a variable from a GPR.

#### **Description**:

The 8-bit elements in Rs1 are left-shifted logically. And the results are written to Rd. The shifted out bits are filled with zero and the shift amount is specified by the low-order 3-bits of the value in the Rs2 register.

## **Operations:**

```
sa = Rs2[2:0];
Rd.B[x] = Rs1.B[x] << sa;
for RV32: x=3...0,
for RV64: x=7...0</pre>
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b [in]** unsigned int type of value stored in b

**Returns** value stored in unsigned long type

## \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SRA8 (unsigned long a, unsigned int b)

SRA8 (SIMD 8-bit Shift Right Arithmetic)

Type: SIMD

#### Syntax:

```
SRA8 Rd, Rs1, Rs2
SRA8.u Rd, Rs1, Rs2
```

#### Purpose:

Do 8-bit element arithmetic right shift operations simultaneously. The shift amount is a variable from a GPR. The .u form performs additional rounding up operations on the shifted results.

## **Description**:

The 8-bit data elements in Rs1 are right-shifted arithmetically, that is, the shifted out bits are filled with the sign-bit of the data elements. The shift amount is specified by the low-order 3-bits of the value in the Rs2 register. For the rounding operation of the .u form, a value of 1 is added to the most significant discarded bit of each 8-bit data element to calculate the final results. And the results are written to Rd.

## **Operations:**

```
sa = Rs2[2:0];
if (sa > 0) {
   if (`.u` form) { // SRA8.u
      res[7:-1] = SE9(Rs1.B[x][7:sa-1]) + 1;
      Rd.B[x] = res[7:0];
   } else { // SRA8
      Rd.B[x] = SE8(Rd.B[x][7:sa])
   }
} else {
   Rd = Rs1;
}
for RV32: x=3...0,
for RV64: x=7...0
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b [in]** unsigned int type of value stored in b

**Returns** value stored in unsigned long type

## \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SRA8\_U (unsigned long a, unsigned int b)

SRA8.u (SIMD 8-bit Rounding Shift Right Arithmetic)

Type: SIMD

#### Syntax:

```
SRA8 Rd, Rs1, Rs2
SRA8.u Rd, Rs1, Rs2
```

#### Purpose:

Do 8-bit element arithmetic right shift operations simultaneously. The shift amount is a variable from a GPR. The .u form performs additional rounding up operations on the shifted results.

#### **Description**:

The 8-bit data elements in Rs1 are right-shifted arithmetically, that is, the shifted out bits are filled with the sign-bit of the data elements. The shift amount is specified by the low-order 3-bits of the value in the Rs2 register. For the rounding operation of the .u form, a value of 1 is added to the most significant discarded bit of each 8-bit data element to calculate the final results. And the results are written to Rd.

## **Operations:**

```
sa = Rs2[2:0];
if (sa > 0) {
  if (`.u` form) { // SRA8.u
    res[7:-1] = SE9(Rs1.B[x][7:sa-1]) + 1;
    Rd.B[x] = res[7:0];
  } else { // SRA8
    Rd.B[x] = SE8(Rd.B[x][7:sa])
  }
} else {
  Rd = Rs1;
```

(continues on next page)

(continued from previous page)

```
for RV32: x=3...0,
for RV64: x=7...0
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned int type of value stored in b

**Returns** value stored in unsigned long type

## \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SRL8 (unsigned long a, unsigned int b)

SRL8 (SIMD 8-bit Shift Right Logical)

Type: SIMD

#### Syntax:

```
SRL8 Rt, Ra, Rb
SRL8.u Rt, Ra, Rb
```

#### Purpose:

Do 8-bit elements logical right shift operations simultaneously. The shift amount is a variable from a GPR. The .u form performs additional rounding up operations on the shifted results.

## **Description**:

The 8-bit data elements in Rs1 are right-shifted logically, that is, the shifted out bits are filled with zero. The shift amount is specified by the low-order 3-bits of the value in the Rs2 register. For the rounding operation of the .u form, a value of 1 is added to the most significant discarded bit of each 8-bit data element to calculate the final results. And the results are written to Rd.

## **Operations:**

```
sa = Rs2[2:0];
if (sa > 0) {
   if (`.u` form) { // SRL8.u
      res[8:0] = ZE9(Rs1.B[x][7:sa-1]) + 1;
      Rd.B[x] = res[8:1];
   } else { // SRL8
      Rd.B[x] = ZE8(Rs1.B[x][7:sa]);
   }
} else {
   Rd = Rs1;
}
for RV32: x=3...0,
for RV64: x=7...0
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned int type of value stored in b

**Returns** value stored in unsigned long type

```
__STATIC_FORCEINLINE unsigned long __RV_SRL8_U (unsigned long a, unsigned int b)
```

SRL8.u (SIMD 8-bit Rounding Shift Right Logical)

Type: SIMD

#### Syntax:

```
SRL8 Rt, Ra, Rb
SRL8.u Rt, Ra, Rb
```

### Purpose:

Do 8-bit elements logical right shift operations simultaneously. The shift amount is a variable from a GPR. The .u form performs additional rounding up operations on the shifted results.

#### **Description:**

The 8-bit data elements in Rs1 are right-shifted logically, that is, the shifted out bits are filled with zero. The shift amount is specified by the low-order 3-bits of the value in the Rs2 register. For the rounding operation of the .u form, a value of 1 is added to the most significant discarded bit of each 8-bit data element to calculate the final results. And the results are written to Rd.

#### **Operations:**

```
sa = Rs2[2:0];
if (sa > 0) {
   if (`.u` form) { // SRL8.u
      res[8:0] = ZE9(Rs1.B[x][7:sa-1]) + 1;
      Rd.B[x] = res[8:1];
   } else { // SRL8
      Rd.B[x] = ZE8(Rs1.B[x][7:sa]);
   }
} else {
   Rd = Rs1;
}
for RV32: x=3...0,
for RV64: x=7...0
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned int type of value stored in b

**Returns** value stored in unsigned long type

#### SIMD 16-bit Compare Instructions

```
__STATIC_FORCEINLINE unsigned long __RV_CMPEQ16 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_SCMPLE16 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_SCMPLT16 (unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE unsigned long __RV_UCMPLE16 (unsigned long a, unsigned long b)
__STATIC_FORCEINLINE unsigned long __RV_UCMPLT16 (unsigned long a, unsigned long b)
```

```
group NMSIS_Core_DSP_Intrinsic_SIMD_16B_CMP
```

SIMD 16-bit Compare Instructions.

there are 5 SIMD 16-bit Compare instructions.

#### **Functions**

```
__STATIC_FORCEINLINE unsigned long __RV_CMPEQ16 (unsigned long a, unsigned long b)
```

CMPEQ16 (SIMD 16-bit Integer Compare Equal)

Type: SIMD

#### Syntax:

```
CMPEQ16 Rd, Rs1, Rs2
```

#### Purpose:

Do 16-bit integer elements equal comparisons simultaneously.

## **Description**:

This instruction compares the 16-bit integer elements in Rs1 with the 16-bit integer elements in Rs2 to see if they are equal. If they are equal, the result is 0xFFFF; otherwise, the result is 0x0. The 16-bit element comparison results are written to Rt.

#### Note:

This instruction can be used for either signed or unsigned numbers.

## **Operations:**

```
Rd.H[x] = (Rs1.H[x] == Rs2.H[x])? 0xfffff : 0x0;
for RV32: x=1...0,
for RV64: x=3...0
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

Returns value stored in unsigned long type

\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SCMPLE16 (unsigned long a, unsigned long b)

SCMPLE16 (SIMD 16-bit Signed Compare Less Than & Equal)

Type: SIMD

## Syntax:

```
SCMPLE16 Rd, Rs1, Rs2
```

#### Purpose:

Do 16-bit signed integer elements less than & equal comparisons simultaneously.

## **Description**:

This instruction compares the 16-bit signed integer elements in Rs1 with the 16-bit signed integer elements in Rs2 to see if the one in Rs1 is less than or equal to the one in Rs2. If it is true, the result is 0xFFFF; otherwise, the result is 0x0. The element comparison results are written to Rd.

#### **Operations:**

```
Rd.H[x] = (Rs1.H[x] {le} Rs2.H[x])? 0xfffff : 0x0;
for RV32: x=1...0,
for RV64: x=3...0
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

## \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SCMPLT16 (unsigned long a, unsigned long b)

SCMPLT16 (SIMD 16-bit Signed Compare Less Than)

Type: SIMD

## Syntax:

```
SCMPLT16 Rd, Rs1, Rs2
```

#### Purpose:

Do 16-bit signed integer elements less than comparisons simultaneously.

## **Description:**

This instruction compares the 16-bit signed integer elements in Rs1 with the two 16- bit signed integer elements in Rs2 to see if the one in Rs1 is less than the one in Rs2. If it is true, the result is 0xFFFF; otherwise, the result is 0x0. The element comparison results are written to Rd.

#### **Operations:**

```
Rd.H[x] = (Rs1.H[x] < Rs2.H[x])? 0xfffff : 0x0;
for RV32: x=1...0,
for RV64: x=3...0
```

## **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UCMPLE16 (unsigned long a, unsigned long b)

UCMPLE16 (SIMD 16-bit Unsigned Compare Less Than & Equal)

Type: SIMD

## Syntax:

```
UCMPLE16 Rd, Rs1, Rs2
```

#### Purpose:

Do 16-bit unsigned integer elements less than & equal comparisons simultaneously.

#### **Description:**

This instruction compares the 16-bit unsigned integer elements in Rs1 with the 16-bit unsigned integer elements in Rs2 to see if the one in Rs1 is less than or equal to the one in Rs2. If it is true, the result is 0xFFFF; otherwise, the result is 0x0. The element comparison results are written to Rd.

#### **Operations:**

```
Rd.H[x] = (Rs1.H[x] <=u Rs2.H[x])? 0xfffff : 0x0;
for RV32: x=1...0,
for RV64: x=3...0
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b [in]** unsigned long type of value stored in b

**Returns** value stored in unsigned long type

## \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UCMPLT16 (unsigned long a, unsigned long b)

UCMPLT16 (SIMD 16-bit Unsigned Compare Less Than)

Type: SIMD

#### Syntax:

```
UCMPLT16 Rd, Rs1, Rs2
```

#### Purpose:

Do 16-bit unsigned integer elements less than comparisons simultaneously.

## **Description**:

This instruction compares the 16-bit unsigned integer elements in Rs1 with the 16-bit unsigned integer elements in Rs2 to see if the one in Rs1 is less than the one in Rs2. If it is true, the result is 0xFFFF; otherwise, the result is 0x0. The element comparison results are written to Rd.

#### **Operations:**

```
Rd.H[x] = (Rs1.H[x] <u Rs2.H[x])? 0xfffff : 0x0;
for RV32: x=1...0,
for RV64: x=3...0
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

## **SIMD 8-bit Compare Instructions**

```
__STATIC_FORCEINLINE unsigned long __RV_CMPEQ8 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_SCMPLE8 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_SCMPLT8 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_UCMPLE8 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_UCMPLE8 (unsigned long a, unsigned long b)

group NMSIS_Core_DSP_Intrinsic_SIMD_8B_CMP

SIMD 8-bit Compare Instructions.
```

ShviD 8-bit Compare mstructions

there are 5 SIMD 8-bit Compare instructions.

#### **Functions**

```
__STATIC_FORCEINLINE unsigned long __RV_CMPEQ8 (unsigned long a, unsigned long b) CMPEQ8 (SIMD 8-bit Integer Compare Equal)
```

Type: SIMD

Syntax:

```
CMPEQ8 Rs, Rs1, Rs2
```

## Purpose:

Do 8-bit integer elements equal comparisons simultaneously.

#### **Description**:

This instruction compares the 8-bit integer elements in Rs1 with the 8-bit integer elements in Rs2 to see if they are equal. If they are equal, the result is 0xFF; otherwise, the result is 0x0. The 8-bit element comparison results are written to Rd.

#### Note:

This instruction can be used for either signed or unsigned numbers.

#### **Operations:**

```
Rd.B[x] = (Rs1.B[x] == Rs2.B[x])? 0xff : 0x0;
for RV32: x=3...0,
for RV64: x=7...0
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

## \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SCMPLE8 (unsigned long a, unsigned long b)

SCMPLE8 (SIMD 8-bit Signed Compare Less Than & Equal)

Type: SIMD Syntax:

```
SCMPLE8 Rd, Rs1, Rs2
```

#### Purpose:

Do 8-bit signed integer elements less than & equal comparisons simultaneously.

#### **Description**:

This instruction compares the 8-bit signed integer elements in Rs1 with the 8-bit signed integer elements in Rs2 to see if the one in Rs1 is less than or equal to the one in Rs2. If it is true, the result is 0xFF; otherwise, the result is 0x0. The element comparison results are written to Rd

#### **Operations:**

```
Rd.B[x] = (Rs1.B[x] {le} Rs2.B[x])? 0xff : 0x0;
for RV32: x=3...0,
for RV64: x=7...0
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- b [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

## \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SCMPLT8 (unsigned long a, unsigned long b)

SCMPLT8 (SIMD 8-bit Signed Compare Less Than)

Type: SIMD

## Syntax:

```
SCMPLT8 Rd, Rs1, Rs2
```

#### Purpose:

Do 8-bit signed integer elements less than comparisons simultaneously.

## **Description:**

This instruction compares the 8-bit signed integer elements in Rs1 with the 8-bit signed integer elements in Rs2 to see if the one in Rs1 is less than the one in Rs2. If it is true, the result is 0xFF; otherwise, the result is 0x0. The element comparison results are written to Rd.

#### **Operations:**

```
Rd.B[x] = (Rs1.B[x] < Rs2.B[x])? 0xff : 0x0;
for RV32: x=3...0,
for RV64: x=7...0
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

## \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UCMPLE8 (unsigned long a, unsigned long b)

UCMPLE8 (SIMD 8-bit Unsigned Compare Less Than & Equal)

Type: SIMD Syntax:

```
UCMPLE8 Rd, Rs1, Rs2
```

#### Purpose:

Do 8-bit unsigned integer elements less than & equal comparisons simultaneously.

#### **Description:**

This instruction compares the 8-bit unsigned integer elements in Rs1 with the 8-bit unsigned integer elements in Rs2 to see if the one in Rs1 is less than or equal to the one in Rs2. If it is true, the result is 0xFF; otherwise, the result is 0x0. The four comparison results are written to Rd.

#### **Operations:**

```
Rd.B[x] = (Rs1.B[x] <=u Rs2.B[x])? 0xff : 0x0;
for RV32: x=3...0,
for RV64: x=7...0
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

Returns value stored in unsigned long type

## \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UCMPLT8 (unsigned long a, unsigned long b)

UCMPLT8 (SIMD 8-bit Unsigned Compare Less Than)

Type: SIMD

## Syntax:

```
UCMPLT8 Rd, Rs1, Rs2
```

## Purpose:

Do 8-bit unsigned integer elements less than comparisons simultaneously.

#### **Description**:

This instruction compares the 8-bit unsigned integer elements in Rs1 with the 8-bit unsigned integer elements in Rs2 to see if the one in Rs1 is less than the one in Rs2. If it is true, the result is 0xFF; otherwise, the result is 0x0. The element comparison results are written to Rd.

## **Operations:**

```
Rd.B[x] = (Rs1.B[x] <u Rs2.B[x])? 0xff : 0x0;
for RV32: x=3...0,
for RV64: x=7...0
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b [in]** unsigned long type of value stored in b

**Returns** value stored in unsigned long type

## **SIMD 16-bit Multiply Instructions**

```
__STATIC_FORCEINLINE unsigned long __RV_KHM16 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_KHMX16 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long long __RV_SMUL16 (unsigned int a, unsigned int b)

__STATIC_FORCEINLINE unsigned long long __RV_SMULX16 (unsigned int a, unsigned int b)

__STATIC_FORCEINLINE unsigned long long __RV_UMUL16 (unsigned int a, unsigned int b)

__STATIC_FORCEINLINE unsigned long long __RV_UMULX16 (unsigned int a, unsigned int b)

group NMSIS_Core_DSP_Intrinsic_SIMD_16B_MULTIPLY

SIMD 16-bit Multiply Instructions.

there are 6 SIMD 16-bit Multiply instructions.
```

#### **Functions**

```
__STATIC_FORCEINLINE unsigned long __RV_KHM16 (unsigned long a, unsigned long b)
KHM16 (SIMD Signed Saturating Q15 Multiply)
```

Type: SIMD

#### Syntax:

```
KHM16 Rd, Rs1, Rs2
KHMX16 Rd, Rs1, Rs2
```

#### Purpose:

Do Q15xQ15 element multiplications simultaneously. The Q30 results are then reduced to Q15 numbers again.

## **Description**:

For the KHM16 instruction, multiply the top 16-bit Q15 content of 32-bit chunks in Rs1 with the top 16-bit Q15 content of 32-bit chunks in Rs2. At the same time, multiply the bottom 16-bit Q15 content of 32-bit chunks in Rs1 with the bottom 16-bit Q15 content of 32-bit chunks in Rs2. For the KHMX16 instruction, multiply the top 16-bit Q15 content of 32-bit chunks in Rs1 with the bottom 16-bit Q15 content of 32-bit chunks in Rs1 with the top 16-bit Q15 content of 32-bit chunks in Rs1 with the top 16-bit Q15 content of 32-bit chunks in Rs2. The Q30 results are then right-shifted 15-bits and saturated into Q15 values. The Q15 results are then written into Rd. When both the two Q15 inputs of a multiplication are 0x8000, saturation will happen. The result will be saturated to 0x7FFF and the overflow flag OV will be set.

#### **Operations:**

```
if (is `KHM16`) {
 op1t = Rs1.H[x+1]; op2t = Rs2.H[x+1]; // top
 op1b = Rs1.H[x]; op2b = Rs2.H[x]; // bottom
} else if (is `KHMX16`) {
 op1t = Rs1.H[x+1]; op2t = Rs2.H[x]; // Rs1 top
 op1b = Rs1.H[x]; op2b = Rs2.H[x+1]; // Rs1 bottom
for ((aop,bop,res) in [(op1t,op2t,rest), (op1b,op2b,resb)]) {
 if (0x8000 != aop | 0x8000 != bop) {
   res = (aop s* bop) >> 15;
 } else {
   res= 0x7FFF;
   OV = 1;
 }
Rd.W[x/2] = concat(rest, resb);
for RV32: x=0
for RV64: x=0,2
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

## \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KHMX16 (unsigned long a, unsigned long b)

KHMX16 (SIMD Signed Saturating Crossed Q15 Multiply)

**Type**: SIMD

## Syntax:

```
KHM16 Rd, Rs1, Rs2
KHMX16 Rd, Rs1, Rs2
```

## Purpose:

Do Q15xQ15 element multiplications simultaneously. The Q30 results are then reduced to Q15 numbers again.

#### **Description**:

For the KHM16 instruction, multiply the top 16-bit Q15 content of 32-bit chunks in Rs1 with the top 16-bit Q15 content of 32-bit chunks in Rs2. At the same time, multiply the bottom 16-bit Q15 content of 32-bit

chunks in Rs1 with the bottom 16-bit Q15 content of 32-bit chunks in Rs2. For the KHMX16 instruction, multiply the top 16-bit Q15 content of 32-bit chunks in Rs1 with the bottom 16-bit Q15 content of 32-bit chunks in Rs2. At the same time, multiply the bottom 16-bit Q15 content of 32-bit chunks in Rs1 with the top 16-bit Q15 content of 32-bit chunks in Rs2. The Q30 results are then right-shifted 15-bits and saturated into Q15 values. The Q15 results are then written into Rd. When both the two Q15 inputs of a multiplication are 0x8000, saturation will happen. The result will be saturated to 0x7FFF and the overflow flag OV will be set.

#### **Operations:**

```
if (is `KHM16`) {
 op1t = Rs1.H[x+1]; op2t = Rs2.H[x+1]; // top
 op1b = Rs1.H[x]; op2b = Rs2.H[x]; // bottom
} else if (is `KHMX16`) {
 op1t = Rs1.H[x+1]; op2t = Rs2.H[x]; // Rs1 top
 op1b = Rs1.H[x]; op2b = Rs2.H[x+1]; // Rs1 bottom
for ((aop,bop,res) in [(op1t,op2t,rest), (op1b,op2b,resb)]) {
 if (0x8000 != aop | 0x8000 != bop) {
   res = (aop s* bop) >> 15;
 } else {
   res= 0x7FFF;
   OV = 1;
 }
Rd.W[x/2] = concat(rest, resb);
for RV32: x=0
for RV64: x=0.2
```

## **Parameters**

- a [in] unsigned long type of value stored in a
- **b** − [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_SMUL16 (unsigned int a, unsigned int b) SMUL16 (SIMD Signed 16-bit Multiply)

Type: SIMD

## Syntax:

```
SMUL16 Rd, Rs1, Rs2
SMULX16 Rd, Rs1, Rs2
```

#### Purpose:

Do signed 16-bit multiplications and generate two 32-bit results simultaneously.

## **RV32 Description:**

For the SMUL16 instruction, multiply the top 16-bit Q15 content of Rs1 with the top 16-bit Q15 content of Rs2. At the same time, multiply the bottom 16-bit Q15 content of Rs1 with the bottom 16-bit Q15 content of Rs2. For the SMULX16 instruction, multiply the top 16-bit Q15 content of Rs1 with the bottom 16-bit Q15 content of Rs2. At the same time, multiply the bottom 16-bit Q15 content of Rs1 with the top 16- bit Q15 content of Rs2. The two Q30 results are then written into an even/odd pair of registers specified by

Rd(4,1). Rd(4,1), i.e., d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the 32-bit result calculated from the top part of Rs1 and the even 2d register of the pair contains the 32-bit result calculated from the bottom part of Rs1.

## **RV64 Description:**

For the SMUL16 instruction, multiply the top 16-bit Q15 content of the lower 32-bit word in Rs1 with the top 16-bit Q15 content of the lower 32-bit word in Rs2. At the same time, multiply the bottom 16-bit Q15 content of the lower 32-bit word in Rs1 with the bottom 16-bit Q15 content of the lower 32-bit word in Rs2. For the SMULX16 instruction, multiply the top 16-bit Q15 content of the lower 32-bit word in Rs1 with the bottom 16-bit Q15 content of the lower 32-bit word in Rs2. At the same time, multiply the bottom 16-bit Q15 content of the lower 32-bit word in Rs1 with the top 16-bit Q15 content of the lower 32-bit word in Rs2. The two 32-bit Q30 results are then written into Rd. The result calculated from the top 16-bit of the lower 32-bit word in Rs1 is written to Rd.W[1]. And the result calculated from the bottom 16-bit of the lower 32-bit word in Rs1 is written to Rd.W[0]

## **Operations:**

```
* RV32:
if (is `SMUL16`) {
  op1t = Rs1.H[1]; op2t = Rs2.H[1]; // top
  op1b = Rs1.H[0]; op2b = Rs2.H[0]; // bottom
} else if (is `SMULX16`) {
  op1t = Rs1.H[1]; op2t = Rs2.H[0]; // Rs1 top
  op1b = Rs1.H[0]; op2b = Rs2.H[1]; // Rs1 bottom
for ((aop,bop,res) in [(op1t,op2t,rest), (op1b,op2b,resb)]) {
  res = aop s* bop;
t_L = CONCAT(Rd(4,1),1'b0); t_H = CONCAT(Rd(4,1),1'b1);
R[t_H] = rest;
R[t_L] = resb;
* RV64:
if (is `SMUL16`) {
  op1t = Rs1.H[1]; op2t = Rs2.H[1]; // top
  op1b = Rs1.H[0]; op2b = Rs2.H[0]; // bottom
} else if (is `SMULX16`) {
  op1t = Rs1.H[1]; op2t = Rs2.H[0]; // Rs1 top
  op1b = Rs1.H[0]; op2b = Rs2.H[1]; // Rs1 bottom
for ((aop,bop,res) in [(op1t,op2t,rest), (op1b,op2b,resb)]) {
  res = aop s* bop;
}
Rd.W[1] = rest;
Rd.W[0] = resb;
```

#### **Parameters**

- a [in] unsigned int type of value stored in a
- **b** [in] unsigned int type of value stored in b

**Returns** value stored in unsigned long long type

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_SMULX16 (unsigned int a, unsigned int b)

SMULX16 (SIMD Signed Crossed 16-bit Multiply)

Type: SIMD

## Syntax:

```
SMUL16 Rd, Rs1, Rs2
SMULX16 Rd, Rs1, Rs2
```

#### Purpose:

Do signed 16-bit multiplications and generate two 32-bit results simultaneously.

## **RV32 Description:**

For the SMUL16 instruction, multiply the top 16-bit Q15 content of Rs1 with the top 16-bit Q15 content of Rs2. At the same time, multiply the bottom 16-bit Q15 content of Rs1 with the bottom 16-bit Q15 content of Rs2. For the SMULX16 instruction, multiply the top 16-bit Q15 content of Rs1 with the bottom 16-bit Q15 content of Rs2. At the same time, multiply the bottom 16-bit Q15 content of Rs1 with the top 16- bit Q15 content of Rs2. The two Q30 results are then written into an even/odd pair of registers specified by Rd(4,1), i.e., d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the 32-bit result calculated from the top part of Rs1 and the even 2d register of the pair contains the 32-bit result calculated from the bottom part of Rs1.

## **RV64 Description:**

For the SMUL16 instruction, multiply the top 16-bit Q15 content of the lower 32-bit word in Rs1 with the top 16-bit Q15 content of the lower 32-bit word in Rs2. At the same time, multiply the bottom 16-bit Q15 content of the lower 32-bit word in Rs1 with the bottom 16-bit Q15 content of the lower 32-bit word in Rs2. For the SMULX16 instruction, multiply the top 16-bit Q15 content of the lower 32-bit word in Rs1 with the bottom 16-bit Q15 content of the lower 32-bit word in Rs2. At the same time, multiply the bottom 16-bit Q15 content of the lower 32-bit word in Rs1 with the top 16-bit Q15 content of the lower 32-bit word in Rs2. The two 32-bit Q30 results are then written into Rd. The result calculated from the top 16-bit of the lower 32-bit word in Rs1 is written to Rd.W[1]. And the result calculated from the bottom 16-bit of the lower 32-bit word in Rs1 is written to Rd.W[0]

## **Operations:**

```
* RV32:
if (is `SMUL16`) {
 op1t = Rs1.H[1]; op2t = Rs2.H[1]; // top
 op1b = Rs1.H[0]; op2b = Rs2.H[0]; // bottom
} else if (is `SMULX16`) {
 op1t = Rs1.H[1]; op2t = Rs2.H[0]; // Rs1 top
 op1b = Rs1.H[0]; op2b = Rs2.H[1]; // Rs1 bottom
for ((aop,bop,res) in [(op1t,op2t,rest), (op1b,op2b,resb)]) {
 res = aop s* bop;
t_L = CONCAT(Rd(4,1),1'b0); t_H = CONCAT(Rd(4,1),1'b1);
R[t_H] = rest;
R[t_L] = resb;
* RV64:
if (is `SMUL16`) {
 op1t = Rs1.H[1]; op2t = Rs2.H[1]; // top
 op1b = Rs1.H[0]; op2b = Rs2.H[0]; // bottom
```

(continues on next page)

(continued from previous page)

```
} else if (is `SMULX16`) {
    op1t = Rs1.H[1]; op2t = Rs2.H[0]; // Rs1 top
    op1b = Rs1.H[0]; op2b = Rs2.H[1]; // Rs1 bottom
}
for ((aop,bop,res) in [(op1t,op2t,rest), (op1b,op2b,resb)]) {
    res = aop s* bop;
}
Rd.W[1] = rest;
Rd.W[0] = resb;
```

#### **Parameters**

- a [in] unsigned int type of value stored in a
- **b** [in] unsigned int type of value stored in b

**Returns** value stored in unsigned long long type

## \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_UMUL16 (unsigned int a, unsigned int b)

UMUL16 (SIMD Unsigned 16-bit Multiply)

Type: SIMD

## Syntax:

```
UMUL16 Rd, Rs1, Rs2
UMULX16 Rd, Rs1, Rs2
```

#### **Purpose**:

Do unsigned 16-bit multiplications and generate two 32-bit results simultaneously.

## **RV32 Description:**

For the UMUL16 instruction, multiply the top 16-bit U16 content of Rs1 with the top 16-bit U16 content of Rs2. At the same time, multiply the bottom 16-bit U16 content of Rs1 with the bottom 16-bit U16 content of Rs2. For the UMULX16 instruction, multiply the top 16-bit U16 content of Rs1 with the bottom 16-bit U16 content of Rs2. At the same time, multiply the bottom 16-bit U16 content of Rs1 with the top 16- bit U16 content of Rs2. The two U32 results are then written into an even/odd pair of registers specified by Rd(4,1), Rd(4,1), i.e., d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the 32-bit result calculated from the top part of Rs1 and the even 2d register of the pair contains the 32-bit result calculated from the bottom part of Rs1.

#### **RV64 Description:**

For the UMUL16 instruction, multiply the top 16-bit U16 content of the lower 32-bit word in Rs1 with the top 16-bit U16 content of the lower 32-bit word in Rs2. At the same time, multiply the bottom 16-bit U16 content of the lower 32-bit word in Rs1 with the bottom 16-bit U16 content of the lower 32-bit word in Rs2. For the UMULX16 instruction, multiply the top 16-bit U16 content of the lower 32-bit word in Rs1 with the bottom 16-bit U16 content of the lower 32-bit word in Rs2. At the same time, multiply the bottom 16-bit U16 content of the lower 32-bit word in Rs1 with the top 16-bit U16 content of the lower 32-bit word in Rs2. The two 32-bit U32 results are then written into Rd. The result calculated from the top 16-bit of the lower 32-bit word in Rs1 is written to Rd.W[1]. And the result calculated from the bottom 16-bit of the lower 32-bit word in Rs1 is written to Rd.W[0]

## **Operations:**

```
* RV32:
if (is `UMUL16`) {
  op1t = Rs1.H[1]; op2t = Rs2.H[1]; // top
  op1b = Rs1.H[0]; op2b = Rs2.H[0]; // bottom
} else if (is `UMULX16`) {
  op1t = Rs1.H[1]; op2t = Rs2.H[0]; // Rs1 top
  op1b = Rs1.H[0]; op2b = Rs2.H[1]; // Rs1 bottom
for ((aop,bop,res) in [(op1t,op2t,rest), (op1b,op2b,resb)]) {
  res = aop u^* bop;
t_L = CONCAT(Rd(4,1),1'b0); t_H = CONCAT(Rd(4,1),1'b1);
R[t_H] = rest;
R[t_L] = resb;
* RV64:
if (is `UMUL16`) {
  op1t = Rs1.H[1]; op2t = Rs2.H[1]; // top
  op1b = Rs1.H[0]; op2b = Rs2.H[0]; // bottom
} else if (is `UMULX16`) {
  op1t = Rs1.H[1]; op2t = Rs2.H[0]; // Rs1 top
  op1b = Rs1.H[0]; op2b = Rs2.H[1]; // Rs1 bottom
for ((aop,bop,res) in [(op1t,op2t,rest), (op1b,op2b,resb)]) {
  res = aop u^* bop;
Rd.W[1] = rest;
Rd.W[0] = resb;
```

## **Parameters**

- a [in] unsigned int type of value stored in a
- **b** [in] unsigned int type of value stored in b

**Returns** value stored in unsigned long long type

# \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_UMULX16 (unsigned int a, unsigned int b)

UMULX16 (SIMD Unsigned Crossed 16-bit Multiply)

Type: SIMD

#### Syntax:

```
UMUL16 Rd, Rs1, Rs2
UMULX16 Rd, Rs1, Rs2
```

## Purpose:

Do unsigned 16-bit multiplications and generate two 32-bit results simultaneously.

#### **RV32 Description:**

For the UMUL16 instruction, multiply the top 16-bit U16 content of Rs1 with the top 16-bit U16 content of Rs2. At the same time, multiply the bottom 16-bit U16 content of Rs1 with the bottom 16-bit U16 content of Rs2. For the UMULX16 instruction, multiply the top 16-bit U16 content of Rs1 with the bottom 16-bit U16 content of Rs2. At the same time, multiply the bottom 16-bit U16 content of Rs1 with the top 16- bit

U16 content of Rs2. The two U32 results are then written into an even/odd pair of registers specified by Rd(4,1). Rd(4,1), i.e., d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the 32-bit result calculated from the top part of Rs1 and the even 2d register of the pair contains the 32-bit result calculated from the bottom part of Rs1.

#### **RV64 Description:**

For the UMUL16 instruction, multiply the top 16-bit U16 content of the lower 32-bit word in Rs1 with the top 16-bit U16 content of the lower 32-bit word in Rs2. At the same time, multiply the bottom 16-bit U16 content of the lower 32-bit word in Rs1 with the bottom 16-bit U16 content of the lower 32-bit word in Rs2. For the UMULX16 instruction, multiply the top 16-bit U16 content of the lower 32-bit word in Rs1 with the bottom 16-bit U16 content of the lower 32-bit word in Rs2. At the same time, multiply the bottom 16-bit U16 content of the lower 32-bit word in Rs1 with the top 16-bit U16 content of the lower 32-bit word in Rs2. The two 32-bit U32 results are then written into Rd. The result calculated from the top 16-bit of the lower 32-bit word in Rs1 is written to Rd.W[1]. And the result calculated from the bottom 16-bit of the lower 32-bit word in Rs1 is written to Rd.W[0]

#### **Operations:**

```
* RV32:
if (is `UMUL16`) {
 op1t = Rs1.H[1]; op2t = Rs2.H[1]; // top
 op1b = Rs1.H[0]; op2b = Rs2.H[0]; // bottom
} else if (is `UMULX16`) {
 op1t = Rs1.H[1]; op2t = Rs2.H[0]; // Rs1 top
 op1b = Rs1.H[0]; op2b = Rs2.H[1]; // Rs1 bottom
for ((aop,bop,res) in [(op1t,op2t,rest), (op1b,op2b,resb)]) {
 res = aop u^* bop;
t_L = CONCAT(Rd(4,1),1'b0); t_H = CONCAT(Rd(4,1),1'b1);
R[t_H] = rest;
R[t_L] = resb;
* RV64:
if (is `UMUL16`) {
 op1t = Rs1.H[1]; op2t = Rs2.H[1]; // top
 op1b = Rs1.H[0]; op2b = Rs2.H[0]; // bottom
} else if (is `UMULX16`) {
 op1t = Rs1.H[1]; op2t = Rs2.H[0]; // Rs1 top
 op1b = Rs1.H[0]; op2b = Rs2.H[1]; // Rs1 bottom
for ((aop,bop,res) in [(op1t,op2t,rest), (op1b,op2b,resb)]) {
 res = aop u^* bop;
}
Rd.W[1] = rest;
Rd.W[0] = resb;
```

#### **Parameters**

- a [in] unsigned int type of value stored in a
- **b** [in] unsigned int type of value stored in b

**Returns** value stored in unsigned long long type

#### **SIMD 8-bit Multiply Instructions**

```
__STATIC_FORCEINLINE unsigned long __RV_KHM8 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_KHMX8 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long long __RV_SMUL8 (unsigned int a, unsigned int b)

__STATIC_FORCEINLINE unsigned long long __RV_SMULX8 (unsigned int a, unsigned int b)

__STATIC_FORCEINLINE unsigned long long __RV_UMUL8 (unsigned int a, unsigned int b)

__STATIC_FORCEINLINE unsigned long long __RV_UMULX8 (unsigned int a, unsigned int b)

group NMSIS_Core_DSP_Intrinsic_SIMD_8B_MULTIPLY

SIMD 8-bit Multiply Instructions.

there are 6 SIMD 8-bit Multiply instructions.
```

#### **Functions**

```
__STATIC_FORCEINLINE unsigned long __RV_KHM8 (unsigned long a, unsigned long b)

KHM8 (SIMD Signed Saturating Q7 Multiply)

Type: SIMD
```

```
Syntax:
```

```
KHM8 Rd, Rs1, Rs2
KHMX8 Rd, Rs1, Rs2
```

#### **Purpose**:

Do Q7xQ7 element multiplications simultaneously. The Q14 results are then reduced to Q7 numbers again.

#### **Description**:

For the KHM8 instruction, multiply the top 8-bit Q7 content of 16-bit chunks in Rs1 with the top 8-bit Q7 content of 16-bit chunks in Rs2. At the same time, multiply the bottom 8-bit Q7 content of 16-bit chunks in Rs1 with the bottom 8-bit Q7 content of 16-bit chunks in Rs2. For the KHMX16 instruction, multiply the top 8-bit Q7 content of 16-bit chunks in Rs1 with the bottom 8-bit Q7 content of 16-bit chunks in Rs2. At the same time, multiply the bottom 8-bit Q7 content of 16-bit chunks in Rs1 with the top 8-bit Q7 content of 16-bit chunks in Rs2. The Q14 results are then right-shifted 7-bits and saturated into Q7 values. The Q7 results are then written into Rd. When both the two Q7 inputs of a multiplication are 0x80, saturation will happen. The result will be saturated to 0x7F and the overflow flag OV will be set.

## **Operations:**

```
if (is `KHM8`) {
  op1t = Rs1.B[x+1]; op2t = Rs2.B[x+1]; // top
  op1b = Rs1.B[x]; op2b = Rs2.B[x]; // bottom
```

(continues on next page)

(continued from previous page)

```
} else if (is `KHMX8`) {
    op1t = Rs1.H[x+1]; op2t = Rs2.H[x]; // Rs1 top
    op1b = Rs1.H[x]; op2b = Rs2.H[x+1]; // Rs1 bottom
}
for ((aop,bop,res) in [(op1t,op2t,rest), (op1b,op2b,resb)]) {
    if (0x80 != aop | 0x80 != bop) {
        res = (aop s* bop) >> 7;
    } else {
        res= 0x7F;
        OV = 1;
    }
Rd.H[x/2] = concat(rest, resb);
for RV32, x=0,2
for RV64, x=0,2,4,6
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

## \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KHMX8 (unsigned long a, unsigned long b)

KHMX8 (SIMD Signed Saturating Crossed Q7 Multiply)

Type: SIMD

## Syntax:

```
KHM8 Rd, Rs1, Rs2
KHMX8 Rd, Rs1, Rs2
```

#### **Purpose:**

Do Q7xQ7 element multiplications simultaneously. The Q14 results are then reduced to Q7 numbers again.

## **Description**:

For the KHM8 instruction, multiply the top 8-bit Q7 content of 16-bit chunks in Rs1 with the top 8-bit Q7 content of 16-bit chunks in Rs2. At the same time, multiply the bottom 8-bit Q7 content of 16-bit chunks in Rs1 with the bottom 8-bit Q7 content of 16-bit chunks in Rs2. For the KHMX16 instruction, multiply the top 8-bit Q7 content of 16-bit chunks in Rs1 with the bottom 8-bit Q7 content of 16-bit chunks in Rs2. At the same time, multiply the bottom 8-bit Q7 content of 16-bit chunks in Rs1 with the top 8-bit Q7 content of 16-bit chunks in Rs2. The Q14 results are then right-shifted 7-bits and saturated into Q7 values. The Q7 results are then written into Rd. When both the two Q7 inputs of a multiplication are 0x80, saturation will happen. The result will be saturated to 0x7F and the overflow flag OV will be set.

#### **Operations:**

```
if (is `KHM8`) {
  op1t = Rs1.B[x+1]; op2t = Rs2.B[x+1]; // top
  op1b = Rs1.B[x]; op2b = Rs2.B[x]; // bottom
} else if (is `KHMX8`) {
  op1t = Rs1.H[x+1]; op2t = Rs2.H[x]; // Rs1 top
```

(continues on next page)

(continued from previous page)

```
op1b = Rs1.H[x]; op2b = Rs2.H[x+1]; // Rs1 bottom
}
for ((aop,bop,res) in [(op1t,op2t,rest), (op1b,op2b,resb)]) {
   if (0x80 != aop | 0x80 != bop) {
     res = (aop s* bop) >> 7;
   } else {
     res= 0x7F;
     OV = 1;
   }
}
Rd.H[x/2] = concat(rest, resb);
for RV32, x=0,2
for RV64, x=0,2,4,6
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

Returns value stored in unsigned long type

```
__STATIC_FORCEINLINE unsigned long long __RV_SMUL8 (unsigned int a, unsigned int b)
```

SMUL8 (SIMD Signed 8-bit Multiply)

Type: SIMD

#### Syntax:

```
SMUL8 Rd, Rs1, Rs2
SMULX8 Rd, Rs1, Rs2
```

## Purpose:

Do signed 8-bit multiplications and generate four 16-bit results simultaneously.

#### **RV32 Description:**

For the SMUL8 instruction, multiply the 8-bit data elements of Rs1 with the corresponding 8-bit data elements of Rs2. For the SMULX8 instruction, multiply the first and second 8-bit data elements of Rs1 with the second and first 8-bit data elements of Rs2. At the same time, multiply the third and fourth 8-bit data elements of Rs1 with the fourth and third 8-bit data elements of Rs2. The four 16-bit results are then written into an even/odd pair of registers specified by Rd(4,1). Rd(4,1), i.e., d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the two 16-bit results calculated from the top part of Rs1 and the even 2d register of the pair contains the two 16-bit results calculated from the bottom part of Rs1.

#### **RV64 Description**:

For the SMUL8 instruction, multiply the 8-bit data elements of Rs1 with the corresponding 8-bit data elements of Rs2. For the SMULX8 instruction, multiply the first and second 8-bit data elements of Rs1 with the second and first 8-bit data elements of Rs2. At the same time, multiply the third and fourth 8-bit data elements of Rs1 with the fourth and third 8-bit data elements of Rs2. The four 16-bit results are then written into Rd. The Rd.W[1] contains the two 16-bit results calculated from the top part of Rs1 and the Rd.W[0] contains the two 16-bit results calculated from the bottom part of Rs1.

## **Operations:**

```
* RV32:
if (is `SMUL8`) {
  op1t[x/2] = Rs1.B[x+1]; op2t[x/2] = Rs2.B[x+1]; // top
  op1b[x/2] = Rs1.B[x]; op2b[x/2] = Rs2.B[x]; // bottom
} else if (is `SMULX8`) {
  op1t[x/2] = Rs1.B[x+1]; op2t[x/2] = Rs2.B[x]; // Rs1 top
  op1b[x/2] = Rs1.B[x]; op2b[x/2] = Rs2.B[x+1]; // Rs1 bottom
rest[x/2] = op1t[x/2] s* op2t[x/2];
resb[x/2] = op1b[x/2] s* op2b[x/2];
t_L = CONCAT(Rd(4,1),1'b0); t_H = CONCAT(Rd(4,1),1'b1);
R[t_H].H[1] = rest[1]; R[t_H].H[0] = resb[1];
R[t_L].H[1] = rest[0]; R[t_L].H[0] = resb[0];
x = 0 and 2
* RV64:
if (is `SMUL8`) {
  op1t[x/2] = Rs1.B[x+1]; op2t[x/2] = Rs2.B[x+1]; // top
  op1b[x/2] = Rs1.B[x]; op2b[x/2] = Rs2.B[x]; // bottom
} else if (is `SMULX8`) {
  op1t[x/2] = Rs1.B[x+1]; op2t[x/2] = Rs2.B[x]; // Rs1 top
  op1b[x/2] = Rs1.B[x]; op2b[x/2] = Rs2.B[x+1]; // Rs1 bottom
}
rest[x/2] = op1t[x/2] s* op2t[x/2];
resb[x/2] = op1b[x/2] s* op2b[x/2];
t_L = CONCAT(Rd(4,1),1'b0); t_H = CONCAT(Rd(4,1),1'b1);
Rd.W[1].H[1] = rest[1]; Rd.W[1].H[0] = resb[1];
Rd.W[0].H[1] = rest[0]; Rd.W[0].H[0] = resb[0];
x = 0 and 2
```

#### **Parameters**

- a [in] unsigned int type of value stored in a
- **b** [in] unsigned int type of value stored in b

**Returns** value stored in unsigned long long type

## \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_SMULX8 (unsigned int a, unsigned int b)

SMULX8 (SIMD Signed Crossed 8-bit Multiply)

Type: SIMD

#### Syntax:

```
SMUL8 Rd, Rs1, Rs2
SMULX8 Rd, Rs1, Rs2
```

#### Purpose:

Do signed 8-bit multiplications and generate four 16-bit results simultaneously.

#### **RV32 Description:**

For the SMUL8 instruction, multiply the 8-bit data elements of Rs1 with the corresponding 8-bit data elements of Rs2. For the SMULX8 instruction, multiply the first and second 8-bit data elements of Rs1 with the second and first 8-bit data elements of Rs2. At the same time, multiply the third and fourth 8-bit data elements of Rs1 with the fourth and third 8-bit data elements of Rs2. The four 16-bit results are then written

into an even/odd pair of registers specified by Rd(4,1). Rd(4,1), i.e., d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the two 16-bit results calculated from the top part of Rs1 and the even 2d register of the pair contains the two 16-bit results calculated from the bottom part of Rs1.

## **RV64 Description**:

For the SMUL8 instruction, multiply the 8-bit data elements of Rs1 with the corresponding 8-bit data elements of Rs2. For the SMULX8 instruction, multiply the first and second 8-bit data elements of Rs1 with the second and first 8-bit data elements of Rs2. At the same time, multiply the third and fourth 8-bit data elements of Rs1 with the fourth and third 8-bit data elements of Rs2. The four 16-bit results are then written into Rd. The Rd.W[1] contains the two 16-bit results calculated from the top part of Rs1 and the Rd.W[0] contains the two 16-bit results calculated from the bottom part of Rs1.

#### **Operations:**

```
* RV32:
if (is `SMUL8`) {
 op1t[x/2] = Rs1.B[x+1]; op2t[x/2] = Rs2.B[x+1]; // top
 op1b[x/2] = Rs1.B[x]; op2b[x/2] = Rs2.B[x]; // bottom
} else if (is `SMULX8`) {
 op1t[x/2] = Rs1.B[x+1]; op2t[x/2] = Rs2.B[x]; // Rs1 top
 op1b[x/2] = Rs1.B[x]; op2b[x/2] = Rs2.B[x+1]; // Rs1 bottom
rest[x/2] = op1t[x/2] s* op2t[x/2];
resb[x/2] = op1b[x/2] s* op2b[x/2];
t_L = CONCAT(Rd(4,1),1'b0); t_H = CONCAT(Rd(4,1),1'b1);
R[t_H].H[1] = rest[1]; R[t_H].H[0] = resb[1];
R[t_L].H[1] = rest[0]; R[t_L].H[0] = resb[0];
x = 0 and 2
* RV64:
if (is `SMUL8`) {
 op1t[x/2] = Rs1.B[x+1]; op2t[x/2] = Rs2.B[x+1]; // top
 op1b[x/2] = Rs1.B[x]; op2b[x/2] = Rs2.B[x]; // bottom
} else if (is `SMULX8`) {
 op1t[x/2] = Rs1.B[x+1]; op2t[x/2] = Rs2.B[x]; // Rs1 top
 op1b[x/2] = Rs1.B[x]; op2b[x/2] = Rs2.B[x+1]; // Rs1 bottom
rest[x/2] = op1t[x/2] s* op2t[x/2];
resb[x/2] = op1b[x/2] s* op2b[x/2];
t_L = CONCAT(Rd(4,1),1'b0); t_H = CONCAT(Rd(4,1),1'b1);
Rd.W[1].H[1] = rest[1]; Rd.W[1].H[0] = resb[1];
Rd.W[0].H[1] = rest[0]; Rd.W[0].H[0] = resb[0];
x = 0 and 2
```

#### **Parameters**

- a [in] unsigned int type of value stored in a
- **b** − [in] unsigned int type of value stored in b

**Returns** value stored in unsigned long long type

```
__STATIC_FORCEINLINE unsigned long long __RV_UMUL8 (unsigned int a, unsigned int b)

UMUL8 (SIMD Unsigned 8-bit Multiply)

Type: SIMD
```

#### Syntax:

```
UMUL8 Rd, Rs1, Rs2
UMULX8 Rd, Rs1, Rs2
```

#### **Purpose**:

Do unsigned 8-bit multiplications and generate four 16-bit results simultaneously.

## **RV32 Description:**

For the UMUL8 instruction, multiply the unsigned 8-bit data elements of Rs1 with the corresponding unsigned 8-bit data elements of Rs2. For the UMULX8 instruction, multiply the first and second unsigned 8-bit data elements of Rs1 with the second and first unsigned 8-bit data elements of Rs2. At the same time, multiply the third and fourth unsigned 8-bit data elements of Rs1 with the fourth and third unsigned 8-bit data elements of Rs2. The four 16-bit results are then written into an even/odd pair of registers specified by Rd(4,1), i.e., d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the two 16-bit results calculated from the top part of Rs1 and the even 2d register of the pair contains the two 16-bit results calculated from the bottom part of Rs1.

## **RV64 Description:**

For the UMUL8 instruction, multiply the unsigned 8-bit data elements of Rs1 with the corresponding unsigned 8-bit data elements of Rs2. For the UMULX8 instruction, multiply the first and second unsigned 8-bit data elements of Rs1 with the second and first unsigned 8-bit data elements of Rs2. At the same time, multiply the third and fourth unsigned 8-bit data elements of Rs1 with the fourth and third unsigned 8-bit data elements of Rs2. The four 16-bit results are then written into Rd. The Rd.W[1] contains the two 16-bit results calculated from the top part of Rs1 and the Rd.W[0] contains the two 16-bit results calculated from the bottom part of Rs1.

## **Operations:**

```
* RV32:
if (is `UMUL8`) {
  op1t[x/2] = Rs1.B[x+1]; op2t[x/2] = Rs2.B[x+1]; // top
  op1b[x/2] = Rs1.B[x]; op2b[x/2] = Rs2.B[x]; // bottom
} else if (is `UMULX8`) {
  op1t[x/2] = Rs1.B[x+1]; op2t[x/2] = Rs2.B[x]; // Rs1 top
  op1b[x/2] = Rs1.B[x]; op2b[x/2] = Rs2.B[x+1]; // Rs1 bottom
rest[x/2] = op1t[x/2] u* op2t[x/2];
resb[x/2] = op1b[x/2] u* op2b[x/2];
t_L = CONCAT(Rd(4,1),1'b0); t_H = CONCAT(Rd(4,1),1'b1);
R[t_H].H[1] = rest[1]; R[t_H].H[0] = resb[1];
R[t_L].H[1] = rest[0]; R[t_L].H[0] = resb[0];
x = 0 and 2
* RV64:
if (is `UMUL8`) {
    op1t[x/2] = Rs1.B[x+1]; op2t[x/2] = Rs2.B[x+1]; // top
    op1b[x/2] = Rs1.B[x]; op2b[x/2] = Rs2.B[x]; // bottom
} else if (is `UMULX8`) {
    op1t[x/2] = Rs1.B[x+1]; op2t[x/2] = Rs2.B[x]; // Rs1 top
    op1b[x/2] = Rs1.B[x]; op2b[x/2] = Rs2.B[x+1]; // Rs1 bottom
rest[x/2]
          = op1t[x/2]
                        u*
                             op2t[x/2];
                        u*
resb[x/2]
             op1b[x/2]
                             op2b[x/2];
```

(continues on next page)

(continued from previous page)

```
t_L = CONCAT(Rd(4,1),1'b0); t_H = CONCAT(Rd(4,1),1'b1);
Rd.W[1].H[1] = rest[1]; Rd.W[1].H[0] = resb[1];
Rd.W[0].H[1] = rest[0]; Rd.W[0].H[0] = resb[0]; x = 0 and 2
```

#### **Parameters**

- a [in] unsigned int type of value stored in a
- **b** [in] unsigned int type of value stored in b

**Returns** value stored in unsigned long long type

## \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_UMULX8 (unsigned int a, unsigned int b)

UMULX8 (SIMD Unsigned Crossed 8-bit Multiply)

Type: SIMD

#### Syntax:

```
UMUL8 Rd, Rs1, Rs2
UMULX8 Rd, Rs1, Rs2
```

#### Purpose:

Do unsigned 8-bit multiplications and generate four 16-bit results simultaneously.

#### **RV32 Description:**

For the UMUL8 instruction, multiply the unsigned 8-bit data elements of Rs1 with the corresponding unsigned 8-bit data elements of Rs2. For the UMULX8 instruction, multiply the first and second unsigned 8-bit data elements of Rs1 with the second and first unsigned 8-bit data elements of Rs2. At the same time, multiply the third and fourth unsigned 8-bit data elements of Rs1 with the fourth and third unsigned 8-bit data elements of Rs2. The four 16-bit results are then written into an even/odd pair of registers specified by Rd(4,1), Rd(4,1), i.e., d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the two 16-bit results calculated from the top part of Rs1 and the even 2d register of the pair contains the two 16-bit results calculated from the bottom part of Rs1.

#### **RV64 Description**:

For the UMUL8 instruction, multiply the unsigned 8-bit data elements of Rs1 with the corresponding unsigned 8-bit data elements of Rs2. For the UMULX8 instruction, multiply the first and second unsigned 8-bit data elements of Rs1 with the second and first unsigned 8-bit data elements of Rs2. At the same time, multiply the third and fourth unsigned 8-bit data elements of Rs1 with the fourth and third unsigned 8-bit data elements of Rs2. The four 16-bit results are then written into Rd. The Rd.W[1] contains the two 16-bit results calculated from the top part of Rs1 and the Rd.W[0] contains the two 16-bit results calculated from the bottom part of Rs1.

## **Operations:**

```
* RV32:
if (is `UMUL8`) {
  op1t[x/2] = Rs1.B[x+1]; op2t[x/2] = Rs2.B[x+1]; // top
  op1b[x/2] = Rs1.B[x]; op2b[x/2] = Rs2.B[x]; // bottom
} else if (is `UMULX8`) {
  op1t[x/2] = Rs1.B[x+1]; op2t[x/2] = Rs2.B[x]; // Rs1 top
  op1b[x/2] = Rs1.B[x]; op2b[x/2] = Rs2.B[x+1]; // Rs1 bottom
```

(continues on next page)

(continued from previous page)

```
}
rest[x/2] = op1t[x/2] u* op2t[x/2];
resb[x/2] = op1b[x/2] u* op2b[x/2];
t_L = CONCAT(Rd(4,1),1'b0); t_H = CONCAT(Rd(4,1),1'b1);
R[t_H].H[1] = rest[1]; R[t_H].H[0] = resb[1];
R[t_L].H[1] = rest[0]; R[t_L].H[0] = resb[0];
x = 0 and 2
* RV64:
if (is `UMUL8`) {
   op1t[x/2] = Rs1.B[x+1]; op2t[x/2] = Rs2.B[x+1]; // top
   op1b[x/2] = Rs1.B[x]; op2b[x/2] = Rs2.B[x]; // bottom
} else if (is `UMULX8`) {
   op1t[x/2] = Rs1.B[x+1]; op2t[x/2] = Rs2.B[x]; // Rs1 top
   op1b[x/2] = Rs1.B[x]; op2b[x/2] = Rs2.B[x+1]; // Rs1 bottom
rest[x/2] = op1t[x/2] u^* op2t[x/2];
resb[x/2] = op1b[x/2] u* op2b[x/2];
t_L = CONCAT(Rd(4,1),1'b0); t_H = CONCAT(Rd(4,1),1'b1);
Rd.W[1].H[1] = rest[1]; Rd.W[1].H[0] = resb[1];
Rd.W[0].H[1] = rest[0]; Rd.W[0].H[0] = resb[0]; x = 0 and 2
```

#### **Parameters**

- a [in] unsigned int type of value stored in a
- **b** [in] unsigned int type of value stored in b

**Returns** value stored in unsigned long long type

## SIMD 16-bit Miscellaneous Instructions

```
__STATIC_FORCEINLINE unsigned long __RV_CLO16 (unsigned long a)

__STATIC_FORCEINLINE unsigned long __RV_CL216 (unsigned long a)

__STATIC_FORCEINLINE unsigned long __RV_CL216 (unsigned long a)

__STATIC_FORCEINLINE unsigned long __RV_KABS16 (unsigned long a)

__STATIC_FORCEINLINE unsigned long __RV_SMAX16 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_SMIN16 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_UMAX16 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_UMAX16 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_UMIN16 (unsigned long a, unsigned long b)

__RV_SCLIP16(a, b)
```

```
__RV_UCLIP16(a, b)
```

#### group NMSIS\_Core\_DSP\_Intrinsic\_SIMD\_16B\_MISC

SIMD 16-bit Miscellaneous Instructions.

there are 10 SIMD 16-bit Misc instructions.

#### **Defines**

```
__RV_SCLIP16(a, b)

SCLIP16 (SIMD 16-bit Signed Clip Value)

Type: SIMD
```

Syntax:

```
SCLIP16 Rd, Rs1, imm4u[3:0]
```

## Purpose:

Limit the 16-bit signed integer elements of a register into a signed range simultaneously.

## **Description**:

This instruction limits the 16-bit signed integer elements stored in Rs1 into a signed integer range between 2imm4u-1 and -2imm4u, and writes the limited results to Rd. For example, if imm4u is 3, the 16-bit input values should be saturated between 7 and -8. If saturation is performed, set OV bit to 1.

#### **Operations:**

```
src = Rs1.H[x];
if (src > (2^imm4u)-1) {
    src = (2^imm4u)-1;
    OV = 1;
} else if (src < -2^imm4u) {
    src = -2^imm4u;
    OV = 1;
}
Rd.H[x] = src
for RV32: x=1...0,
for RV64: x=3...0</pre>
```

#### **Parameters**

- $\mathbf{a} [\mathbf{in}]$  unsigned long type of value stored in a
- **b [in]** unsigned int type of value stored in b

Returns value stored in unsigned long type

```
__RV_UCLIP16(a, b)

UCLIP16 (SIMD 16-bit Unsigned Clip Value)

Type: SIMD

Syntax:
```

```
UCLIP16 Rt, Ra, imm4u
```

#### Purpose:

Limit the 16-bit signed elements of a register into an unsigned range simultaneously.

#### **Description:**

This instruction limits the 16-bit signed elements stored in Rs1 into an unsigned integer range between 2imm4u-1 and 0, and writes the limited results to Rd. For example, if imm4u is 3, the 16-bit input values should be saturated between 7 and 0. If saturation is performed, set OV bit to 1.

#### **Operations:**

```
src = Rs1.H[x];
if (src > (2^imm4u)-1) {
    src = (2^imm4u)-1;
    OV = 1;
} else if (src < 0) {
    src = 0;
    OV = 1;
}
Rd.H[x] = src;
for RV32: x=1...0,
for RV64: x=3...0</pre>
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned int type of value stored in b

**Returns** value stored in unsigned long type

#### **Functions**

## \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_CLRS16 (unsigned long a)

CLRS16 (SIMD 16-bit Count Leading Redundant Sign)

Type: SIMD

## Syntax:

```
CLRS16 Rd, Rs1
```

#### Purpose:

Count the number of redundant sign bits of the 16-bit elements of a general register.

#### **Description**:

Starting from the bits next to the sign bits of the 16-bit elements of Rs1, this instruction counts the number of redundant sign bits and writes the result to the corresponding 16- bit elements of Rd.

## **Operations:**

```
snum[x] = Rs1.H[x];
cnt[x] = 0;
for (i = 14 to 0) {
   if (snum[x](i) == snum[x](15)) {
      cnt[x] = cnt[x] + 1;
   } else {
      break;
   }
}
Rd.H[x] = cnt[x];
for RV32: x=1...0
for RV64: x=3...0
```

Parameters a – [in] unsigned long type of value stored in a

**Returns** value stored in unsigned long type

## \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_CL016 (unsigned long a)

CLO16 (SIMD 16-bit Count Leading One)

Type: SIMD

Syntax:

```
CL016 Rd, Rs1
```

#### **Purpose**:

Count the number of leading one bits of the 16-bit elements of a general register.

#### **Description**:

Starting from the most significant bits of the 16-bit elements of Rs1, this instruction counts the number of leading one bits and writes the results to the corresponding 16-bit elements of Rd.

## **Operations:**

```
snum[x] = Rs1.H[x];
cnt[x] = 0;
for (i = 15 to 0) {
   if (snum[x](i) == 1) {
      cnt[x] = cnt[x] + 1;
   } else {
      break;
   }
}
Rd.H[x] = cnt[x];
for RV32: x=1...0
for RV64: x=3...0
```

Parameters a – [in] unsigned long type of value stored in a

**Returns** value stored in unsigned long type

\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_CLZ16 (unsigned long a)

CLZ16 (SIMD 16-bit Count Leading Zero)

Type: SIMD

#### Syntax:

```
CLZ16 Rd, Rs1
```

## Purpose:

Count the number of leading zero bits of the 16-bit elements of a general register.

## **Description**:

Starting from the most significant bits of the 16-bit elements of Rs1, this instruction counts the number of leading zero bits and writes the results to the corresponding 16-bit elements of Rd.

## **Operations**:

```
snum[x] = Rs1.H[x];
cnt[x] = 0;
for (i = 15 to 0) {
   if (snum[x](i) == 0) {
      cnt[x] = cnt[x] + 1;
   } else {
      break;
   }
}
Rd.H[x] = cnt[x];
for RV32: x=1...0
for RV64: x=3...0
```

Parameters a – [in] unsigned long type of value stored in a

Returns value stored in unsigned long type

## \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KABS16 (unsigned long a)

KABS16 (SIMD 16-bit Saturating Absolute)

Type: SIMD Syntax:

```
KABS16 Rd, Rs1
```

## Purpose:

Get the absolute value of 16-bit signed integer elements simultaneously.

#### **Description**:

This instruction calculates the absolute value of 16-bit signed integer elements stored in Rs1 and writes the element results to Rd. If the input number is 0x8000, this instruction generates 0x7fff as the output and sets the OV bit to 1.

## **Operations:**

```
src = Rs1.H[x];
if (src == 0x8000) {
    src = 0x7ffff;
    OV = 1;
} else if (src[15] == 1)
    src = -src;
}
Rd.H[x] = src;
for RV32: x=1...0,
for RV64: x=3...0
```

Parameters a – [in] unsigned long type of value stored in a

Returns value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SMAX16 (unsigned long a, unsigned long b)

SMAX16 (SIMD 16-bit Signed Maximum)

Type: SIMD

## Syntax:

```
SMAX16 Rd, Rs1, Rs2
```

# Purpose:

Do 16-bit signed integer elements finding maximum operations simultaneously.

# **Description**:

This instruction compares the 16-bit signed integer elements in Rs1 with the 16-bit signed integer elements in Rs2 and selects the numbers that is greater than the other one. The selected results are written to Rd.

## **Operations:**

```
Rd.H[x] = (Rs1.H[x] > Rs2.H[x])? Rs1.H[x] : Rs2.H[x];
for RV32: x=1...0,
for RV64: x=3...0
```

## **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SMIN16 (unsigned long a, unsigned long b)

SMIN16 (SIMD 16-bit Signed Minimum)

Type: SIMD

# Syntax:

```
SMIN16 Rd, Rs1, Rs2
```

#### Purpose:

Do 16-bit signed integer elements finding minimum operations simultaneously.

# **Description**:

This instruction compares the 16-bit signed integer elements in Rs1 with the 16-bit signed integer elements in Rs2 and selects the numbers that is less than the other one. The selected results are written to Rd.

## **Operations:**

```
Rd.H[x] = (Rs1.H[x] < Rs2.H[x])? Rs1.H[x] : Rs2.H[x];
for RV32: x=1...0,
for RV64: x=3...0
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UMAX16 (unsigned long a, unsigned long b)

UMAX16 (SIMD 16-bit Unsigned Maximum)

Type: SIMD

# Syntax:

```
UMAX16 Rd, Rs1, Rs2
```

# Purpose:

Do 16-bit unsigned integer elements finding maximum operations simultaneously.

# **Description**:

This instruction compares the 16-bit unsigned integer elements in Rs1 with the 16-bit unsigned integer elements in Rs2 and selects the numbers that is greater than the other one. The selected results are written to Rd.

# **Operations:**

```
Rd.H[x] = (Rs1.H[x] >u Rs2.H[x])? Rs1.H[x] : Rs2.H[x];
for RV32: x=1...0,
for RV64: x=3...0
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

Returns value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UMIN16 (unsigned long a, unsigned long b)

UMIN16 (SIMD 16-bit Unsigned Minimum)

Type: SIMD

Syntax:

```
UMIN16 Rd, Rs1, Rs2
```

# Purpose:

Do 16-bit unsigned integer elements finding minimum operations simultaneously.

# **Description:**

This instruction compares the 16-bit unsigned integer elements in Rs1 with the 16-bit unsigned integer elements in Rs2 and selects the numbers that is less than the other one. The selected results are written to Rd.

# **Operations:**

```
Rd.H[x] = (Rs1.H[x] <u Rs2.H[x])? Rs1.H[x] : Rs2.H[x];
for RV32: x=1...0,
for RV64: x=3...0
```

## **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

## SIMD 8-bit Miscellaneous Instructions

```
__STATIC_FORCEINLINE unsigned long __RV_CLRS8 (unsigned long a)

__STATIC_FORCEINLINE unsigned long __RV_CLO8 (unsigned long a)

__STATIC_FORCEINLINE unsigned long __RV_CLZ8 (unsigned long a)

__STATIC_FORCEINLINE unsigned long __RV_KABS8 (unsigned long a)

__STATIC_FORCEINLINE unsigned long __RV_SMAX8 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_SMIN8 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_UMAX8 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_UMIN8 (unsigned long a, unsigned long b)

__RV_SCLIP8(a, b)

__RV_UCLIP8(a, b)

group NMSIS_Core_DSP_Intrinsic_SIMD_8B_MISC

__SIMD_8-bit Miscellaneous Instructions.

there are 10 SIMD_8-bit Miscellaneous instructions.
```

# **Defines**

```
__RV_SCLIP8(a, b)
SCLIP8 (SIMD 8-bit Signed Clip Value)
Type: SIMD
Syntax:
SCLIP8 Rd, Rs1, imm3u[2:0]
```

# Purpose:

Limit the 8-bit signed integer elements of a register into a signed range simultaneously.

# **Description**:

This instruction limits the 8-bit signed integer elements stored in Rs1 into a signed integer range between 2\(^1\)imm3u-1 and -2\(^1\)imm3u, and writes the limited results to Rd. For example, if imm3u is 3, the 8-bit input values should be saturated between 7 and -8. If saturation is performed, set OV bit to 1.

## **Operations:**

```
src = Rs1.B[x];
if (src > (2^imm3u)-1) {
    src = (2^imm3u)-1;
    OV = 1;
} else if (src < -2^imm3u) {
    src = -2^imm3u;
    OV = 1;
}
Rd.B[x] = src
for RV32: x=3...0,
for RV64: x=7...0</pre>
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned int type of value stored in b

**Returns** value stored in unsigned long type

```
__RV_UCLIP8(a, b)
```

UCLIP8 (SIMD 8-bit Unsigned Clip Value)

Type: SIMD

# Syntax:

```
UCLIP8 Rt, Ra, imm3u
```

# Purpose:

Limit the 8-bit signed elements of a register into an unsigned range simultaneously.

# **Description:**

This instruction limits the 8-bit signed elements stored in Rs1 into an unsigned integer range between 2^imm3u-1 and 0, and writes the limited results to Rd. For example, if imm3u is 3, the 8- bit input values should be saturated between 7 and 0. If saturation is performed, set OV bit to 1.

# **Operations:**

```
src = Rs1.H[x];
if (src > (2^imm3u)-1) {
    src = (2^imm3u)-1;
    OV = 1;
} else if (src < 0) {
    src = 0;
    OV = 1;
}
Rd.H[x] = src;
for RV32: x=3...0,
for RV64: x=7...0</pre>
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned int type of value stored in b

Returns value stored in unsigned long type

# **Functions**

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_CLRS8 (unsigned long a)

CLRS8 (SIMD 8-bit Count Leading Redundant Sign)

Type: SIMD

Syntax:

```
CLRS8 Rd, Rs1
```

# **Purpose**:

Count the number of redundant sign bits of the 8-bit elements of a general register.

## **Description**:

Starting from the bits next to the sign bits of the 8-bit elements of Rs1, this instruction counts the number of redundant sign bits and writes the result to the corresponding 8-bit elements of Rd.

# **Operations:**

```
snum[x] = Rs1.B[x];
cnt[x] = 0;
for (i = 6 to 0) {
   if (snum[x](i) == snum[x](7)) {
      cnt[x] = cnt[x] + 1;
   } else {
      break;
   }
}
Rd.B[x] = cnt[x];
for RV32: x=3...0
for RV64: x=7...0
```

Parameters a – [in] unsigned long type of value stored in a

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_CLO8 (unsigned long a)

CLO8 (SIMD 8-bit Count Leading One)

Type: SIMD

# Syntax:

```
CL08 Rd, Rs1
```

# Purpose:

Count the number of leading one bits of the 8-bit elements of a general register.

# **Description:**

Starting from the most significant bits of the 8-bit elements of Rs1, this instruction counts the number of leading one bits and writes the results to the corresponding 8-bit elements of Rd.

# **Operations:**

```
snum[x] = Rs1.B[x];
cnt[x] = 0;
for (i = 7 to 0) {
   if (snum[x](i) == 1) {
      cnt[x] = cnt[x] + 1;
   } else {
      break;
   }
}
Rd.B[x] = cnt[x];
for RV32: x=3...0
for RV64: x=7...0
```

**Parameters a** – [in] unsigned long type of value stored in a

Returns value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_CLZ8 (unsigned long a)

CLZ8 (SIMD 8-bit Count Leading Zero)

Type: SIMD

# Syntax:

```
CLZ8 Rd, Rs1
```

# Purpose:

Count the number of leading zero bits of the 8-bit elements of a general register.

# **Description**:

Starting from the most significant bits of the 8-bit elements of Rs1, this instruction counts the number of leading zero bits and writes the results to the corresponding 8-bit elements of Rd.

# **Operations:**

```
snum[x] = Rs1.B[x];
cnt[x] = 0;
for (i = 7 to 0) {
   if (snum[x](i) == 0) {
      cnt[x] = cnt[x] + 1;
   } else {
      break;
   }
}
Rd.B[x] = cnt[x];
for RV32: x=3...0
for RV64: x=7...0
```

Parameters a – [in] unsigned long type of value stored in a

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KABS8 (unsigned long a)

KABS8 (SIMD 8-bit Saturating Absolute)

Type: SIMD

Syntax:

```
KABS8 Rd, Rs1
```

## **Purpose:**

Get the absolute value of 8-bit signed integer elements simultaneously.

# **Description:**

This instruction calculates the absolute value of 8-bit signed integer elements stored in Rs1 and writes the element results to Rd. If the input number is 0x80, this instruction generates 0x7f as the output and sets the OV bit to 1.

# **Operations:**

```
src = Rs1.B[x];
if (src == 0x80) {
    src = 0x7f;
    OV = 1;
} else if (src[7] == 1)
    src = -src;
}
Rd.B[x] = src;
for RV32: x=3...0,
for RV64: x=7...0
```

Parameters a – [in] unsigned long type of value stored in a

**Returns** value stored in unsigned long type

```
__STATIC_FORCEINLINE unsigned long __RV_SMAX8 (unsigned long a, unsigned long b) SMAX8 (SIMD 8-bit Signed Maximum)
```

Type: SIMD

# Syntax:

```
SMAX8 Rd, Rs1, Rs2
```

## Purpose:

Do 8-bit signed integer elements finding maximum operations simultaneously.

# **Description**:

This instruction compares the 8-bit signed integer elements in Rs1 with the 8-bit signed integer elements in Rs2 and selects the numbers that is greater than the other one. The selected results are written to Rd.

## **Operations:**

```
Rd.B[x] = (Rs1.B[x] > Rs2.B[x])? Rs1.B[x] : Rs2.B[x];
for RV32: x=3...0,
for RV64: x=7...0
```

## **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SMIN8 (unsigned long a, unsigned long b)

SMIN8 (SIMD 8-bit Signed Minimum)

Type: SIMD

## Syntax:

```
SMIN8 Rd, Rs1, Rs2
```

# Purpose:

Do 8-bit signed integer elements finding minimum operations simultaneously.

# **Description**:

This instruction compares the 8-bit signed integer elements in Rs1 with the 8-bit signed integer elements in Rs2 and selects the numbers that is less than the other one. The selected results are written to Rd.

# **Operations:**

```
Rd.B[x] = (Rs1.B[x] < Rs2.B[x])? Rs1.B[x] : Rs2.B[x];
for RV32: x=3...0,
for RV64: x=7...0
```

## **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

Returns value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UMAX8 (unsigned long a, unsigned long b)

UMAX8 (SIMD 8-bit Unsigned Maximum)

Type: SIMD Syntax:

```
UMAX8 Rd, Rs1, Rs2
```

## Purpose:

Do 8-bit unsigned integer elements finding maximum operations simultaneously.

# **Description**:

This instruction compares the 8-bit unsigned integer elements in Rs1 with the four 8- bit unsigned integer elements in Rs2 and selects the numbers that is greater than the other one. The two selected results are written to Rd.

# **Operations:**

```
Rd.B[x] = (Rs1.B[x] >u Rs2.B[x])? Rs1.B[x] : Rs2.B[x];
for RV32: x=3...0,
for RV64: x=7...0
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

Returns value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UMIN8 (unsigned long a, unsigned long b)

UMIN8 (SIMD 8-bit Unsigned Minimum)

Type: SIMD

# Syntax:

```
UMIN8 Rd, Rs1, Rs2
```

# Purpose:

Do 8-bit unsigned integer elements finding minimum operations simultaneously.

# **Description:**

This instruction compares the 8-bit unsigned integer elements in Rs1 with the 8-bit unsigned integer elements in Rs2 and selects the numbers that is less than the other one. The selected results are written to Rd.

## **Operations:**

```
Rd.B[x] = (Rs1.B[x] <u Rs2.B[x])? Rs1.B[x] : Rs2.B[x];
for RV32: x=3...0,
for RV64: x=7...0
```

# **Parameters**

- a [in] unsigned long type of value stored in a
- **b [in]** unsigned long type of value stored in b

Returns value stored in unsigned long type

# SIMD 8-bit Unpacking Instructions

```
__STATIC_FORCEINLINE unsigned long __RV_SUNPKD810 (unsigned long a)
__STATIC_FORCEINLINE unsigned long __RV_SUNPKD820 (unsigned long a)
__STATIC_FORCEINLINE unsigned long __RV_SUNPKD830 (unsigned long a)
__STATIC_FORCEINLINE unsigned long __RV_SUNPKD831 (unsigned long a)
__STATIC_FORCEINLINE unsigned long __RV_SUNPKD832 (unsigned long a)
__STATIC_FORCEINLINE unsigned long __RV_ZUNPKD810 (unsigned long a)
__STATIC_FORCEINLINE unsigned long __RV_ZUNPKD820 (unsigned long a)
__STATIC_FORCEINLINE unsigned long __RV_ZUNPKD830 (unsigned long a)
__STATIC_FORCEINLINE unsigned long __RV_ZUNPKD831 (unsigned long a)
__STATIC_FORCEINLINE unsigned long __RV_ZUNPKD832 (unsigned long a)
group NMSIS_Core_DSP_Intrinsic_SIMD_8B_UNPACK
    SIMD 8-bit Unpacking Instructions.
    there are 8 SIMD 8-bit Unpacking instructions.
    Functions
     __STATIC_FORCEINLINE unsigned long __RV_SUNPKD810 (unsigned long a)
         SUNPKD810 (Signed Unpacking Bytes 1 & 0)
         Type: DSP
         Syntax:
         SUNPKD8xy Rd, Rs1
         xy = \{10, 20, 30, 31, 32\}
```

## Purpose:

Unpack byte *x and byte y* of 32-bit chunks in a register into two 16-bit signed halfwords of 32-bit chunks in a register.

# **Description**:

For the SUNPKD8(x) (\*y\*) instruction, it unpacks byte *x* and byte *y* of 32-bit chunks in Rs1 into two 16-bit signed halfwords and writes the results to the top part and the bottom part of 32-bit chunks in Rd.

# **Operations:**

```
Rd.W[m].H[1] = SE16(Rs1.W[m].B[x])
Rd.W[m].H[0] = SE16(Rs1.W[m].B[y])
// SUNPKD810, x=1,y=0
// SUNPKD820, x=2,y=0
// SUNPKD830, x=3,y=0
// SUNPKD831, x=3,y=1
// SUNPKD832, x=3,y=2
for RV32: m=0,
for RV64: m=1...0
```

Parameters a – [in] unsigned long type of value stored in a

Returns value stored in unsigned long type

```
__STATIC_FORCEINLINE unsigned long __RV_SUNPKD820 (unsigned long a)
```

SUNPKD820 (Signed Unpacking Bytes 2 & 0)

Type: DSP

```
Syntax:
```

```
SUNPKD8xy Rd, Rs1
xy = {10, 20, 30, 31, 32}
```

## Purpose:

Unpack byte *x* and byte *y* of 32-bit chunks in a register into two 16-bit signed halfwords of 32-bit chunks in a register.

## **Description**:

For the SUNPKD8(x) (\*y\*) instruction, it unpacks byte *x* and byte *y* of 32-bit chunks in Rs1 into two 16-bit signed halfwords and writes the results to the top part and the bottom part of 32-bit chunks in Rd.

## **Operations:**

```
Rd.W[m].H[1] = SE16(Rs1.W[m].B[x])
Rd.W[m].H[0] = SE16(Rs1.W[m].B[y])

// SUNPKD810, x=1,y=0

// SUNPKD820, x=2,y=0

// SUNPKD830, x=3,y=0

// SUNPKD831, x=3,y=1

// SUNPKD832, x=3,y=2

for RV32: m=0,
for RV64: m=1...0
```

Parameters a – [in] unsigned long type of value stored in a

Returns value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SUNPKD830 (unsigned long a)

SUNPKD830 (Signed Unpacking Bytes 3 & 0)

Type: DSP Syntax:

```
SUNPKD8xy Rd, Rs1
xy = {10, 20, 30, 31, 32}
```

# Purpose:

Unpack byte *x* and byte *y* of 32-bit chunks in a register into two 16-bit signed halfwords of 32-bit chunks in a register.

## **Description**:

For the SUNPKD8(x) (\*y\*) instruction, it unpacks byte x and byte y of 32-bit chunks in Rs1 into two 16-bit signed halfwords and writes the results to the top part and the bottom part of 32-bit chunks in Rd.

# **Operations:**

```
Rd.W[m].H[1] = SE16(Rs1.W[m].B[x])

Rd.W[m].H[0] = SE16(Rs1.W[m].B[y])

// SUNPKD810, x=1,y=0

// SUNPKD820, x=2,y=0

// SUNPKD830, x=3,y=0

// SUNPKD831, x=3,y=1

// SUNPKD832, x=3,y=2

for RV32: m=0,

for RV64: m=1...0
```

Parameters a – [in] unsigned long type of value stored in a

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SUNPKD831 (unsigned long a)

SUNPKD831 (Signed Unpacking Bytes 3 & 1)

Type: DSP

## Syntax:

```
SUNPKD8xy Rd, Rs1
xy = {10, 20, 30, 31, 32}
```

# **Purpose**:

Unpack byte *x* and byte *y* of 32-bit chunks in a register into two 16-bit signed halfwords of 32-bit chunks in a register.

# **Description**:

For the SUNPKD8(x) ( $^*y^*$ ) instruction, it unpacks byte *x* and byte *y* of 32-bit chunks in Rs1 into two 16-bit signed halfwords and writes the results to the top part and the bottom part of 32-bit chunks in Rd.

# **Operations:**

```
Rd.W[m].H[1] = SE16(Rs1.W[m].B[x])

Rd.W[m].H[0] = SE16(Rs1.W[m].B[y])

// SUNPKD810, x=1,y=0

// SUNPKD820, x=2,y=0

// SUNPKD830, x=3,y=0

// SUNPKD831, x=3,y=1

// SUNPKD832, x=3,y=2

for RV32: m=0,

for RV64: m=1...0
```

Parameters a – [in] unsigned long type of value stored in a

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SUNPKD832 (unsigned long a)

SUNPKD832 (Signed Unpacking Bytes 3 & 2)

Type: DSP

```
Syntax:
```

```
SUNPKD8xy Rd, Rs1
xy = {10, 20, 30, 31, 32}
```

# Purpose:

Unpack byte *x and byte y* of 32-bit chunks in a register into two 16-bit signed halfwords of 32-bit chunks in a register.

# **Description**:

For the SUNPKD8(x) ( $^*y^*$ ) instruction, it unpacks byte *x* and byte *y* of 32-bit chunks in Rs1 into two 16-bit signed halfwords and writes the results to the top part and the bottom part of 32-bit chunks in Rd.

# **Operations:**

```
Rd.W[m].H[1] = SE16(Rs1.W[m].B[x])
Rd.W[m].H[0] = SE16(Rs1.W[m].B[y])

// SUNPKD810, x=1,y=0

// SUNPKD820, x=2,y=0

// SUNPKD830, x=3,y=0

// SUNPKD831, x=3,y=1

// SUNPKD832, x=3,y=2

for RV32: m=0,
    for RV64: m=1...0
```

**Parameters a** – [in] unsigned long type of value stored in a

Returns value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_ZUNPKD810 (unsigned long a)

ZUNPKD810 (Unsigned Unpacking Bytes 1 & 0)

Type: DSP Syntax:

```
ZUNPKD8xy Rd, Rs1
xy = {10, 20, 30, 31, 32}
```

## Purpose:

Unpack byte x and byte y of 32-bit chunks in a register into two 16-bit unsigned halfwords of 32-bit chunks in a register.

## **Description**:

For the ZUNPKD8(x) (\*y\*) instruction, it unpacks byte *x* and byte *y* of 32-bit chunks in Rs1 into two 16-bit unsigned halfwords and writes the results to the top part and the bottom part of 32-bit chunks in Rd.

# **Operations:**

```
Rd.W[m].H[1] = ZE16(Rs1.W[m].B[x])
Rd.W[m].H[0] = ZE16(Rs1.W[m].B[y])
// ZUNPKD810, x=1,y=0
// ZUNPKD820, x=2,y=0
// ZUNPKD830, x=3,y=0
// ZUNPKD831, x=3,y=1
// ZUNPKD832, x=3,y=2
for RV32: m=0,
for RV64: m=1...0
```

Parameters a – [in] unsigned long type of value stored in a

**Returns** value stored in unsigned long type

```
__STATIC_FORCEINLINE unsigned long __RV_ZUNPKD820 (unsigned long a)
```

ZUNPKD820 (Unsigned Unpacking Bytes 2 & 0)

Type: DSP

## Syntax:

```
ZUNPKD8xy Rd, Rs1
xy = {10, 20, 30, 31, 32}
```

# **Purpose**:

Unpack byte x and byte y of 32-bit chunks in a register into two 16-bit unsigned halfwords of 32-bit chunks in a register.

## **Description**:

For the ZUNPKD8(x) ( $^*y^*$ ) instruction, it unpacks byte x and byte y of 32-bit chunks in Rs1 into two 16-bit unsigned halfwords and writes the results to the top part and the bottom part of 32-bit chunks in Rd.

# **Operations:**

```
Rd.W[m].H[1] = ZE16(Rs1.W[m].B[x])
Rd.W[m].H[0] = ZE16(Rs1.W[m].B[y])
// ZUNPKD810, x=1,y=0
// ZUNPKD820, x=2,y=0
// ZUNPKD830, x=3,y=0
// ZUNPKD831, x=3,y=1
// ZUNPKD832, x=3,y=2
```

(continues on next page)

```
for RV32: m=0,
for RV64: m=1...0
```

Parameters a – [in] unsigned long type of value stored in a

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_ZUNPKD830 (unsigned long a)

ZUNPKD830 (Unsigned Unpacking Bytes 3 & 0)

Type: DSP

# Syntax:

```
ZUNPKD8xy Rd, Rs1
xy = {10, 20, 30, 31, 32}
```

#### Purpose:

Unpack byte x and byte y of 32-bit chunks in a register into two 16-bit unsigned halfwords of 32-bit chunks in a register.

## **Description**:

For the ZUNPKD8(x) (\*y\*) instruction, it unpacks byte *x and byte y* of 32-bit chunks in Rs1 into two 16-bit unsigned halfwords and writes the results to the top part and the bottom part of 32-bit chunks in Rd.

## **Operations:**

```
Rd.W[m].H[1] = ZE16(Rs1.W[m].B[x])

Rd.W[m].H[0] = ZE16(Rs1.W[m].B[y])

// ZUNPKD810, x=1,y=0

// ZUNPKD820, x=2,y=0

// ZUNPKD830, x=3,y=0

// ZUNPKD831, x=3,y=1

// ZUNPKD832, x=3,y=2

for RV32: m=0,

for RV64: m=1...0
```

**Parameters a** – [in] unsigned long type of value stored in a

Returns value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_ZUNPKD831 (unsigned long a)

ZUNPKD831 (Unsigned Unpacking Bytes 3 & 1)

Type: DSP Syntax:

```
ZUNPKD8xy Rd, Rs1
xy = {10, 20, 30, 31, 32}
```

# Purpose:

Unpack byte x and byte y of 32-bit chunks in a register into two 16-bit unsigned halfwords of 32-bit chunks in a register.

# **Description**:

For the ZUNPKD8(x) (\*y\*) instruction, it unpacks byte x and byte y of 32-bit chunks in Rs1 into two 16-bit unsigned halfwords and writes the results to the top part and the bottom part of 32-bit chunks in Rd.

# **Operations:**

```
Rd.W[m].H[1] = ZE16(Rs1.W[m].B[x])

Rd.W[m].H[0] = ZE16(Rs1.W[m].B[y])

// ZUNPKD810, x=1,y=0

// ZUNPKD820, x=2,y=0

// ZUNPKD830, x=3,y=0

// ZUNPKD831, x=3,y=1

// ZUNPKD832, x=3,y=2

for RV32: m=0,

for RV64: m=1...0
```

Parameters a – [in] unsigned long type of value stored in a

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_ZUNPKD832 (unsigned long a)

ZUNPKD832 (Unsigned Unpacking Bytes 3 & 2)

Type: DSP

# Syntax:

```
ZUNPKD8xy Rd, Rs1
xy = {10, 20, 30, 31, 32}
```

## Purpose:

Unpack byte x and byte y of 32-bit chunks in a register into two 16-bit unsigned halfwords of 32-bit chunks in a register.

# **Description**:

For the ZUNPKD8(x) (\*y\*) instruction, it unpacks byte *x* and byte *y* of 32-bit chunks in Rs1 into two 16-bit unsigned halfwords and writes the results to the top part and the bottom part of 32-bit chunks in Rd.

# **Operations:**

```
Rd.W[m].H[1] = ZE16(Rs1.W[m].B[x])

Rd.W[m].H[0] = ZE16(Rs1.W[m].B[y])

// ZUNPKD810, x=1,y=0

// ZUNPKD820, x=2,y=0

// ZUNPKD830, x=3,y=0

// ZUNPKD831, x=3,y=1

// ZUNPKD832, x=3,y=2

for RV32: m=0,

for RV64: m=1...0
```

Parameters a – [in] unsigned long type of value stored in a

Returns value stored in unsigned long type

# group NMSIS\_Core\_DSP\_Intrinsic\_SIMD\_DATA\_PROCESS

SIMD Data Processing Instructions.

## **Non-SIMD Instructions**

# Non-SIMD Q15 saturation ALU Instructions

```
__STATIC_FORCEINLINE long __RV_KADDH (int a, int b)

__STATIC_FORCEINLINE long __RV_KHMBB (unsigned int a, unsigned int b)

__STATIC_FORCEINLINE long __RV_KHMBT (unsigned int a, unsigned int b)

__STATIC_FORCEINLINE long __RV_KHMTT (unsigned int a, unsigned int b)

__STATIC_FORCEINLINE long __RV_KSUBH (int a, int b)

__STATIC_FORCEINLINE unsigned long __RV_UKADDH (unsigned int a, unsigned int b)

__STATIC_FORCEINLINE unsigned long __RV_UKSUBH (unsigned int a, unsigned int b)

group NMSIS_Core_DSP_Intrinsic_NON_SIMD_Q15_SAT_ALU

Non-SIMD Q15 saturation ALU Instructions.

there are 7 Non-SIMD Q15 saturation ALU Instructions
```

# **Functions**

# \_\_STATIC\_FORCEINLINE long \_\_RV\_KADDH (int a, int b)

KADDH (Signed Addition with Q15 Saturation)

Type: DSP Syntax:

KADDH Rd, Rs1, Rs2

## Purpose:

Add the signed lower 32-bit content of two registers with Q15 saturation.

# **Description**:

The signed lower 32-bit content of Rs1 is added with the signed lower 32-bit content of Rs2. And the result is saturated to the 16-bit signed integer range of [-2^15, 2^15-1] and then sign- extended and written to Rd. If saturation happens, this instruction sets the OV flag.

## **Operations:**

```
tmp = Rs1.W[0] + Rs2.W[0];
if (tmp > 32767) {
  res = 32767;
  OV = 1;
} else if (tmp < -32768) {
  res = -32768;
  OV = 1
} else {
  res = tmp;
}
Rd = SE(tmp[15:0]);</pre>
```

#### **Parameters**

- a [in] int type of value stored in a
- **b** [in] int type of value stored in b

**Returns** value stored in long type

```
__STATIC_FORCEINLINE long __RV_KHMBB (unsigned int a, unsigned int b)
```

KHMBB (Signed Saturating Half Multiply B16 x B16)

Type: DSP

Syntax:

```
KHMxy Rd, Rs1, Rs2 (xy = BB, BT, TT)
```

# Purpose:

Multiply the signed Q15 number contents of two 16-bit data in the corresponding portion of the lower 32-bit chunk in registers and then right-shift 15 bits to turn the Q30 result into a Q15 number again and saturate the Q15 result into the destination register. If saturation happens, an overflow flag OV will be set.

# **Description**:

Multiply the top or bottom 16-bit Q15 content of the lower 32-bit portion in Rs1 with the top or bottom 16-bit Q15 content of the lower 32-bit portion in Rs2. The Q30 result is then right- shifted 15-bits and saturated into a Q15 value. The Q15 value is then sing-extended and written into Rd. When both the two Q15 inputs are 0x8000, saturation will happen. The result will be saturated to 0x7FFF and the overflow flag OV will be set.

# **Operations:**

```
aop = Rs1.H[0]; bop = Rs2.H[0]; // KHMBB
aop = Rs1.H[0]; bop = Rs2.H[1]; // KHMBT
aop = Rs1.H[1]; bop = Rs2.H[1]; // KHMTT

If (0x8000 != aop | 0x8000 != bop) {
    Mresult[31:0] = aop * bop;
    res[15:0] = Mresult[30:15];
} else {
    res[15:0] = 0x7FFF;
    OV = 1;
}
Rd = SE32(res[15:0]); // Rv32
Rd = SE64(res[15:0]); // RV64
```

#### **Parameters**

- a [in] unsigned int type of value stored in a
- **b [in]** unsigned int type of value stored in b

**Returns** value stored in long type

```
__STATIC_FORCEINLINE long __RV_KHMBT (unsigned int a, unsigned int b)

KHMBT (Signed Saturating Half Multiply B16 x T16)

Type: DSP

Syntax:
```

```
KHMxy Rd, Rs1, Rs2 (xy = BB, BT, TT)
```

## Purpose:

Multiply the signed Q15 number contents of two 16-bit data in the corresponding portion of the lower 32-bit chunk in registers and then right-shift 15 bits to turn the Q30 result into a Q15 number again and saturate the Q15 result into the destination register. If saturation happens, an overflow flag OV will be set.

## **Description**:

Multiply the top or bottom 16-bit Q15 content of the lower 32-bit portion in Rs1 with the top or bottom 16-bit Q15 content of the lower 32-bit portion in Rs2. The Q30 result is then right- shifted 15-bits and saturated into a Q15 value. The Q15 value is then sing-extended and written into Rd. When both the two Q15 inputs are 0x8000, saturation will happen. The result will be saturated to 0x7FFF and the overflow flag OV will be set.

## **Operations:**

```
aop = Rs1.H[0]; bop = Rs2.H[0]; // KHMBB
aop = Rs1.H[0]; bop = Rs2.H[1]; // KHMBT
aop = Rs1.H[1]; bop = Rs2.H[1]; // KHMTT
If (0x8000 != aop | 0x8000 != bop) {
    Mresult[31:0] = aop * bop;
    res[15:0] = Mresult[30:15];
} else {
    res[15:0] = 0x7FFF;
    OV = 1;
}
Rd = SE32(res[15:0]); // Rv32
Rd = SE64(res[15:0]); // RV64
```

## **Parameters**

- a [in] unsigned int type of value stored in a
- **b** [in] unsigned int type of value stored in b

**Returns** value stored in long type

# \_\_STATIC\_FORCEINLINE long \_\_RV\_KHMTT (unsigned int a, unsigned int b) KHMTT (Signed Saturating Half Multiply T16 x T16) Type: DSP Syntax:

```
KHMxy Rd, Rs1, Rs2 (xy = BB, BT, TT)
```

# Purpose:

Multiply the signed Q15 number contents of two 16-bit data in the corresponding portion of the lower 32-bit chunk in registers and then right-shift 15 bits to turn the Q30 result into a Q15 number again and saturate the Q15 result into the destination register. If saturation happens, an overflow flag OV will be set.

## **Description**:

Multiply the top or bottom 16-bit Q15 content of the lower 32-bit portion in Rs1 with the top or bottom 16-bit Q15 content of the lower 32-bit portion in Rs2. The Q30 result is then right- shifted 15-bits and saturated into a Q15 value. The Q15 value is then sing-extended and written into Rd. When both the two Q15 inputs are 0x8000, saturation will happen. The result will be saturated to 0x7FFF and the overflow flag OV will be set.

# **Operations:**

```
aop = Rs1.H[0]; bop = Rs2.H[0]; // KHMBB
aop = Rs1.H[0]; bop = Rs2.H[1]; // KHMBT
aop = Rs1.H[1]; bop = Rs2.H[1]; // KHMTT
If (0x8000 != aop | 0x8000 != bop) {
    Mresult[31:0] = aop * bop;
    res[15:0] = Mresult[30:15];
} else {
    res[15:0] = 0x7FFF;
    OV = 1;
}
Rd = SE32(res[15:0]); // Rv32
Rd = SE64(res[15:0]); // RV64
```

# **Parameters**

- a [in] unsigned int type of value stored in a
- **b [in]** unsigned int type of value stored in b

**Returns** value stored in long type

```
__STATIC_FORCEINLINE long __RV_KSUBH (int a, int b)
```

KSUBH (Signed Subtraction with Q15 Saturation)

Type: DSP

# Syntax:

```
KSUBH Rd, Rs1, Rs2
```

# Purpose:

Subtract the signed lower 32-bit content of two registers with Q15 saturation.

# **Description**:

The signed lower 32-bit content of Rs2 is subtracted from the signed lower 32-bit content of Rs1. And the result is saturated to the 16-bit signed integer range of [-2^15, 2^15-1] and then sign-extended and written to Rd. If saturation happens, this instruction sets the OV flag.

# **Operations:**

```
tmp = Rs1.W[0] - Rs2.W[0];
if (tmp > (2^15)-1) {
  res = (2^15)-1;
  OV = 1;
} else if (tmp < -2^15) {
  res = -2^15;
    OV = 1
} else {
  res = tmp;
}
Rd = SE(res[15:0]);</pre>
```

#### **Parameters**

- a [in] int type of value stored in a
- **b** [in] int type of value stored in b

**Returns** value stored in long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UKADDH (unsigned int a, unsigned int b)

UKADDH (Unsigned Addition with U16 Saturation)

Type: DSP

# Syntax:

```
UKADDH Rd, Rs1, Rs2
```

# Purpose:

Add the unsigned lower 32-bit content of two registers with U16 saturation.

## **Description**:

The unsigned lower 32-bit content of Rs1 is added with the unsigned lower 32-bit content of Rs2. And the result is saturated to the 16-bit unsigned integer range of [0, 2^16-1] and then sign-extended and written to Rd. If saturation happens, this instruction sets the OV flag.

# **Operations:**

```
tmp = Rs1.W[0] + Rs2.W[0];
if (tmp > (2^16)-1) {
  tmp = (2^16)-1;
  OV = 1;
}
Rd = SE(tmp[15:0]);
```

## **Parameters**

- a [in] unsigned int type of value stored in a
- **b [in]** unsigned int type of value stored in b

**Returns** value stored in unsigned long type

```
__STATIC_FORCEINLINE unsigned long __RV_UKSUBH (unsigned int a, unsigned int b)
```

UKSUBH (Unsigned Subtraction with U16 Saturation)

Type: DSP Syntax:

```
UKSUBH Rd, Rs1, Rs2
```

## Purpose:

Subtract the unsigned lower 32-bit content of two registers with U16 saturation.

# **Description:**

The unsigned lower 32-bit content of Rs2 is subtracted from the unsigned lower 32-bit content of Rs1. And the result is saturated to the 16-bit unsigned integer range of [0, 2^16-1] and then sign-extended and written to Rd. If saturation happens, this instruction sets the OV flag.

# **Operations:**

```
tmp = Rs1.W[0] - Rs2.W[0];
if (tmp > (2^16)-1) {
   tmp = (2^16)-1;
   OV = 1;
}
else if (tmp < 0) {
   tmp = 0;
   OV = 1;
}
Rd = SE(tmp[15:0]);</pre>
```

# **Parameters**

- a [in] unsigned int type of value stored in a
- **b [in]** unsigned int type of value stored in b

Returns value stored in unsigned long type

# Non-SIMD Q31 saturation ALU Instructions

```
__STATIC_FORCEINLINE unsigned long __RV_KABSW (signed long a)

__STATIC_FORCEINLINE long __RV_KADDW (int a, int b)

__STATIC_FORCEINLINE long __RV_KDMBB (unsigned int a, unsigned int b)

__STATIC_FORCEINLINE long __RV_KDMBT (unsigned int a, unsigned int b)

__STATIC_FORCEINLINE long __RV_KDMTT (unsigned int a, unsigned int b)
```

```
__STATIC_FORCEINLINE long __RV_KDMABB (long t, unsigned int a, unsigned int b)
__STATIC_FORCEINLINE long __RV_KDMABT (long t, unsigned int a, unsigned int b)
__STATIC_FORCEINLINE long __RV_KDMATT (long t, unsigned int a, unsigned int b)
__STATIC_FORCEINLINE long __RV_KSLLW (long a, unsigned int b)
__STATIC_FORCEINLINE long __RV_KSLRAW (int a, int b)
__STATIC_FORCEINLINE long __RV_KSLRAW_U (int a, int b)
__STATIC_FORCEINLINE long __RV_KSUBW (int a, int b)
__STATIC_FORCEINLINE unsigned long __RV_UKADDW (unsigned int a, unsigned int b)
__STATIC_FORCEINLINE unsigned long __RV_UKSUBW (unsigned int a, unsigned int b)
__RV_KSLLIW(a, b)
group NMSIS_Core_DSP_Intrinsic_NON_SIMD_Q31_SAT_ALU
    Non-SIMD Q31 saturation ALU Instructions.
    there are Non-SIMD Q31 saturation ALU Instructions
    Defines
    __RV_KSLLIW(a, b)
         KSLLIW (Saturating Shift Left Logical Immediate for Word)
         Type: DSP
         Syntax:
         KSLLIW Rd, Rs1, imm5u
```

## Purpose:

Do logical left shift operation with saturation on a 32-bit word. The shift amount is an immediate value.

## **Description**:

The first word data in Rs1 is left-shifted logically. The shifted out bits are filled with zero and the shift amount is specified by the imm5u constant. Any shifted value greater than 2^31-1 is saturated to 2^31-1. Any shifted value smaller than -2^31 is saturated to -2^31. And the saturated result is sign-extended and written to Rd. If any saturation is performed, set OV bit to 1.

# **Operations:**

```
sa = imm5u;
res[(31+sa):0] = Rs1.W[0] << sa;
if (res > (2^31)-1) {
  res = 0x7ffffffff; 0V = 1;
} else if (res < -2^31) {
  res = 0x80000000; 0V = 1;
}
Rd[31:0] = res[31:0]; // RV32
Rd[63:0] = SE(res[31:0]); // RV64</pre>
```

## **Parameters**

- a [in] long type of value stored in a
- **b** [in] unsigned int type of value stored in b

**Returns** value stored in long type

# **Functions**

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KABSW (signed long a)

KABSW (Scalar 32-bit Absolute Value with Saturation)

Type: DSP

Syntax:

```
KABSW Rd, Rs1
```

## Purpose:

Get the absolute value of a signed 32-bit integer in a general register.

# **Description**:

This instruction calculates the absolute value of a signed 32-bit integer stored in Rs1. The result is sign-extended (for RV64) and written to Rd. This instruction with the minimum negative integer input of 0x80000000 will produce a saturated output of maximum positive integer of 0x7ffffffff and the OV flag will be set to 1.

# **Operations:**

```
if (Rs1.W[0] >= 0) {
   res = Rs1.W[0];
} else {
   If (Rs1.W[0] == 0x80000000) {
     res = 0x7ffffffff;
     OV = 1;
} else {
     res = -Rs1.W[0];
}
Rd = SE32(res);
```

Parameters a – [in] signed long type of value stored in a

Returns value stored in unsigned long type

```
__STATIC_FORCEINLINE long __RV_KADDW (int a, int b)
```

KADDW (Signed Addition with Q31 Saturation)

Type: DSP Syntax:

```
KADDW Rd, Rs1, Rs2
```

# Purpose:

Add the lower 32-bit signed content of two registers with Q31 saturation.

## **Description**:

The lower 32-bit signed content of Rs1 is added with the lower 32-bit signed content of Rs2. And the result is saturated to the 32-bit signed integer range of [-2^31, 2^31-1] and then sign- extended and written to Rd. If saturation happens, this instruction sets the OV flag.

# **Operations:**

```
tmp = Rs1.W[0] + Rs2.W[0];
if (tmp > (2^31)-1) {
   res = (2^31)-1;
   OV = 1;
} else if (tmp < -2^31) {
   res = -2^31;
   OV = 1
} else {
   res = tmp;
}
Rd = res[31:0]; // RV32
Rd = SE(res[31:0]) // RV64</pre>
```

## **Parameters**

- a [in] int type of value stored in a
- **b** [in] int type of value stored in b

**Returns** value stored in long type

# \_\_STATIC\_FORCEINLINE long \_\_RV\_KDMBB (unsigned int a, unsigned int b)

KDMBB (Signed Saturating Double Multiply B16 x B16)

Type: DSP Syntax:

```
KDMxy Rd, Rs1, Rs2 (xy = BB, BT, TT)
```

# Purpose:

Multiply the signed Q15 integer contents of two 16-bit data in the corresponding portion of the lower 32-bit chunk in registers and then double and saturate the Q31 result. The result is written into the destination register for RV32 or sign-extended to 64-bits and written into the destination register for RV64. If saturation happens, an overflow flag OV will be set.

## **Description**:

Multiply the top or bottom 16-bit Q15 content of the lower 32-bit portion in Rs1 with the top or bottom 16-bit Q15 content of the lower 32-bit portion in Rs2. The Q30 result is then doubled and saturated into a Q31 value. The Q31 value is then written into Rd (sign-extended in RV64). When both the two Q15 inputs are 0x8000, saturation will happen. The result will be saturated to 0x7FFFFFFF and the overflow flag OV will be set.

## **Operations:**

```
aop = Rs1.H[0]; bop = Rs2.H[0]; // KDMBB
aop = Rs1.H[0]; bop = Rs2.H[1]; // KDMBT
aop = Rs1.H[1]; bop = Rs2.H[1]; // KDMTT
If (0x8000 != aop | 0x8000 != bop) {
    Mresult = aop * bop;
    resQ31 = Mresult << 1;
    Rd = resQ31; // RV32
    Rd = SE(resQ31); // RV64
} else {
    resQ31 = 0x7FFFFFFF;
    Rd = resQ31; // RV32
    Rd = SE(resQ31); // RV64
    OV = 1;
}</pre>
```

## **Parameters**

- a [in] unsigned int type of value stored in a
- **b** [in] unsigned int type of value stored in b

Returns value stored in long type

```
__STATIC_FORCEINLINE long __RV_KDMBT (unsigned int a, unsigned int b)
```

KDMBT (Signed Saturating Double Multiply B16 x T16)

Type: DSP Syntax:

```
KDMxy Rd, Rs1, Rs2 (xy = BB, BT, TT)
```

## Purpose:

Multiply the signed Q15 integer contents of two 16-bit data in the corresponding portion of the lower 32-bit chunk in registers and then double and saturate the Q31 result. The result is written into the destination register for RV32 or sign-extended to 64-bits and written into the destination register for RV64. If saturation happens, an overflow flag OV will be set.

#### **Description**:

Multiply the top or bottom 16-bit Q15 content of the lower 32-bit portion in Rs1 with the top or bottom 16-bit Q15 content of the lower 32-bit portion in Rs2. The Q30 result is then doubled and saturated into a Q31 value. The Q31 value is then written into Rd (sign-extended in RV64). When both the two Q15 inputs are 0x8000, saturation will happen. The result will be saturated to 0x7FFFFFFF and the overflow flag OV will be set.

## **Operations:**

```
aop = Rs1.H[0]; bop = Rs2.H[0]; // KDMBB
aop = Rs1.H[0]; bop = Rs2.H[1]; // KDMBT
aop = Rs1.H[1]; bop = Rs2.H[1]; // KDMTT
If (0x8000 != aop | 0x8000 != bop) {
    Mresult = aop * bop;
    resQ31 = Mresult << 1;
    Rd = resQ31; // RV32
    Rd = SE(resQ31); // RV64
} else {
    resQ31 = 0x7FFFFFFF;
    Rd = resQ31; // RV32
    Rd = SE(resQ31); // RV64
    OV = 1;
}</pre>
```

#### **Parameters**

- a [in] unsigned int type of value stored in a
- **b** [in] unsigned int type of value stored in b

**Returns** value stored in long type

```
__STATIC_FORCEINLINE long __RV_KDMTT (unsigned int a, unsigned int b)
```

KDMTT (Signed Saturating Double Multiply T16 x T16)

Type: DSP

## Syntax:

```
KDMxy Rd, Rs1, Rs2 (xy = BB, BT, TT)
```

#### **Purpose**:

Multiply the signed Q15 integer contents of two 16-bit data in the corresponding portion of the lower 32-bit chunk in registers and then double and saturate the Q31 result. The result is written into the destination register for RV32 or sign-extended to 64-bits and written into the destination register for RV64. If saturation happens, an overflow flag OV will be set.

#### **Description**:

Multiply the top or bottom 16-bit Q15 content of the lower 32-bit portion in Rs1 with the top or bottom 16-bit Q15 content of the lower 32-bit portion in Rs2. The Q30 result is then doubled and saturated into a Q31 value. The Q31 value is then written into Rd (sign-extended in RV64). When both the two Q15 inputs are 0x8000, saturation will happen. The result will be saturated to 0x7FFFFFFF and the overflow flag OV will be set.

## **Operations:**

```
aop = Rs1.H[0]; bop = Rs2.H[0]; // KDMBB
aop = Rs1.H[0]; bop = Rs2.H[1]; // KDMBT
aop = Rs1.H[1]; bop = Rs2.H[1]; // KDMTT
If (0x8000 != aop | 0x8000 != bop) {
   Mresult = aop * bop;
   resQ31 = Mresult << 1;
   Rd = resQ31; // RV32</pre>
```

(continues on next page)

```
Rd = SE(resQ31); // RV64
} else {
  resQ31 = 0x7FFFFFFF;
  Rd = resQ31; // RV32
  Rd = SE(resQ31); // RV64
  OV = 1;
}
```

#### **Parameters**

- a [in] unsigned int type of value stored in a
- **b [in]** unsigned int type of value stored in b

Returns value stored in long type

```
__STATIC_FORCEINLINE long __RV_KDMABB (long t, unsigned int a, unsigned int b)
```

KDMABB (Signed Saturating Double Multiply Addition B16 x B16)

Type: DSP Syntax:

```
KDMAxy Rd, Rs1, Rs2 (xy = BB, BT, TT)
```

#### Purpose:

Multiply the signed Q15 integer contents of two 16-bit data in the corresponding portion of the lower 32-bit chunk in registers and then double and saturate the Q31 result, add the result with the sign-extended lower 32-bit chunk destination register and write the saturated addition result into the destination register. If saturation happens, an overflow flag OV will be set.

## **Description**:

Multiply the top or bottom 16-bit Q15 content of the lower 32-bit portion in Rs1 with the top or bottom 16-bit Q15 content of the lower 32-bit portion in Rs2. The Q30 result is then doubled and saturated into a Q31 value. The Q31 value is then added with the content of Rd. If the addition result is beyond the Q31 number range ( $-2^31 \le 2^31-1$ ), it is saturated to the range and the OV flag is set to 1. The result after saturation is written to Rd. When both the two Q15 inputs are 0x8000, saturation will happen and the overflow flag OV will be set.

# **Operations:**

```
aop = Rs1.H[0]; bop = Rs2.H[0]; // KDMABB
aop = Rs1.H[0]; bop = Rs2.H[1]; // KDMABT
aop = Rs1.H[1]; bop = Rs2.H[1]; // KDMATT
If (0x8000 != aop | 0x8000 != bop) {
    Mresult = aop * bop;
    resQ31 = Mresult << 1;
} else {
    resQ31 = 0x7FFFFFFF;
    OV = 1;
}
resadd = Rd + resQ31; // RV32
resadd = Rd.W[0] + resQ31; // RV64
if (resadd > (2^31)-1) {
```

(continues on next page)

```
resadd = (2^31)-1;
  OV = 1;
} else if (resadd < -2^31) {
  resadd = -2^31;
  OV = 1;
}
Rd = resadd; // RV32
Rd = SE(resadd); // RV64</pre>
```

## **Parameters**

- t [in] long type of value stored in t
- a [in] unsigned int type of value stored in a
- **b [in]** unsigned int type of value stored in b

Returns value stored in long type

```
__STATIC_FORCEINLINE long __RV_KDMABT (long t, unsigned int a, unsigned int b)
```

KDMABT (Signed Saturating Double Multiply Addition B16 x T16)

Type: DSP

Syntax:

```
KDMAxy Rd, Rs1, Rs2 (xy = BB, BT, TT)
```

#### Purpose:

Multiply the signed Q15 integer contents of two 16-bit data in the corresponding portion of the lower 32-bit chunk in registers and then double and saturate the Q31 result, add the result with the sign-extended lower 32-bit chunk destination register and write the saturated addition result into the destination register. If saturation happens, an overflow flag OV will be set.

# **Description**:

Multiply the top or bottom 16-bit Q15 content of the lower 32-bit portion in Rs1 with the top or bottom 16-bit Q15 content of the lower 32-bit portion in Rs2. The Q30 result is then doubled and saturated into a Q31 value. The Q31 value is then added with the content of Rd. If the addition result is beyond the Q31 number range ( $-2^31 \le 2^31-1$ ), it is saturated to the range and the OV flag is set to 1. The result after saturation is written to Rd. When both the two Q15 inputs are 0x8000, saturation will happen and the overflow flag OV will be set.

# **Operations:**

```
aop = Rs1.H[0]; bop = Rs2.H[0]; // KDMABB
aop = Rs1.H[0]; bop = Rs2.H[1]; // KDMABT
aop = Rs1.H[1]; bop = Rs2.H[1]; // KDMATT
If (0x8000 != aop | 0x8000 != bop) {
    Mresult = aop * bop;
    resQ31 = Mresult << 1;
} else {
    resQ31 = 0x7FFFFFFF;
    OV = 1;
}</pre>
```

(continues on next page)

```
resadd = Rd + resQ31; // RV32
resadd = Rd.W[0] + resQ31; // RV64
if (resadd > (2^31)-1) {
  resadd = (2^31)-1;
  OV = 1;
} else if (resadd < -2^31) {
  resadd = -2^31;
  OV = 1;
}
Rd = resadd; // RV32
Rd = SE(resadd); // RV64</pre>
```

## **Parameters**

- t [in] long type of value stored in t
- a [in] unsigned int type of value stored in a
- **b [in]** unsigned int type of value stored in b

**Returns** value stored in long type

# \_\_STATIC\_FORCEINLINE long \_\_RV\_KDMATT (long t, unsigned int a, unsigned int b)

KDMATT (Signed Saturating Double Multiply Addition T16 x T16)

Type: DSP

Syntax:

```
KDMAxy Rd, Rs1, Rs2 (xy = BB, BT, TT)
```

# Purpose:

Multiply the signed Q15 integer contents of two 16-bit data in the corresponding portion of the lower 32-bit chunk in registers and then double and saturate the Q31 result, add the result with the sign-extended lower 32-bit chunk destination register and write the saturated addition result into the destination register. If saturation happens, an overflow flag OV will be set.

# **Description**:

Multiply the top or bottom 16-bit Q15 content of the lower 32-bit portion in Rs1 with the top or bottom 16-bit Q15 content of the lower 32-bit portion in Rs2. The Q30 result is then doubled and saturated into a Q31 value. The Q31 value is then added with the content of Rd. If the addition result is beyond the Q31 number range ( $-2^31 \le 2^31-1$ ), it is saturated to the range and the OV flag is set to 1. The result after saturation is written to Rd. When both the two Q15 inputs are 0x8000, saturation will happen and the overflow flag OV will be set.

# **Operations:**

```
aop = Rs1.H[0]; bop = Rs2.H[0]; // KDMABB
aop = Rs1.H[0]; bop = Rs2.H[1]; // KDMABT
aop = Rs1.H[1]; bop = Rs2.H[1]; // KDMATT
If (0x8000 != aop | 0x8000 != bop) {
   Mresult = aop * bop;
   resQ31 = Mresult << 1;
} else {</pre>
```

(continues on next page)

```
resQ31 = 0x7FFFFFFF;
    OV = 1;
}
resadd = Rd + resQ31; // RV32
resadd = Rd.W[0] + resQ31; // RV64
if (resadd > (2^31)-1) {
    resadd = (2^31)-1;
    OV = 1;
} else if (resadd < -2^31) {
    resadd = -2^31;
    OV = 1;
}
Rd = resadd; // RV32
Rd = SE(resadd); // RV64</pre>
```

#### **Parameters**

- t [in] long type of value stored in t
- a [in] unsigned int type of value stored in a
- **b [in]** unsigned int type of value stored in b

**Returns** value stored in long type

# \_\_STATIC\_FORCEINLINE long \_\_RV\_KSLLW (long a, unsigned int b)

KSLLW (Saturating Shift Left Logical for Word)

Type: DSP

# Syntax:

```
KSLLW Rd, Rs1, Rs2
```

## Purpose:

Do logical left shift operation with saturation on a 32-bit word. The shift amount is a variable from a GPR.

# **Description**:

The first word data in Rs1 is left-shifted logically. The shifted out bits are filled with zero and the shift amount is specified by the low-order 5-bits of the value in the Rs2 register. Any shifted value greater than 2^31-1 is saturated to 2^31-1. Any shifted value smaller than -2^31 is saturated to -2^31. And the saturated result is sign-extended and written to Rd. If any saturation is performed, set OV bit to 1.

# **Operations:**

```
sa = Rs2[4:0];
res[(31+sa):0] = Rs1.W[0] << sa;
if (res > (2^31)-1) {
   res = 0x7ffffffff; OV = 1;
} else if (res < -2^31) {
   res = 0x80000000; OV = 1;
}
Rd[31:0] = res[31:0]; // RV32
Rd[63:0] = SE(res[31:0]); // RV64</pre>
```

## **Parameters**

- a [in] long type of value stored in a
- **b** [in] unsigned int type of value stored in b

**Returns** value stored in long type

```
__STATIC_FORCEINLINE long __RV_KSLRAW (int a, int b)
```

KSLRAW (Shift Left Logical with Q31 Saturation or Shift Right Arithmetic)

Type: DSP Syntax:

```
KSLRAW Rd, Rs1, Rs2
```

## Purpose:

Perform a logical left (positive) or arithmetic right (negative) shift operation with Q31 saturation for the left shift on a 32-bit data.

# **Description**:

The lower 32-bit content of Rs1 is left-shifted logically or right-shifted arithmetically based on the value of Rs2[5:0]. Rs2[5:0] is in the signed range of [-25, 25-1]. A positive Rs2[5:0] means logical left shift and a negative Rs2[5:0] means arithmetic right shift. The shift amount is the absolute value of Rs2[5:0] clamped to the actual shift range of [0, 31]. The left-shifted result is saturated to the 32-bit signed integer range of [-2^31, 2^31-1]. After the shift operation, the final result is bit-31 sign-extended and written to Rd. If any saturation happens, this instruction sets the OV flag. The value of Rs2[31:6] will not affected the operation of this instruction.

# **Operations:**

```
if (Rs2[5:0] < 0) {
 sa = -Rs2[5:0];
 sa = (sa == 32)? 31 : sa;
 res[31:0] = Rs1.W[0] >>(arith) sa;
} else {
 sa = Rs2[5:0];
 tmp = Rs1.W[0] << (logic) sa;
 if (tmp > (2^31)-1) {
    res[31:0] = (2^31)-1;
    OV = 1;
 } else if (tmp < -2^31) {
    res[31:0] = -2^31;
    OV = 1
 } else {
    res[31:0] = tmp[31:0];
Rd = res[31:0]; // RV32
Rd = SE64(res[31:0]); // RV64
```

#### **Parameters**

- a [in] int type of value stored in a
- **b** [in] int type of value stored in b

**Returns** value stored in long type

```
__STATIC_FORCEINLINE long __RV_KSLRAW_U (int a, int b)
```

KSLRAW.u (Shift Left Logical with Q31 Saturation or Rounding Shift Right Arithmetic)

```
Type: DSP
Syntax:
```

```
KSLRAW.u Rd, Rs1, Rs2
```

## Purpose:

Perform a logical left (positive) or arithmetic right (negative) shift operation with Q31 saturation for the left shift and a rounding up operation for the right shift on a 32-bit data.

# **Description**:

The lower 32-bit content of Rs1 is left-shifted logically or right-shifted arithmetically based on the value of Rs2[5:0]. Rs2[5:0] is in the signed range of [-25, 25-1]. A positive Rs2[5:0] means logical left shift and a negative Rs2[5:0] means arithmetic right shift. The shift amount is the absolute value of Rs2[5:0] clamped to the actual shift range of [0, 31]. The left-shifted result is saturated to the 32-bit signed integer range of [-2^31, 2^31-1]. The right-shifted result is added a 1 to the most significant discarded bit position for rounding effect. After the shift, saturation, or rounding, the final result is bit-31 sign-extended and written to Rd. If any saturation happens, this instruction sets the OV flag. The value of Rs2[31:6] will not affect the operation of this instruction.

# **Operations:**

```
if (Rs2[5:0] < 0) {
 sa = -Rs2[5:0];
 sa = (sa == 32)? 31 : sa;
 res[31:-1] = SE33(Rs1[31:(sa-1)]) + 1;
 rst[31:0] = res[31:0];
} else {
 sa = Rs2[5:0];
 tmp = Rs1.W[0] \ll (logic) sa;
 if (tmp > (2^31)-1) {
    rst[31:0] = (2^31)-1;
    OV = 1;
 \} else if (tmp < -2^31) {
    rst[31:0] = -2^31;
    OV = 1
 } else {
    rst[31:0] = tmp[31:0];
 }
}
Rd = rst[31:0]; // RV32
Rd = SE64(rst[31:0]); // RV64
```

# **Parameters**

- a [in] int type of value stored in a
- **b** [in] int type of value stored in b

**Returns** value stored in long type

# \_\_STATIC\_FORCEINLINE long \_\_RV\_KSUBW (int a, int b)

KSUBW (Signed Subtraction with Q31 Saturation)

Type: DSP Syntax:

```
KSUBW Rd, Rs1, Rs2
```

#### Purpose:

Subtract the signed lower 32-bit content of two registers with Q31 saturation.

# **Description**:

The signed lower 32-bit content of Rs2 is subtracted from the signed lower 32-bit content of Rs1. And the result is saturated to the 32-bit signed integer range of [-2^31, 2^31-1] and then sign-extende and written to Rd. If saturation happens, this instruction sets the OV flag.

# **Operations:**

```
tmp = Rs1.W[0] - Rs2.W[0];
if (tmp > (2^31)-1) {
   res = (2^31)-1;
   OV = 1;
} else if (tmp < -2^31) {
   res = -2^31;
    OV = 1
} else {
   res = tmp;
}
Rd = res[31:0]; // RV32
Rd = SE(res[31:0]); // RV64</pre>
```

## **Parameters**

- a [in] int type of value stored in a
- **b** [in] int type of value stored in b

**Returns** value stored in long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UKADDW (unsigned int a, unsigned int b)

UKADDW (Unsigned Addition with U32 Saturation)

Type: DSP Syntax:

```
UKADDW Rd, Rs1, Rs2
```

# Purpose:

Add the unsigned lower 32-bit content of two registers with U32 saturation.

# **Description:**

The unsigned lower 32-bit content of Rs1 is added with the unsigned lower 32-bit content of Rs2. And the result is saturated to the 32-bit unsigned integer range of [0, 2^32-1] and then sign-extended and written to Rd. If saturation happens, this instruction sets the OV flag.

# **Operations:**

```
tmp = Rs1.W[0] + Rs2.W[0];
if (tmp > (2^32)-1) {
   tmp[31:0] = (2^32)-1;
   OV = 1;
}
Rd = tmp[31:0]; // RV32
Rd = SE(tmp[31:0]); // RV64
```

## **Parameters**

- a [in] unsigned int type of value stored in a
- **b** [in] unsigned int type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UKSUBW (unsigned int a, unsigned int b)

UKSUBW (Unsigned Subtraction with U32 Saturation)

Type: DSP

# Syntax:

```
UKSUBW Rd, Rs1, Rs2
```

# Purpose:

Subtract the unsigned lower 32-bit content of two registers with unsigned 32-bit saturation.

# **Description**:

The unsigned lower 32-bit content of Rs2 is subtracted from the unsigned lower 32-bit content of Rs1. And the result is saturated to the 32-bit unsigned integer range of [0, 2^32-1] and then sign-extended and written to Rd. If saturation happens, this instruction sets the OV flag.

# **Operations:**

```
tmp = Rs1.W[0] - Rs2.W[0];
if (tmp < 0) {
   tmp[31:0] = 0;
   OV = 1;
}
Rd = tmp[31:0]; // RV32
Rd = SE(tmp[31:0]); // RV64</pre>
```

## **Parameters**

- a [in] unsigned int type of value stored in a
- **b** [in] unsigned int type of value stored in b

**Returns** value stored in unsigned long type

# 32-bit Computation Instructions

## **Functions**

```
__STATIC_FORCEINLINE long __RV_MAXW (int a, int b)
```

MAXW (32-bit Signed Word Maximum)

Type: DSP

Syntax:

```
MAXW Rd, Rs1, Rs2
```

## **Purpose**:

Get the larger value from the 32-bit contents of two general registers.

# **Description**:

This instruction compares two signed 32-bit integers stored in Rs1 and Rs2, picks the larger value as the result, and writes the result to Rd.

# **Operations:**

```
if (Rs1.W[0] >= Rs2.W[0]) {
   Rd = SE(Rs1.W[0]);
} else {
   Rd = SE(Rs2.W[0]);
}
```

## **Parameters**

- a [in] int type of value stored in a
- **b** [in] int type of value stored in b

**Returns** value stored in long type

# \_\_STATIC\_FORCEINLINE long \_\_RV\_MINW (int a, int b)

MINW (32-bit Signed Word Minimum)

Type: DSP Syntax:

```
MINW Rd, Rs1, Rs2
```

#### Purpose:

Get the smaller value from the 32-bit contents of two general registers.

#### **Description**:

This instruction compares two signed 32-bit integers stored in Rs1 and Rs2, picks the smaller value as the result, and writes the result to Rd.

## **Operations:**

```
if (Rs1.W[0] >= Rs2.W[0]) { Rd = SE(Rs2.W[0]); } else { Rd = SE(Rs1.W[0]); }
```

# **Parameters**

- a [in] int type of value stored in a
- **b** [in] int type of value stored in b

**Returns** value stored in long type

# \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_MULR64 (unsigned long a, unsigned long b)

MULR64 (Multiply Word Unsigned to 64-bit Data)

Type: DSP Syntax:

```
MULR64 Rd, Rs1, Rs2
```

# Purpose:

Multiply the 32-bit unsigned integer contents of two registers and write the 64-bit result.

# **RV32 Description:**

This instruction multiplies the 32-bit content of Rs1 with that of Rs2 and writes the 64-bit multiplication result to an even/odd pair of registers containing Rd. Rd(4,1) index d determines the even/odd pair group of the two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the result and the even 2d register of the pair contains the low 32-bit of the result. The lower 32-bit contents of Rs1 and Rs2 are treated as unsigned integers.

#### **RV64 Description**:

This instruction multiplies the lower 32-bit content of Rs1 with that of Rs2 and writes the 64-bit multiplication result to Rd. The lower 32-bit contents of Rs1 and Rs2 are treated as unsigned integers.

# **Operations:**

```
RV32:
Mresult = CONCAT(1`b0,Rs1) u* CONCAT(1`b0,Rs2);
R[Rd(4,1).1(0)][31:0] = Mresult[63:32];
R[Rd(4,1).0(0)][31:0] = Mresult[31:0];
RV64:
Rd = Mresult[63:0];
Mresult = CONCAT(1`b0,Rs1.W[0]) u* CONCAT(1`b0,Rs2.W[0]);
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

Returns value stored in unsigned long long type

```
__STATIC_FORCEINLINE long long __RV_MULSR64 (long a, long b)
```

MULSR64 (Multiply Word Signed to 64-bit Data)

Type: DSP Syntax:

```
MULSR64 Rd, Rs1, Rs2
```

# Purpose:

Multiply the 32-bit signed integer contents of two registers and write the 64-bit result.

# **RV32 Description:**

This instruction multiplies the lower 32-bit content of Rs1 with the lower 32-bit content of Rs2 and writes the 64-bit multiplication result to an even/odd pair of registers containing Rd. Rd(4,1) index d determines the even/odd pair group of the two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the result and the even 2d register of the pair contains the low 32-bit of the result. The lower 32-bit contents of Rs1 and Rs2 are treated as signed integers.

# **RV64 Description:**

This instruction multiplies the lower 32-bit content of Rs1 with the lower 32-bit content of Rs2 and writes the 64-bit multiplication result to Rd. The lower 32-bit contents of Rs1 and Rs2 are treated as signed integers.

# **Operations:**

```
RV32:
Mresult = Ra s* Rb;
R[Rd(4,1).1(0)][31:0] = Mresult[63:32];
R[Rd(4,1).0(0)][31:0] = Mresult[31:0];
RV64:
Mresult = Ra.W[0] s* Rb.W[0];
Rd = Mresult[63:0];
```

#### **Parameters**

- a [in] long type of value stored in a
- **b** [in] long type of value stored in b

# \_\_STATIC\_FORCEINLINE long \_\_RV\_RADDW (int a, int b)

RADDW (32-bit Signed Halving Addition)

Type: DSP Syntax:

```
RADDW Rd, Rs1, Rs2
```

# Purpose:

Add 32-bit signed integers and the results are halved to avoid overflow or saturation.

# **Description:**

This instruction adds the first 32-bit signed integer in Rs1 with the first 32-bit signed integer in Rs2. The result is first arithmetically right-shifted by 1 bit and then sign-extended and written to Rd.

# **Examples:**

```
* Rs1 = 0x7FFFFFFF, Rs2 = 0x7FFFFFFF, Rd = 0x7FFFFFFFF

* Rs1 = 0x80000000, Rs2 = 0x80000000, Rd = 0x80000000

* Rs1 = 0x40000000, Rs2 = 0x80000000, Rd = 0xE0000000
```

# **Operations:**

```
RV32:
Rd[31:0] = (Rs1[31:0] + Rs2[31:0]) s>> 1;
RV64:
resw[31:0] = (Rs1[31:0] + Rs2[31:0]) s>> 1;
Rd[63:0] = SE(resw[31:0]);
```

# **Parameters**

- a [in] int type of value stored in a
- **b** [in] int type of value stored in b

Returns value stored in long type

# \_\_STATIC\_FORCEINLINE long \_\_RV\_RSUBW (int a, int b)

RSUBW (32-bit Signed Halving Subtraction)

Type: DSP Syntax:

```
RSUBW Rd, Rs1, Rs2
```

#### Purpose:

Subtract 32-bit signed integers and the result is halved to avoid overflow or saturation.

# **Description**:

This instruction subtracts the first 32-bit signed integer in Rs2 from the first 32-bit signed integer in Rs1. The result is first arithmetically right-shifted by 1 bit and then sign-extended and written to Rd.

# **Examples:**

```
* Rs1 = 0x7FFFFFFF, Rs2 = 0x80000000, Rd = 0x7FFFFFFF

* Rs1 = 0x80000000, Rs2 = 0x7FFFFFFF, Rd = 0x80000000

* Rs1 = 0x80000000, Rs2 = 0x40000000, Rd = 0xA0000000
```

# **Operations:**

```
RV32:
Rd[31:0] = (Rs1[31:0] - Rs2[31:0]) s>> 1;
RV64:
resw[31:0] = (Rs1[31:0] - Rs2[31:0]) s>> 1;
Rd[63:0] = SE(resw[31:0]);
```

#### **Parameters**

- a [in] int type of value stored in a
- **b** [in] int type of value stored in b

**Returns** value stored in long type

```
__STATIC_FORCEINLINE unsigned long __RV_URADDW (unsigned int a, unsigned int b)
```

URADDW (32-bit Unsigned Halving Addition)

Type: DSP Syntax:

```
URADDW Rd, Rs1, Rs2
```

#### Purpose:

Add 32-bit unsigned integers and the results are halved to avoid overflow or saturation.

# **Description**:

This instruction adds the first 32-bit unsigned integer in Rs1 with the first 32-bit unsigned integer in Rs2. The result is first logically right-shifted by 1 bit and then sign-extended and written to Rd.

# **Examples:**

```
* Ra = 0x7FFFFFFF, Rb = 0x7FFFFFFF Rt = 0x7FFFFFFF

* Ra = 0x80000000, Rb = 0x80000000 Rt = 0x80000000

* Ra = 0x40000000, Rb = 0x80000000 Rt = 0x60000000
```

# **Operations:**

```
* RV32:

Rd[31:0] = (Rs1[31:0] + Rs2[31:0]) u>> 1;

* RV64:

resw[31:0] = (Rs1[31:0] + Rs2[31:0]) u>> 1;

Rd[63:0] = SE(resw[31:0]);
```

# **Parameters**

- a [in] unsigned int type of value stored in a
- **b** [in] unsigned int type of value stored in b

Returns value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_URSUBW (unsigned int a, unsigned int b)

URSUBW (32-bit Unsigned Halving Subtraction)

Type: DSP Syntax:

```
URSUBW Rd, Rs1, Rs2
```

# Purpose:

Subtract 32-bit unsigned integers and the result is halved to avoid overflow or saturation.

# **Description:**

This instruction subtracts the first 32-bit signed integer in Rs2 from the first 32-bit signed integer in Rs1. The result is first logically right-shifted by 1 bit and then sign-extended and written to Rd.

## **Examples:**

```
* Ra = 0x7FFFFFFF, Rb = 0x80000000 Rt = 0xFFFFFFFF

* Ra = 0x80000000, Rb = 0x7FFFFFFF Rt = 0x000000000

* Ra = 0x80000000, Rb = 0x40000000 Rt = 0x200000000
```

# **Operations:**

```
* RV32:

Rd[31:0] = (Rs1[31:0] - Rs2[31:0]) u>> 1;

* RV64:

resw[31:0] = (Rs1[31:0] - Rs2[31:0]) u>> 1;

Rd[63:0] = SE(resw[31:0]);
```

## **Parameters**

- a [in] unsigned int type of value stored in a
- **b** [in] unsigned int type of value stored in b

**Returns** value stored in unsigned long type

## OV (Overflow) flag Set/Clear Instructions

```
__STATIC_FORCEINLINE void __RV_CLROV (void)

__STATIC_FORCEINLINE unsigned long __RV_RDOV (void)

group NMSIS_Core_DSP_Intrinsic_OV_FLAG_SC
```

OV (Overflow) flag Set/Clear Instructions.

The following table lists the user instructions related to Overflow (OV) flag manipulation. there are 2 OV (Overflow) flag Set/Clear Instructions

#### **Functions**

```
__STATIC_FORCEINLINE void __RV_CLROV (void)
```

CLROV (Clear OV flag)

Type: DSP Syntax:

CLROV # pseudo mnemonic

# Purpose:

This pseudo instruction is an alias to CSRRCI x0, ucode, 1 instruction.

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_RDOV (void)

RDOV (Read OV flag)

Type: DSP Syntax:

RDOV Rd # pseudo mnemonic

## Purpose:

This pseudo instruction is an alias to CSRR Rd, ucode instruction which maps to the real instruction of CSRRS Rd, ucode, x0.

**Returns** value stored in unsigned long type

# **Non-SIMD Miscellaneous Instructions**

```
__STATIC_FORCEINLINE long __RV_AVE (long a, long b)

__STATIC_FORCEINLINE unsigned long __RV_BITREV (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_BPICK (unsigned long a, unsigned long b, unsigned long c)

__STATIC_FORCEINLINE unsigned long __RV_MADDR32 (unsigned long t, unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_MSUBR32 (unsigned long t, unsigned long a, unsigned long b)

__STATIC_FORCEINLINE long __RV_SRA_U (long a, unsigned int b)

__STATIC_FORCEINLINE unsigned long __RV_SWAP8 (unsigned long a)
```

```
__STATIC_FORCEINLINE unsigned long __RV_SWAP16 (unsigned long a)

__STATIC_FORCEINLINE unsigned long __RV_WEXT (long long a, unsigned int b)

__RV_BITREVI(a, b)

__RV_INSB(t, a, b)

__RV_SRAI_U(a, b)

__RV_WEXTI(a, b)

group NMSIS_Core_DSP_Intrinsic_NON_SIMD_MISC

Non-SIMD Miscellaneous Instructions.
```

There are 13 Miscellaneous Instructions here.

#### **Defines**

```
__RV_BITREVI(a, b)
```

BITREVI (Bit Reverse Immediate)

Type: DSP

# Syntax:

```
(RV32) BITREVI Rd, Rs1, imm[4:0]
(RV64) BITREVI Rd, Rs1, imm[5:0]
```

#### Purpose:

Reverse the bit positions of the source operand within a specified width starting from bit 0. The reversed width is an immediate value.

## **Description**:

This instruction reverses the bit positions of the content of Rs1. The reversed bit width is calculated as imm[4:0]+1 (RV32) or imm[5:0]+1 (RV64). The upper bits beyond the reversed width are filled with zeros. After the bit reverse operation, the result is written to Rd.

# **Operations:**

```
msb = imm[4:0]; (RV32)
msb = imm[5:0]; (RV64)
rev[0:msb] = Rs1[msb:0];
Rd = ZE(rev[msb:0]);
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b [in]** unsigned long type of value stored in b

**Returns** value stored in unsigned long type

```
__RV_INSB(t, a, b)
```

INSB (Insert Byte)

Type: DSP Syntax:

```
(RV32) INSB Rd, Rs1, imm[1:0]
(RV64) INSB Rd, Rs1, imm[2:0]
```

# Purpose:

Insert byte 0 of a 32-bit or 64-bit register into one of the byte elements of another register.

# **Description**:

This instruction inserts byte 0 of Rs1 into byte imm[1:0] (RV32) or imm[2:0] (RV64) of Rd.

# **Operations:**

```
bpos = imm[1:0]; (RV32)
bpos = imm[2:0]; (RV64)
Rd.B[bpos] = Rs1.B[0]
```

#### **Parameters**

- t [in] unsigned long type of value stored in t
- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

Returns value stored in unsigned long type

```
_RV_SRAI_U(a, b)
```

SRAI.u (Rounding Shift Right Arithmetic Immediate)

Type: DSP Syntax:

```
SRAI.u Rd, Rs1, imm6u[4:0] (RV32)
SRAI.u Rd, Rs1, imm6u[5:0] (RV64)
```

## Purpose:

Perform an arithmetic right shift operation with rounding. The shift amount is an immediate value.

# **Description**:

This instruction right-shifts the content of Rs1 arithmetically. The shifted out bits are filled with the signbit and the shift amount is specified by the imm6u[4:0] (RV32) or imm6u[5:0] (RV64) constant . For the rounding operation, a value of 1 is added to the most significant discarded bit of the data to calculate the final result. And the result is written to Rd.

# **Operations:**

```
* RV32:

sa = imm6u[4:0];

if (sa > 0) {

res[31:-1] = SE33(Rs1[31:(sa-1)]) + 1;
```

(continues on next page)

```
Rd = res[31:0];
} else {
  Rd = Rs1;
}
* RV64:
sa = imm6u[5:0];
if (sa > 0) {
  res[63:-1] = SE65(Rs1[63:(sa-1)]) + 1;
  Rd = res[63:0];
} else {
  Rd = Rs1;
}
```

#### **Parameters**

- a [in] long type of value stored in a
- **b [in]** unsigned int type of value stored in b

**Returns** value stored in long type

```
__RV_WEXTI(a, b)
```

WEXTI (Extract Word from 64-bit Immediate)

Type: DSP

# Syntax:

```
WEXTI Rd, Rs1, #LSBloc
```

# Purpose:

Extract a 32-bit word from a 64-bit value stored in an even/odd pair of registers (RV32) or a register (RV64) starting from a specified immediate LSB bit position.

# **RV32 Description:**

This instruction extracts a 32-bit word from a 64-bit value of an even/odd pair of registers specified by Rs1(4,1) starting from a specified immediate LSB bit position, #LSBloc. The extracted word is written to Rd. Rs1(4,1), i.e., d, determines the even/odd pair group of the two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the 64-bit value and the even 2d register of the pair contains the low 32-bit of the 64-bit value.

#### **RV64 Description:**

This instruction extracts a 32-bit word from a 64-bit value in Rs1 starting from a specified immediate LSB bit position, #LSBloc. The extracted word is sign-extended and written to lower 32- bit of Rd.

# **Operations:**

#### **Parameters**

- a [in] long long type of value stored in a
- **b [in]** unsigned int type of value stored in b

**Returns** value stored in unsigned long type

#### **Functions**

```
__STATIC_FORCEINLINE long __RV_AVE (long a, long b)
```

AVE (Average with Rounding)

Type: DSP Syntax:

```
AVE Rd, Rs1, Rs2
```

# Purpose:

Calculate the average of the contents of two general registers.

# **Description**:

This instruction calculates the average value of two signed integers stored in Rs1 and Rs2, rounds up a half-integer result to the nearest integer, and writes the result to Rd.

# **Operations:**

```
Sum = CONCAT(Rs1[MSB],Rs1[MSB:0]) + CONCAT(Rs2[MSB],Rs2[MSB:0]) + 1;
Rd = Sum[(MSB+1):1];
for RV32: MSB=31,
for RV64: MSB=63
```

# **Parameters**

- a [in] long type of value stored in a
- **b** [in] long type of value stored in b

**Returns** value stored in long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_BITREV (unsigned long a, unsigned long b)

BITREV (Bit Reverse)

Type: DSP Syntax:

```
BITREV Rd, Rs1, Rs2
```

# Purpose:

Reverse the bit positions of the source operand within a specified width starting from bit 0. The reversed width is a variable from a GPR.

# **Description**:

This instruction reverses the bit positions of the content of Rs1. The reversed bit width is calculated as Rs2[4:0]+1 (RV32) or Rs2[5:0]+1 (RV64). The upper bits beyond the reversed width are filled with zeros. After the bit reverse operation, the result is written to Rd.

# **Operations:**

```
msb = Rs2[4:0]; (for RV32)
msb = Rs2[5:0]; (for RV64)
rev[0:msb] = Rs1[msb:0];
Rd = ZE(rev[msb:0]);
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_BPICK (unsigned long a, unsigned long b, unsigned long c)

BPICK (Bit-wise Pick)

Type: DSP

# Syntax:

```
BPICK Rd, Rs1, Rs2, Rc
```

# Purpose:

Select from two source operands based on a bit mask in the third operand.

# **Description**:

This instruction selects individual bits from Rs1 or Rs2, based on the bit mask value in Rc. If a bit in Rc is 1, the corresponding bit is from Rs1; otherwise, the corresponding bit is from Rs2. The selection results are written to Rd.

# **Operations:**

```
Rd[x] = Rc[x]? Rs1[x] : Rs2[x];
for RV32, x=31...0
for RV64, x=63...0
```

# **Parameters**

- a [in] unsigned long type of value stored in a
- **b [in]** unsigned long type of value stored in b
- c [in] unsigned long type of value stored in c

Returns value stored in unsigned long type

# $\_$ STATIC\_FORCEINLINE unsigned long $\_$ RV $\_$ MADDR32 (unsigned long t, unsigned long a, unsigned long b)

MADDR32 (Multiply and Add to 32-Bit Word)

Type: DSP

## Syntax:

```
MADDR32 Rd, Rs1, Rs2
```

#### Purpose:

Multiply the 32-bit contents of two registers and add the lower 32-bit multiplication result to the 32-bit content of a destination register. Write the final result back to the destination register.

# **Description**:

This instruction multiplies the lower 32-bit content of Rs1 with that of Rs2. It adds the lower 32-bit multiplication result to the lower 32-bit content of Rd and writes the final result (RV32) or sign-extended result (RV64) back to Rd. The contents of Rs1 and Rs2 can be either signed or unsigned integers.

## **Operations:**

```
RV32:
Mresult = Rs1 * Rs2;
Rd = Rd + Mresult.W[0];
RV64:
Mresult = Rs1.W[0] * Rs2.W[0];
tres[31:0] = Rd.W[0] + Mresult.W[0];
Rd = SE64(tres[31:0]);
```

#### **Parameters**

- t [in] unsigned long type of value stored in t
- a [in] unsigned long type of value stored in a
- **b [in]** unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_MSUBR32 (unsigned long t, unsigned long a, unsigned long b)

MSUBR32 (Multiply and Subtract from 32-Bit Word)

Type: DSP Syntax:

```
MSUBR32 Rd, Rs1, Rs2
```

# Purpose:

Multiply the 32-bit contents of two registers and subtract the lower 32-bit multiplication result from the 32-bit content of a destination register. Write the final result back to the destination register.

## **Description**:

This instruction multiplies the lower 32-bit content of Rs1 with that of Rs2, subtracts the lower 32-bit multiplication result from the lower 32-bit content of Rd, then writes the final result (RV32) or sign-extended result (RV64) back to Rd. The contents of Rs1 and Rs2 can be either signed or unsigned integers.

## **Operations:**

```
RV32:
Mresult = Rs1 * Rs2;
Rd = Rd - Mresult.W[0];
RV64:
Mresult = Rs1.W[0] * Rs2.W[0];
tres[31:0] = Rd.W[0] - Mresult.W[0];
Rd = SE64(tres[31:0]);
```

#### **Parameters**

- t [in] unsigned long type of value stored in t
- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

Returns value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE long \_\_RV\_SRA\_U (long a, unsigned int b)

SRA.u (Rounding Shift Right Arithmetic)

Type: DSP

Syntax:

```
SRA.u Rd, Rs1, Rs2
```

#### Purpose:

Perform an arithmetic right shift operation with rounding. The shift amount is a variable from a GPR.

# **Description**:

This instruction right-shifts the content of Rs1 arithmetically. The shifted out bits are filled with the sign-bit and the shift amount is specified by the low-order 5-bits (RV32) or 6-bits (RV64) of the Rs2 register. For the rounding operation, a value of 1 is added to the most significant discarded bit of the data to calculate the final result. And the result is written to Rd.

# **Operations:**

```
* RV32:
sa = Rs2[4:0];
if (sa > 0) {
  res[31:-1] = SE33(Rs1[31:(sa-1)]) + 1;
  Rd = res[31:0];
} else {
  Rd = Rs1;
}
* RV64:
sa = Rs2[5:0];
if (sa > 0) {
  res[63:-1] = SE65(Rs1[63:(sa-1)]) + 1;
  Rd = res[63:0];
} else {
  Rd = Rs1;
}
```

#### **Parameters**

- a [in] long type of value stored in a
- **b [in]** unsigned int type of value stored in b

**Returns** value stored in long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SWAP8 (unsigned long a)

SWAP8 (Swap Byte within Halfword)

Type: DSP Syntax:

```
SWAP8 Rd, Rs1
```

## Purpose:

Swap the bytes within each halfword of a register.

# **Description:**

This instruction swaps the bytes within each halfword of Rs1 and writes the result to Rd.

# **Operations:**

```
Rd.H[x] = CONCAT(Rs1.H[x][7:0],Rs1.H[x][15:8]);

for RV32: x=1...0,

for RV64: x=3...0
```

Parameters a – [in] unsigned long type of value stored in a

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SWAP16 (unsigned long a)

SWAP16 (Swap Halfword within Word)

Type: DSP Syntax:

```
SWAP16 Rd, Rs1
```

# Purpose:

Swap the 16-bit halfwords within each word of a register.

# **Description**:

This instruction swaps the 16-bit halfwords within each word of Rs1 and writes the result to Rd.

# **Operations:**

```
Rd.W[x] = CONCAT(Rs1.W[x][15:0],Rs1.H[x][31:16]);

for RV32: x=0,

for RV64: x=1...0
```

Parameters a – [in] unsigned long type of value stored in a

Returns value stored in unsigned long type

```
__STATIC_FORCEINLINE unsigned long __RV_WEXT (long long a, unsigned int b)
```

WEXT (Extract Word from 64-bit)

Type: DSP Syntax:

```
WEXT Rd, Rs1, Rs2
```

#### Purpose:

Extract a 32-bit word from a 64-bit value stored in an even/odd pair of registers (RV32) or a register (RV64) starting from a specified LSB bit position in a register.

## **RV32 Description:**

This instruction extracts a 32-bit word from a 64-bit value of an even/odd pair of registers specified by Rs1(4,1) starting from a specified LSB bit position, specified in Rs2[4:0]. The extracted word is written to Rd. Rs1(4,1), i.e., d, determines the even/odd pair group of the two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the 64-bit value and the even 2d register of the pair contains the low 32-bit of the 64-bit value.

## **Operations:**

```
* RV32:
Idx0 = CONCAT(Rs1(4,1),1'b0); Idx1 = CONCAT(Rs1(4,1),1'b1);
src[63:0] = Concat(R[Idx1], R[Idx0]);
LSBloc = Rs2[4:0];
Rd = src[31+LSBloc:LSBloc];
* RV64:
LSBloc = Rs2[4:0];
ExtractW = Rs1[31+LSBloc:LSBloc];
Rd = SE(ExtractW)
```

# **Parameters**

- a [in] long long type of value stored in a
- **b [in]** unsigned int type of value stored in b

**Returns** value stored in unsigned long type

# group NMSIS\_Core\_DSP\_Intrinsic\_NON\_SIMD

Non-SIMD Instructions.

#### Partial-SIMD Data Processing Instructions

# SIMD 16-bit Packing Instructions

```
__STATIC_FORCEINLINE unsigned long __RV_PKBB16 (unsigned long a, unsigned long b)
__STATIC_FORCEINLINE unsigned long __RV_PKBT16 (unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE unsigned long __RV_PKTT16 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_PKTB16 (unsigned long a, unsigned long b)

group NMSIS_Core_DSP_Intrinsic_SIMD_16B_PACK
```

SIMD 16-bit Packing Instructions.

there are 4 SIMD16-bit Packing Instructions.

## **Functions**

```
__STATIC_FORCEINLINE unsigned long __RV_PKBB16 (unsigned long a, unsigned long b)
```

PKBB16 (Pack Two 16-bit Data from Both Bottom Half)

Type: DSP

# Syntax:

```
PKBB16 Rd, Rs1, Rs2
PKBT16 Rd, Rs1, Rs2
PKTT16 Rd, Rs1, Rs2
PKTB16 Rd, Rs1, Rs2
```

# Purpose:

Pack 16-bit data from 32-bit chunks in two registers.

- PKBB16: bottom.bottom
- PKBT16 bottom.top
- PKTT16 top.top
- PKTB16 top.bottom

# **Description**:

```
(PKBB16) moves Rs1.W[x][15:0] to Rd.W[x][31:16] and moves Rs2.W[x] [15:0] to Rd.W[x] [15:0]. (PKBT16) moves Rs1.W[x] [15:0] to Rd.W[x] [31:16] and moves Rs2.W[x] [31:16] to Rd.W[x] [15:0]. (PKTT16) moves Rs1.W[x] [31:16] to Rd.W[x] [31:16] and moves Rs2.W[x] [31:16] to Rd.W[x] [15:0]. (PKTB16) moves Rs1.W[x] [31:16] to Rd.W[x] [31:16] and moves Rs2.W[x] [15:0] to Rd.W[x] [15:0].
```

# **Operations:**

```
Rd.W[x][31:0] = CONCAT(Rs1.W[x][15:0], Rs2.W[x][15:0]); // PKBB16
Rd.W[x][31:0] = CONCAT(Rs1.W[x][15:0], Rs2.W[x][31:16]); // PKBT16
Rd.W[x][31:0] = CONCAT(Rs1.W[x][31:16], Rs2.W[x][15:0]); // PKTB16
Rd.W[x][31:0] = CONCAT(Rs1.W[x][31:16], Rs2.W[x][31:16]); // PKTT16
for RV32: x=0,
for RV64: x=1...0
```

# **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_PKBT16 (unsigned long a, unsigned long b)

PKBT16 (Pack Two 16-bit Data from Bottom and Top Half)

Type: DSP Syntax:

```
PKBB16 Rd, Rs1, Rs2
PKBT16 Rd, Rs1, Rs2
PKTT16 Rd, Rs1, Rs2
PKTB16 Rd, Rs1, Rs2
```

# Purpose:

Pack 16-bit data from 32-bit chunks in two registers.

- PKBB16: bottom.bottom
- PKBT16 bottom.top
- PKTT16 top.top
- PKTB16 top.bottom

# **Description**:

(PKBB16) moves Rs1.W[x][15:0] to Rd.W[x][31:16] and moves Rs2.W[x] [15:0] to Rd.W[x] [15:0]. (PKBT16) moves Rs1.W[x] [15:0] to Rd.W[x] [31:16] and moves Rs2.W[x] [31:16] to Rd.W[x] [15:0]. (PKTT16) moves Rs1.W[x] [31:16] to Rd.W[x] [31:16] and moves Rs2.W[x] [31:16] to Rd.W[x] [15:0]. (PKTB16) moves Rs1.W[x] [31:16] to Rd.W[x] [31:16] and moves Rs2.W[x] [15:0] to Rd.W[x] [15:0].

# **Operations:**

```
Rd.W[x][31:0] = CONCAT(Rs1.W[x][15:0], Rs2.W[x][15:0]); // PKBB16
Rd.W[x][31:0] = CONCAT(Rs1.W[x][15:0], Rs2.W[x][31:16]); // PKBT16
Rd.W[x][31:0] = CONCAT(Rs1.W[x][31:16], Rs2.W[x][15:0]); // PKTB16
Rd.W[x][31:0] = CONCAT(Rs1.W[x][31:16]), Rs2.W[x][31:16]); // PKTT16
for RV32: x=0,
for RV64: x=1...0
```

# **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_PKTT16 (unsigned long a, unsigned long b)

PKTT16 (Pack Two 16-bit Data from Both Top Half)

Type: DSP

# Syntax:

```
PKBB16 Rd, Rs1, Rs2
PKBT16 Rd, Rs1, Rs2
```

(continues on next page)

```
PKTT16 Rd, Rs1, Rs2
PKTB16 Rd, Rs1, Rs2
```

#### Purpose:

Pack 16-bit data from 32-bit chunks in two registers.

- PKBB16: bottom.bottom
- PKBT16 bottom.top
- PKTT16 top.top
- PKTB16 top.bottom

# **Description**:

```
(PKBB16) moves Rs1.W[x][15:0] to Rd.W[x][31:16] and moves Rs2.W[x] [15:0] to Rd.W[x] [15:0]. (PKBT16) moves Rs1.W[x] [15:0] to Rd.W[x] [31:16] and moves Rs2.W[x] [31:16] to Rd.W[x] [15:0]. (PKTT16) moves Rs1.W[x] [31:16] to Rd.W[x] [31:16] and moves Rs2.W[x] [31:16] to Rd.W[x] [15:0]. (PKTB16) moves Rs1.W[x] [31:16] to Rd.W[x] [31:16] and moves Rs2.W[x] [15:0] to Rd.W[x] [15:0].
```

# **Operations:**

```
Rd.W[x][31:0] = CONCAT(Rs1.W[x][15:0], Rs2.W[x][15:0]); // PKBB16
Rd.W[x][31:0] = CONCAT(Rs1.W[x][15:0], Rs2.W[x][31:16]); // PKBT16
Rd.W[x][31:0] = CONCAT(Rs1.W[x][31:16], Rs2.W[x][15:0]); // PKTB16
Rd.W[x][31:0] = CONCAT(Rs1.W[x][31:16], Rs2.W[x][31:16]); // PKTT16
for RV32: x=0,
for RV64: x=1...0
```

## **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_PKTB16 (unsigned long a, unsigned long b)

PKTB16 (Pack Two 16-bit Data from Top and Bottom Half)

Type: DSP

# Syntax:

```
PKBB16 Rd, Rs1, Rs2
PKBT16 Rd, Rs1, Rs2
PKTT16 Rd, Rs1, Rs2
PKTB16 Rd, Rs1, Rs2
```

# Purpose:

Pack 16-bit data from 32-bit chunks in two registers.

- PKBB16: bottom.bottom
- PKBT16 bottom.top
- PKTT16 top.top

• PKTB16 top.bottom

# **Description:**

(PKBB16) moves Rs1.W[x][15:0] to Rd.W[x][31:16] and moves Rs2.W[x] [15:0] to Rd.W[x] [15:0]. (PKBT16) moves Rs1.W[x] [15:0] to Rd.W[x] [31:16] and moves Rs2.W[x] [31:16] to Rd.W[x] [15:0]. (PKTT16) moves Rs1.W[x] [31:16] to Rd.W[x] [31:16] and moves Rs2.W[x] [31:16] to Rd.W[x] [15:0]. (PKTB16) moves Rs1.W[x] [31:16] to Rd.W[x] [31:16] and moves Rs2.W[x] [15:0] to Rd.W[x] [15:0].

## **Operations:**

```
Rd.W[x][31:0] = CONCAT(Rs1.W[x][15:0], Rs2.W[x][15:0]); // PKBB16
Rd.W[x][31:0] = CONCAT(Rs1.W[x][15:0], Rs2.W[x][31:16]); // PKBT16
Rd.W[x][31:0] = CONCAT(Rs1.W[x][31:16], Rs2.W[x][15:0]); // PKTB16
Rd.W[x][31:0] = CONCAT(Rs1.W[x][31:16], Rs2.W[x][31:16]); // PKTT16
for RV32: x=0,
for RV64: x=1...0
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# Signed MSW 32x32 Multiply and Add Instructions

```
__STATIC_FORCEINLINE long __RV_KMMAC (long t, long a, long b)

__STATIC_FORCEINLINE long __RV_KMMAC_U (long t, long a, long b)

__STATIC_FORCEINLINE long __RV_KMMSB (long t, long a, long b)

__STATIC_FORCEINLINE long __RV_KMMSB_U (long t, long a, long b)

__STATIC_FORCEINLINE long __RV_KWMMUL (long a, long b)

__STATIC_FORCEINLINE long __RV_KWMMUL_U (long a, long b)

__STATIC_FORCEINLINE long __RV_SMMUL (long a, long b)

__STATIC_FORCEINLINE long __RV_SMMUL_U (long a, long b)

__STATIC_FORCEINLINE long __RV_SMMUL_U (long a, long b)

group NMSIS_Core_DSP_Intrinsic_SIGNED_MSW_32X32_MAC

Signed MSW 32x32 Multiply and Add Instructions.

there are 8 Signed MSW 32x32 Multiply and Add Instructions
```

#### **Functions**

```
__STATIC_FORCEINLINE long __RV_KMMAC (long t, long a, long b)
```

KMMAC (SIMD Saturating MSW Signed Multiply Word and Add)

Type: SIMD

# Syntax:

```
KMMAC Rd, Rs1, Rs2
KMMAC.u Rd, Rs1, Rs2
```

## Purpose:

Multiply the signed 32-bit integer elements of two registers and add the most significant 32-bit results with the signed 32-bit integer elements of a third register. The addition results are saturated first and then written back to the third register. The .u form performs an additional rounding up operation on the multiplication results before adding the most significant 32-bit part of the results.

## **Description:**

This instruction multiplies the signed 32-bit elements of Rs1 with the signed 32-bit elements of Rs2 and adds the most significant 32-bit multiplication results with the signed 32-bit elements of Rd. If the addition result is beyond the Q31 number range ( $-2^31 \le 2^31-1$ ), it is saturated to the range and the OV bit is set to 1. The results after saturation are written to Rd. The .u form of the instruction additionally rounds up the most significant 32-bit of the 64-bit multiplication results by adding a 1 to bit 31 of the results.

## **Operations:**

```
Mres[x][63:0] = Rs1.W[x] * Rs2.W[x];
if (`.u` form) {
   Round[x][32:0] = Mres[x][63:31] + 1;
   res[x] = Rd.W[x] + Round[x][32:1];
} else {
   res[x] = Rd.W[x] + Mres[x][63:32];
}
if (res[x] > (2^31)-1) {
   res[x] = (2^31)-1;
   OV = 1;
} else if (res[x] < -2^31) {
   res[x] = -2^31;
   OV = 1;
}
Rd.W[x] = res[x];
for RV32: x=0
for RV64: x=1...0</pre>
```

#### **Parameters**

- t [in] long type of value stored in t
- a [in] long type of value stored in a
- **b** [in] long type of value stored in b

**Returns** value stored in long type

# \_\_STATIC\_FORCEINLINE long \_\_RV\_KMMAC\_U (long t, long a, long b)

KMMAC.u (SIMD Saturating MSW Signed Multiply Word and Add with Rounding)

Type: SIMD

## Syntax:

```
KMMAC Rd, Rs1, Rs2
KMMAC.u Rd, Rs1, Rs2
```

# Purpose:

Multiply the signed 32-bit integer elements of two registers and add the most significant 32-bit results with the signed 32-bit integer elements of a third register. The addition results are saturated first and then written back to the third register. The .u form performs an additional rounding up operation on the multiplication results before adding the most significant 32-bit part of the results.

# **Description**:

This instruction multiplies the signed 32-bit elements of Rs1 with the signed 32-bit elements of Rs2 and adds the most significant 32-bit multiplication results with the signed 32-bit elements of Rd. If the addition result is beyond the Q31 number range (-2^31 <=  $2^31-1$ ), it is saturated to the range and the OV bit is set to 1. The results after saturation are written to Rd. The .u form of the instruction additionally rounds up the most significant 32-bit of the 64-bit multiplication results by adding a 1 to bit 31 of the results.

# **Operations:**

```
Mres[x][63:0] = Rs1.W[x] * Rs2.W[x];
if (`.u` form) {
   Round[x][32:0] = Mres[x][63:31] + 1;
   res[x] = Rd.W[x] + Round[x][32:1];
} else {
   res[x] = Rd.W[x] + Mres[x][63:32];
}
if (res[x] > (2^31)-1) {
   res[x] = (2^31)-1;
   OV = 1;
} else if (res[x] < -2^31) {
   res[x] = -2^31;
   OV = 1;
}
Rd.W[x] = res[x];
for RV32: x=0
for RV64: x=1...0</pre>
```

#### **Parameters**

- t [in] long type of value stored in t
- a [in] long type of value stored in a
- **b** [in] long type of value stored in b

**Returns** value stored in long type

# \_\_STATIC\_FORCEINLINE long \_\_RV\_KMMSB (long t, long a, long b)

KMMSB (SIMD Saturating MSW Signed Multiply Word and Subtract)

Type: SIMD

# Syntax:

```
KMMSB Rd, Rs1, Rs2
KMMSB.u Rd, Rs1, Rs2
```

# Purpose:

Multiply the signed 32-bit integer elements of two registers and subtract the most significant 32-bit results from the signed 32-bit elements of a third register. The subtraction results are written to the third register. The .u form performs an additional rounding up operation on the multiplication results before subtracting the most significant 32-bit part of the results.

## **Description:**

This instruction multiplies the signed 32-bit elements of Rs1 with the signed 32-bit elements of Rs2 and subtracts the most significant 32-bit multiplication results from the signed 32-bit elements of Rd. If the subtraction result is beyond the Q31 number range ( $-2^31 <= 2^31-1$ ), it is saturated to the range and the OV bit is set to 1. The results after saturation are written to Rd. The .u form of the instruction additionally rounds up the most significant 32-bit of the 64-bit multiplication results by adding a 1 to bit 31 of the results.

## **Operations:**

```
Mres[x][63:0] = Rs1.W[x] * Rs2.W[x];
if (`.u` form) {
   Round[x][32:0] = Mres[x][63:31] + 1;
   res[x] = Rd.W[x] - Round[x][32:1];
} else {
   res[x] = Rd.W[x] - Mres[x][63:32];
}
if (res[x] > (2^31)-1) {
   res[x] = (2^31)-1;
   OV = 1;
} else if (res[x] < -2^31) {
   res[x] = -2^31;
   OV = 1;
}
Rd.W[x] = res[x];
for RV32: x=0
for RV64: x=1...0</pre>
```

#### **Parameters**

- t [in] long type of value stored in t
- a [in] long type of value stored in a
- **b** [in] long type of value stored in b

**Returns** value stored in long type

```
__STATIC_FORCEINLINE long __RV_KMMSB_U (long t, long a, long b)
```

KMMSB.u (SIMD Saturating MSW Signed Multiply Word and Subtraction with Rounding)

Type: SIMD

Syntax:

```
KMMSB Rd, Rs1, Rs2
KMMSB.u Rd, Rs1, Rs2
```

# Purpose:

Multiply the signed 32-bit integer elements of two registers and subtract the most significant 32-bit results from the signed 32-bit elements of a third register. The subtraction results are written to the third register. The .u form performs an additional rounding up operation on the multiplication results before subtracting the most significant 32-bit part of the results.

## **Description**:

This instruction multiplies the signed 32-bit elements of Rs1 with the signed 32-bit elements of Rs2 and subtracts the most significant 32-bit multiplication results from the signed 32-bit elements of Rd. If the subtraction result is beyond the Q31 number range ( $-2^31 \le 2^31 \le 2^$ 

# **Operations:**

```
Mres[x][63:0] = Rs1.W[x] * Rs2.W[x];
if (`.u` form) {
 Round[x][32:0] = Mres[x][63:31] + 1;
 res[x] = Rd.W[x] - Round[x][32:1];
} else {
 res[x] = Rd.W[x] - Mres[x][63:32];
}
if (res[x] > (2^31)-1) {
 res[x] = (2^31)-1;
 OV = 1;
else if (res[x] < -2^31) {
 res[x] = -2^31;
 OV = 1;
Rd.W[x] = res[x];
for RV32: x=0
for RV64: x=1...0
```

# **Parameters**

- t [in] long type of value stored in t
- a [in] long type of value stored in a
- **b** [in] long type of value stored in b

**Returns** value stored in long type

# \_\_STATIC\_FORCEINLINE long \_\_RV\_KWMMUL (long a, long b)

KWMMUL (SIMD Saturating MSW Signed Multiply Word & Double)

Type: SIMD

Syntax:

```
KWMMUL Rd, Rs1, Rs2
KWMMUL.u Rd, Rs1, Rs2
```

# Purpose:

Multiply the signed 32-bit integer elements of two registers, shift the results left 1-bit, saturate, and write the most significant 32-bit results to a register. The .u form additionally rounds up the multiplication results from the most signification discarded bit.

## **Description:**

This instruction multiplies the 32-bit elements of Rs1 with the 32-bit elements of Rs2. It then shifts the multiplication results one bit to the left and takes the most significant 32-bit results. If the shifted result is greater than 2^31-1, it is saturated to 2^31-1 and the OV flag is set to 1. The final element result is written to Rd. The 32-bit elements of Rs1 and Rs2 are treated as signed integers. The .u form of the instruction additionally rounds up the 64-bit multiplication results by adding a 1 to bit 30 before the shift and saturation operations.

## **Operations:**

```
if ((0x800000000 != Rs1.W[x]) | (0x800000000 != Rs2.W[x])) {
    Mres[x][63:0] = Rs1.W[x] * Rs2.W[x];
    if (`.u` form) {
        Round[x][33:0] = Mres[x][63:30] + 1;
        Rd.W[x] = Round[x][32:1];
    } else {
        Rd.W[x] = Mres[x][62:31];
    }
} else {
    Rd.W[x] = 0x7ffffffff;
    OV = 1;
}
for RV32: x=0
for RV64: x=1...0
```

#### **Parameters**

- a [in] long type of value stored in a
- **b** [in] long type of value stored in b

**Returns** value stored in long type

# \_\_STATIC\_FORCEINLINE long \_\_RV\_KWMMUL\_U (long a, long b)

KWMMUL.u (SIMD Saturating MSW Signed Multiply Word & Double with Rounding)

Type: SIMD

# Syntax:

```
KWMMUL Rd, Rs1, Rs2
KWMMUL.u Rd, Rs1, Rs2
```

# Purpose:

Multiply the signed 32-bit integer elements of two registers, shift the results left 1-bit, saturate, and write the most significant 32-bit results to a register. The  $\cdot$ u form additionally rounds up the multiplication results from the most signification discarded bit.

# **Description**:

This instruction multiplies the 32-bit elements of Rs1 with the 32-bit elements of Rs2. It then shifts the multiplication results one bit to the left and takes the most significant 32-bit results. If the shifted result is greater than 2^31-1, it is saturated to 2^31-1 and the OV flag is set to 1. The final element result is written to Rd. The 32-bit elements of Rs1 and Rs2 are treated as signed integers. The .u form of the instruction additionally rounds up the 64-bit multiplication results by adding a 1 to bit 30 before the shift and saturation operations.

# **Operations**:

```
if ((0x80000000 != Rs1.W[x]) | (0x80000000 != Rs2.W[x])) {
    Mres[x][63:0] = Rs1.W[x] * Rs2.W[x];
    if (`.u` form) {
        Round[x][33:0] = Mres[x][63:30] + 1;
        Rd.W[x] = Round[x][32:1];
    } else {
        Rd.W[x] = Mres[x][62:31];
    }
} else {
    Rd.W[x] = 0x7ffffffff;
    OV = 1;
}
for RV32: x=0
for RV64: x=1...0
```

## **Parameters**

- a [in] long type of value stored in a
- **b** [in] long type of value stored in b

**Returns** value stored in long type

```
__STATIC_FORCEINLINE long __RV_SMMUL (long a, long b)
```

SMMUL (SIMD MSW Signed Multiply Word)

Type: SIMD Syntax:

```
SMMUL Rd, Rs1, Rs2
SMMUL.u Rd, Rs1, Rs2
```

# Purpose:

Multiply the 32-bit signed integer elements of two registers and write the most significant 32-bit results to the corresponding 32-bit elements of a register. The .u form performs an additional rounding up operation on the multiplication results before taking the most significant 32-bit part of the results.

#### **Description**:

This instruction multiplies the 32-bit elements of Rs1 with the 32-bit elements of Rs2 and writes the most significant 32-bit multiplication results to the corresponding 32-bit elements of Rd. The 32-bit elements of Rs1 and Rs2 are treated as signed integers. The .u form of the instruction rounds up the most significant 32-bit of the 64-bit multiplication results by adding a 1 to bit 31 of the results.

• For smmul/RV32 instruction, it is an alias to mulh/RV32 instruction.

## **Operations:**

```
Mres[x][63:0] = Rs1.W[x] * Rs2.W[x];
if (`.u` form) {
   Round[x][32:0] = Mres[x][63:31] + 1;
   Rd.W[x] = Round[x][32:1];
} else {
   Rd.W[x] = Mres[x][63:32];
}
for RV32: x=0
for RV64: x=1...0
```

## **Parameters**

- a [in] long type of value stored in a
- **b [in]** long type of value stored in b

Returns value stored in long type

```
__STATIC_FORCEINLINE long __RV_SMMUL_U (long a, long b)
```

SMMUL.u (SIMD MSW Signed Multiply Word with Rounding)

Type: SIMD

# Syntax:

```
SMMUL Rd, Rs1, Rs2
SMMUL.u Rd, Rs1, Rs2
```

## Purpose:

Multiply the 32-bit signed integer elements of two registers and write the most significant 32-bit results to the corresponding 32-bit elements of a register. The .u form performs an additional rounding up operation on the multiplication results before taking the most significant 32-bit part of the results.

# **Description**:

This instruction multiplies the 32-bit elements of Rs1 with the 32-bit elements of Rs2 and writes the most significant 32-bit multiplication results to the corresponding 32-bit elements of Rd. The 32-bit elements of Rs1 and Rs2 are treated as signed integers. The .u form of the instruction rounds up the most significant 32-bit of the 64-bit multiplication results by adding a 1 to bit 31 of the results.

• For smmul/RV32 instruction, it is an alias to mulh/RV32 instruction.

# **Operations**:

```
Mres[x][63:0] = Rs1.W[x] * Rs2.W[x];
if (`.u` form) {
   Round[x][32:0] = Mres[x][63:31] + 1;
   Rd.W[x] = Round[x][32:1];
} else {
   Rd.W[x] = Mres[x][63:32];
}
for RV32: x=0
for RV64: x=1...0
```

#### **Parameters**

- a [in] long type of value stored in a
- **b** [in] long type of value stored in b

# Signed MSW 32x16 Multiply and Add Instructions

```
__STATIC_FORCEINLINE long __RV_KMMAWB (long t, unsigned long a, unsigned long b)
__STATIC_FORCEINLINE long __RV_KMMAWB_U (long t, unsigned long a, unsigned long b)
__STATIC_FORCEINLINE long __RV_KMMAWB2 (long t, unsigned long a, unsigned long b)
__STATIC_FORCEINLINE long __RV_KMMAWB2_U (long t, unsigned long a, unsigned long b)
__STATIC_FORCEINLINE long __RV_KMMAWT (long t, unsigned long a, unsigned long b)
__STATIC_FORCEINLINE long __RV_KMMAWT_U (long t, unsigned long a, unsigned long b)
__STATIC_FORCEINLINE long __RV_KMMAWT2 (long t, unsigned long a, unsigned long b)
__STATIC_FORCEINLINE long __RV_KMMAWT2_U (long t, unsigned long a, unsigned long b)
__STATIC_FORCEINLINE long __RV_KMMWB2 (long a, unsigned long b)
__STATIC_FORCEINLINE long __RV_KMMWB2_U (long a, unsigned long b)
__STATIC_FORCEINLINE long __RV_KMMWT2 (long a, unsigned long b)
__STATIC_FORCEINLINE long __RV_KMMWT2_U (long a, unsigned long b)
__STATIC_FORCEINLINE long __RV_SMMWB (long a, unsigned long b)
__STATIC_FORCEINLINE long __RV_SMMWB_U (long a, unsigned long b)
__STATIC_FORCEINLINE long __RV_SMMWT (long a, unsigned long b)
__STATIC_FORCEINLINE long __RV_SMMWT_U (long a, unsigned long b)
group NMSIS_Core_DSP_Intrinsic_SIGNED_MSW_32X16_MAC
    Signed MSW 32x16 Multiply and Add Instructions.
    there are 15 Signed MSW 32x16 Multiply and Add Instructions
```

# **Functions**

```
__STATIC_FORCEINLINE long __RV_KMMAWB (long t, unsigned long a, unsigned long b)
```

KMMAWB (SIMD Saturating MSW Signed Multiply Word and Bottom Half and Add)

Type: SIMD

Syntax:

```
KMMAWB Rd, Rs1, Rs2
KMMAWB.u Rd, Rs1, Rs2
```

# Purpose:

Multiply the signed 32-bit integer elements of one register and the bottom 16-bit of the corresponding 32-bit elements of another register and add the most significant 32-bit results with the corresponding signed 32-bit elements of a third register. The addition result is written to the corresponding 32-bit elements of the third register. The .u form rounds up the multiplication results from the most significant discarded bit before the addition operations.

# **Description**:

This instruction multiplies the signed 32-bit elements of Rs1 with the signed bottom 16-bit content of the corresponding 32-bit elements of Rs2 and adds the most significant 32-bit multiplication results with the corresponding signed 32-bit elements of Rd. If the addition result is beyond the Q31 number range ( $-2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^$ 

# **Operations:**

```
Mres[x][47:0] = Rs1.W[x] * Rs2.W[x].H[0];
if (`.u` form) {
   Round[x][32:0] = Mres[x][47:15] + 1;
   res[x] = Rd.W[x] + Round[x][32:1];
} else {
   res[x] = Rd.W[x] + Mres[x][47:16];
}
if (res[x] > (2^31)-1) {
   res[x] = (2^31)-1;
   OV = 1;
} else if (res[x] < -2^31) {
   res[x] = -2^31;
   OV = 1;
}
Rd.W[x] = res[x];
for RV32: x=0
for RV64: x=1...0</pre>
```

# **Parameters**

- t [in] long type of value stored in t
- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

# \_\_STATIC\_FORCEINLINE long \_\_RV\_KMMAWB\_U (long t, unsigned long a, unsigned long b)

KMMAWB.u (SIMD Saturating MSW Signed Multiply Word and Bottom Half and Add with Rounding)

Type: SIMD Syntax:

```
KMMAWB Rd, Rs1, Rs2
KMMAWB.u Rd, Rs1, Rs2
```

# Purpose:

Multiply the signed 32-bit integer elements of one register and the bottom 16-bit of the corresponding 32-bit elements of another register and add the most significant 32-bit results with the corresponding signed 32-bit elements of a third register. The addition result is written to the corresponding 32-bit elements of the third register. The .u form rounds up the multiplication results from the most significant discarded bit before the addition operations.

# **Description:**

This instruction multiplies the signed 32-bit elements of Rs1 with the signed bottom 16-bit content of the corresponding 32-bit elements of Rs2 and adds the most significant 32-bit multiplication results with the corresponding signed 32-bit elements of Rd. If the addition result is beyond the Q31 number range ( $-2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^31 < 2^$ 

# **Operations:**

```
Mres[x][47:0] = Rs1.W[x] * Rs2.W[x].H[0];
if (`.u` form) {
 Round[x][32:0] = Mres[x][47:15] + 1;
 res[x] = Rd.W[x] + Round[x][32:1];
} else {
 res[x] = Rd.W[x] + Mres[x][47:16];
}
if (res[x] > (2^31)-1) {
 res[x] = (2^31)-1;
 OV = 1;
} else if (res[x] < -2^31) {
 res[x] = -2^31;
 OV = 1;
Rd.W[x] = res[x];
for RV32: x=0
for RV64: x=1...0
```

# **Parameters**

- t [in] long type of value stored in t
- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

```
__STATIC_FORCEINLINE long __RV_KMMAWB2 (long t, unsigned long a, unsigned long b)
```

KMMAWB2 (SIMD Saturating MSW Signed Multiply Word and Bottom Half & 2 and Add)

Type: SIMD Syntax:

```
KMMAWB2 Rd, Rs1, Rs2
KMMAWB2.u Rd, Rs1, Rs2
```

# Purpose:

Multiply the signed 32-bit elements of one register and the bottom 16-bit of the corresponding 32-bit elements of another register, double the multiplication results and add the saturated most significant 32-bit results with the corresponding signed 32-bit elements of a third register. The saturated addition result is written to the corresponding 32-bit elements of the third register. The .u form rounds up the multiplication results from the most significant discarded bit before the addition operations.

# **Description:**

This instruction multiplies the signed 32-bit Q31 elements of Rs1 with the signed bottom 16-bit Q15 content of the corresponding 32-bit elements of Rs2, doubles the Q46 results to Q47 numbers and adds the saturated most significant 32-bit Q31 multiplication results with the corresponding signed 32-bit elements of Rd. If the addition result is beyond the Q31 number range ( $-2^31 \le 2^31 \le 2^3$ 

# **Operations:**

```
if ((Rs1.W[x] == 0x80000000) & (Rs2.W[x].H[0] == 0x8000)) {
 addop.W[x] = 0x7ffffffff;
 OV = 1;
} else {
 Mres[x][47:0] = Rs1.W[x] s* Rs2.W[x].H[0];
 if (`.u` form) {
   Mres[x][47:14] = Mres[x][47:14] + 1;
 addop.W[x] = Mres[x][46:15]; // doubling
res[x] = Rd.W[x] + addop.W[x];
if (res[x] > (2^31)-1) {
 res[x] = (2^31)-1;
 OV = 1;
else if (res[x] < -2^31) {
 res[x] = -2^31;
 OV = 1:
Rd.W[x] = res[x];
for RV32: x=0
for RV64: x=1...0
```

#### **Parameters**

• t – [in] long type of value stored in t

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

# \_\_STATIC\_FORCEINLINE long \_\_RV\_KMMAWB2\_U (long t, unsigned long a, unsigned long b)

KMMAWB2.u (SIMD Saturating MSW Signed Multiply Word and Bottom Half & 2 and Add with Rounding)

Type: SIMD

# Syntax:

```
KMMAWB2 Rd, Rs1, Rs2
KMMAWB2.u Rd, Rs1, Rs2
```

# Purpose:

Multiply the signed 32-bit elements of one register and the bottom 16-bit of the corresponding 32-bit elements of another register, double the multiplication results and add the saturated most significant 32-bit results with the corresponding signed 32-bit elements of a third register. The saturated addition result is written to the corresponding 32-bit elements of the third register. The .u form rounds up the multiplication results from the most significant discarded bit before the addition operations.

# **Description**:

This instruction multiplies the signed 32-bit Q31 elements of Rs1 with the signed bottom 16-bit Q15 content of the corresponding 32-bit elements of Rs2, doubles the Q46 results to Q47 numbers and adds the saturated most significant 32-bit Q31 multiplication results with the corresponding signed 32-bit elements of Rd. If the addition result is beyond the Q31 number range (- $2^31 <= 2^31-1$ ), it is saturated to the range and the OV bit is set to 1. The results after saturation are written to the corresponding 32-bit elements of Rd. The .u form of the instruction rounds up the most significant 32-bit of the 48-bit Q47 multiplication results by adding a 1 to bit 15 (i.e., bit 14 before doubling) of the result before the addition operations.

# **Operations:**

```
if ((Rs1.W[x] == 0x80000000) & (Rs2.W[x].H[0] == 0x8000)) {
 addop.W[x] = 0x7ffffffff;
 OV = 1;
} else {
 Mres[x][47:0] = Rs1.W[x] s* Rs2.W[x].H[0];
 if (`.u` form) {
   Mres[x][47:14] = Mres[x][47:14] + 1;
 }
 addop.W[x] = Mres[x][46:15]; // doubling
}
res[x] = Rd.W[x] + addop.W[x];
if (res[x] > (2^31)-1) {
 res[x] = (2^31)-1;
 OV = 1;
else if (res[x] < -2^31) {
 res[x] = -2^31;
 OV = 1;
Rd.W[x] = res[x];
```

(continues on next page)

```
for RV32: x=0
for RV64: x=1...0
```

#### **Parameters**

- t [in] long type of value stored in t
- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in long type

```
__STATIC_FORCEINLINE long __RV_KMMAWT (long t, unsigned long a, unsigned long b)
```

KMMAWT (SIMD Saturating MSW Signed Multiply Word and Top Half and Add)

Type: SIMD Syntax:

```
KMMAWT Rd, Rs1, Rs2
KMMAWT.u Rd Rs1, Rs2
```

# Purpose:

Multiply the signed 32-bit integer elements of one register and the signed top 16-bit of the corresponding 32-bit elements of another register and add the most significant 32-bit results with the corresponding signed 32-bit elements of a third register. The addition results are written to the corresponding 32-bit elements of the third register. The .u form rounds up the multiplication results from the most significant discarded bit before the addition operations.

## **Description:**

This instruction multiplies the signed 32-bit elements of Rs1 with the signed top 16-bit of the corresponding 32-bit elements of Rs2 and adds the most significant 32-bit multiplication results with the corresponding signed 32-bit elements of Rd. If the addition result is beyond the Q31 number range ( $-2^31 \le 2^31-1$ ), it is saturated to the range and the OV bit is set to 1. The results after saturation are written to the corresponding 32-bit elements of Rd. The .u form of the instruction rounds up the most significant 32-bit of the 48-bit multiplication results by adding a 1 to bit 15 of the result before the addition operations.

## **Operations:**

```
Mres[x][47:0] = Rs1.W[x] * Rs2.W[x].H[1];
if (`.u` form) {
   Round[x][32:0] = Mres[x][47:15] + 1;
   res[x] = Rd.W[x] + Round[x][32:1];
} else {
   res[x] = Rd.W[x] + Mres[x][47:16];
}
if (res[x] > (2^31)-1) {
   res[x] = (2^31)-1;
   OV = 1;
} else if (res[x] < -2^31) {
   res[x] = -2^31;
   OV = 1;
}</pre>
```

(continues on next page)

```
Rd.W[x] = res[x];
for RV32: x=0
for RV64: x=1...0
```

#### **Parameters**

- t [in] long type of value stored in t
- a [in] unsigned long type of value stored in a
- **b [in]** unsigned long type of value stored in b

Returns value stored in long type

```
__STATIC_FORCEINLINE long __RV_KMMAWT_U (long t, unsigned long a, unsigned long b)
```

KMMAWT.u (SIMD Saturating MSW Signed Multiply Word and Top Half and Add with Rounding)

Type: SIMD

# Syntax:

```
KMMAWT Rd, Rs1, Rs2
KMMAWT.u Rd Rs1, Rs2
```

## Purpose:

Multiply the signed 32-bit integer elements of one register and the signed top 16-bit of the corresponding 32-bit elements of another register and add the most significant 32-bit results with the corresponding signed 32-bit elements of a third register. The addition results are written to the corresponding 32-bit elements of the third register. The .u form rounds up the multiplication results from the most significant discarded bit before the addition operations.

# **Description:**

This instruction multiplies the signed 32-bit elements of Rs1 with the signed top 16-bit of the corresponding 32-bit elements of Rs2 and adds the most significant 32-bit multiplication results with the corresponding signed 32-bit elements of Rd. If the addition result is beyond the Q31 number range ( $-2^31 \le 2^31-1$ ), it is saturated to the range and the OV bit is set to 1. The results after saturation are written to the corresponding 32-bit elements of Rd. The .u form of the instruction rounds up the most significant 32-bit of the 48-bit multiplication results by adding a 1 to bit 15 of the result before the addition operations.

# **Operations:**

```
Mres[x][47:0] = Rs1.W[x] * Rs2.W[x].H[1];
if (`.u` form) {
   Round[x][32:0] = Mres[x][47:15] + 1;
   res[x] = Rd.W[x] + Round[x][32:1];
} else {
   res[x] = Rd.W[x] + Mres[x][47:16];
}
if (res[x] > (2^31)-1) {
   res[x] = (2^31)-1;
   OV = 1;
} else if (res[x] < -2^31) {
   res[x] = -2^31;
   OV = 1;</pre>
```

(continues on next page)

```
}
Rd.W[x] = res[x];
for RV32: x=0
for RV64: x=1...0
```

#### **Parameters**

- t [in] long type of value stored in t
- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

Returns value stored in long type

# \_\_STATIC\_FORCEINLINE long \_\_RV\_KMMAWT2 (long t, unsigned long a, unsigned long b)

KMMAWT2 (SIMD Saturating MSW Signed Multiply Word and Top Half & 2 and Add)

Type: SIMD

# Syntax:

```
KMMAWT2 Rd, Rs1, Rs2
KMMAWT2.u Rd, Rs1, Rs2
```

## **Purpose:**

Multiply the signed 32-bit elements of one register and the top 16-bit of the corresponding 32-bit elements of another register, double the multiplication results and add the saturated most significant 32-bit results with the corresponding signed 32-bit elements of a third register. The saturated addition result is written to the corresponding 32-bit elements of the third register. The .u form rounds up the multiplication results from the most significant discarded bit before the addition operations.

# **Description**:

This instruction multiplies the signed 32-bit Q31 elements of Rs1 with the signed top 16-bit Q15 content of the corresponding 32-bit elements of Rs2, doubles the Q46 results to Q47 numbers and adds the saturated most significant 32-bit Q31 multiplication results with the corresponding signed 32-bit elements of Rd. If the addition result is beyond the Q31 number range ( $-2^31 <= 2^31-1$ ), it is saturated to the range and the OV bit is set to 1. The results after saturation are written to the corresponding 32-bit elements of Rd. The .u form of the instruction rounds up the most significant 32-bit of the 48-bit Q47 multiplication results by adding a 1 to bit 15 (i.e., bit 14 before doubling) of the result before the addition operations.

#### **Operations:**

```
if ((Rs1.W[x] == 0x80000000) & (Rs2.W[x].H[1] == 0x8000)) {
   addop.W[x] = 0x7ffffffff;
   OV = 1;
} else {
   Mres[x][47:0] = Rs1.W[x] s* Rs2.W[x].H[1];
   if (`.u` form) {
      Mres[x][47:14] = Mres[x][47:14] + 1;
   }
   addop.W[x] = Mres[x][46:15]; // doubling
}
res[x] = Rd.W[x] + addop.W[x];
```

(continues on next page)

```
if (res[x] > (2^31)-1) {
  res[x] = (2^31)-1;
  OV = 1;
} else if (res[x] < -2^31) {
  res[x] = -2^31;
  OV = 1;
}
Rd.W[x] = res[x];
for RV32: x=0
for RV64: x=1...0</pre>
```

#### **Parameters**

- t [in] long type of value stored in t
- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in long type

# \_\_STATIC\_FORCEINLINE long \_\_RV\_KMMAWT2\_U (long t, unsigned long a, unsigned long b)

KMMAWT2.u (SIMD Saturating MSW Signed Multiply Word and Top Half & 2 and Add with Rounding)

Type: SIMD

## Syntax:

```
KMMAWT2 Rd, Rs1, Rs2
KMMAWT2.u Rd, Rs1, Rs2
```

# Purpose:

Multiply the signed 32-bit elements of one register and the top 16-bit of the corresponding 32-bit elements of another register, double the multiplication results and add the saturated most significant 32-bit results with the corresponding signed 32-bit elements of a third register. The saturated addition result is written to the corresponding 32-bit elements of the third register. The .u form rounds up the multiplication results from the most significant discarded bit before the addition operations.

## **Description**:

This instruction multiplies the signed 32-bit Q31 elements of Rs1 with the signed top 16-bit Q15 content of the corresponding 32-bit elements of Rs2, doubles the Q46 results to Q47 numbers and adds the saturated most significant 32-bit Q31 multiplication results with the corresponding signed 32-bit elements of Rd. If the addition result is beyond the Q31 number range ( $-2^31 \le 2^31-1$ ), it is saturated to the range and the OV bit is set to 1. The results after saturation are written to the corresponding 32-bit elements of Rd. The .u form of the instruction rounds up the most significant 32-bit of the 48-bit Q47 multiplication results by adding a 1 to bit 15 (i.e., bit 14 before doubling) of the result before the addition operations.

# **Operations:**

```
if ((Rs1.W[x] == 0x80000000) & (Rs2.W[x].H[1] == 0x8000)) {
   addop.W[x] = 0x7ffffffff;
   OV = 1;
} else {
   Mres[x][47:0] = Rs1.W[x] s* Rs2.W[x].H[1];
```

(continues on next page)

```
if (`.u` form) {
    Mres[x][47:14] = Mres[x][47:14] + 1;
}
    addop.W[x] = Mres[x][46:15]; // doubling
}
res[x] = Rd.W[x] + addop.W[x];
if (res[x] > (2^31)-1) {
    res[x] = (2^31)-1;
    OV = 1;
} else if (res[x] < -2^31) {
    res[x] = -2^31;
    OV = 1;
}
Rd.W[x] = res[x];
for RV32: x=0
for RV64: x=1...0</pre>
```

#### **Parameters**

- t [in] long type of value stored in t
- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

Returns value stored in long type

# \_\_STATIC\_FORCEINLINE long \_\_RV\_KMMWB2 (long a, unsigned long b)

KMMWB2 (SIMD Saturating MSW Signed Multiply Word and Bottom Half & 2)

Type: SIMD

## Syntax:

```
KMMWB2 Rd, Rs1, Rs2
KMMWB2.u Rd, Rs1, Rs2
```

# Purpose:

Multiply the signed 32-bit integer elements of one register and the bottom 16-bit of the corresponding 32-bit elements of another register, double the multiplication results and write the saturated most significant 32-bit results to the corresponding 32-bit elements of a register. The .u form rounds up the results from the most significant discarded bit.

# **Description**:

This instruction multiplies the signed 32-bit Q31 elements of Rs1 with the signed bottom 16-bit Q15 content of the corresponding 32-bit elements of Rs2, doubles the Q46 results to Q47 numbers and writes the saturated most significant 32-bit Q31 multiplication results to the corresponding 32-bit elements of Rd. The .u form of the instruction rounds up the most significant 32-bit of the 48-bit Q47 multiplication results by adding a 1 to bit 15 (i.e., bit 14 before doubling) of the results.

#### **Operations:**

```
if ((Rs1.W[x] == 0x80000000) & (Rs2.W[x].H[0] == 0x8000)) {
   Rd.W[x] = 0x7ffffffff;
```

(continues on next page)

(continued from previous page)

```
OV = 1;
} else {
    Mres[x][47:0] = Rs1.W[x] s* Rs2.W[x].H[0];
    if (`.u` form) {
        Round[x][32:0] = Mres[x][46:14] + 1;
        Rd.W[x] = Round[x][32:1];
    } else {
        Rd.W[x] = Mres[x][46:15];
    }
}
for RV32: x=0
for RV64: x=1...0
```

#### **Parameters**

- a [in] long type of value stored in a
- **b** [in] unsigned long type of value stored in b

Returns value stored in long type

# \_\_STATIC\_FORCEINLINE long \_\_RV\_KMMWB2\_U (long a, unsigned long b)

KMMWB2.u (SIMD Saturating MSW Signed Multiply Word and Bottom Half & 2 with Rounding)

Type: SIMD

# Syntax:

```
KMMWB2 Rd, Rs1, Rs2
KMMWB2.u Rd, Rs1, Rs2
```

#### Purpose:

Multiply the signed 32-bit integer elements of one register and the bottom 16-bit of the corresponding 32-bit elements of another register, double the multiplication results and write the saturated most significant 32-bit results to the corresponding 32-bit elements of a register. The .u form rounds up the results from the most significant discarded bit.

## **Description**:

This instruction multiplies the signed 32-bit Q31 elements of Rs1 with the signed bottom 16-bit Q15 content of the corresponding 32-bit elements of Rs2, doubles the Q46 results to Q47 numbers and writes the saturated most significant 32-bit Q31 multiplication results to the corresponding 32-bit elements of Rd. The .u form of the instruction rounds up the most significant 32-bit of the 48-bit Q47 multiplication results by adding a 1 to bit 15 (i.e., bit 14 before doubling) of the results.

# **Operations:**

```
if ((Rs1.W[x] == 0x80000000) & (Rs2.W[x].H[0] == 0x8000)) {
  Rd.W[x] = 0x7ffffffff;
  OV = 1;
} else {
  Mres[x][47:0] = Rs1.W[x] s* Rs2.W[x].H[0];
  if (`.u` form) {
    Round[x][32:0] = Mres[x][46:14] + 1;
    Rd.W[x] = Round[x][32:1];
```

(continues on next page)

(continued from previous page)

```
} else {
   Rd.W[x] = Mres[x][46:15];
}
for RV32: x=0
for RV64: x=1...0
```

#### **Parameters**

- a [in] long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in long type

```
__STATIC_FORCEINLINE long __RV_KMMWT2 (long a, unsigned long b)
```

KMMWT2 (SIMD Saturating MSW Signed Multiply Word and Top Half & 2)

Type: SIMD

# Syntax:

```
KMMWT2 Rd, Rs1, Rs2
KMMWT2.u Rd, Rs1, Rs2
```

## Purpose:

Multiply the signed 32-bit integer elements of one register and the top 16-bit of the corresponding 32-bit elements of another register, double the multiplication results and write the saturated most significant 32-bit results to the corresponding 32-bit elements of a register. The .u form rounds up the results from the most significant discarded bit.

# **Description**:

This instruction multiplies the signed 32-bit Q31 elements of Rs1 with the signed top 16-bit Q15 content of the corresponding 32-bit elements of Rs2, doubles the Q46 results to Q47 numbers and writes the saturated most significant 32-bit Q31 multiplication results to the corresponding 32-bit elements of Rd. The  $\cdot$ u form of the instruction rounds up the most significant 32-bit of the 48-bit Q47 multiplication results by adding a 1 to bit 15 (i.e., bit 14 before doubling) of the results.

# **Operations:**

```
if ((Rs1.W[x] == 0x800000000) & (Rs2.W[x].H[1] == 0x8000)) {
   Rd.W[x] = 0x7ffffffff;
   OV = 1;
} else {
   Mres[x][47:0] = Rs1.W[x] s* Rs2.W[x].H[1];
   if (`.u` form) {
      Round[x][32:0] = Mres[x][46:14] + 1;
      Rd.W[x] = Round[x][32:1];
   } else {
      Rd.W[x] = Mres[x][46:15];
   }
}
for RV32: x=0
for RV64: x=1...0
```

#### **Parameters**

- a [in] long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in long type

```
__STATIC_FORCEINLINE long __RV_KMMWT2_U (long a, unsigned long b)
```

KMMWT2.u (SIMD Saturating MSW Signed Multiply Word and Top Half & 2 with Rounding)

Type: SIMD

#### Syntax:

```
KMMWT2 Rd, Rs1, Rs2
KMMWT2.u Rd, Rs1, Rs2
```

## Purpose:

Multiply the signed 32-bit integer elements of one register and the top 16-bit of the corresponding 32-bit elements of another register, double the multiplication results and write the saturated most significant 32-bit results to the corresponding 32-bit elements of a register. The .u form rounds up the results from the most significant discarded bit.

# **Description**:

This instruction multiplies the signed 32-bit Q31 elements of Rs1 with the signed top 16-bit Q15 content of the corresponding 32-bit elements of Rs2, doubles the Q46 results to Q47 numbers and writes the saturated most significant 32-bit Q31 multiplication results to the corresponding 32-bit elements of Rd. The .u form of the instruction rounds up the most significant 32-bit of the 48-bit Q47 multiplication results by adding a 1 to bit 15 (i.e., bit 14 before doubling) of the results.

## **Operations:**

```
if ((Rs1.W[x] == 0x80000000) & (Rs2.W[x].H[1] == 0x8000)) {
   Rd.W[x] = 0x7fffffff;
   OV = 1;
} else {
   Mres[x][47:0] = Rs1.W[x] s* Rs2.W[x].H[1];
   if (`.u` form) {
      Round[x][32:0] = Mres[x][46:14] + 1;
      Rd.W[x] = Round[x][32:1];
   } else {
      Rd.W[x] = Mres[x][46:15];
   }
}
for RV32: x=0
for RV64: x=1...0
```

#### **Parameters**

- a [in] long type of value stored in a
- **b [in]** unsigned long type of value stored in b

Returns value stored in long type

## \_\_STATIC\_FORCEINLINE long \_\_RV\_SMMWB (long a, unsigned long b)

SMMWB (SIMD MSW Signed Multiply Word and Bottom Half)

Type: SIMD Syntax:

```
SMMWB Rd, Rs1, Rs2
SMMWB.u Rd, Rs1, Rs2
```

#### Purpose:

Multiply the signed 32-bit integer elements of one register and the bottom 16-bit of the corresponding 32-bit elements of another register, and write the most significant 32-bit results to the corresponding 32-bit elements of a register. The .u form rounds up the results from the most significant discarded bit.

#### **Description**:

This instruction multiplies the signed 32-bit elements of Rs1 with the signed bottom 16-bit content of the corresponding 32-bit elements of Rs2 and writes the most significant 32-bit multiplication results to the corresponding 32-bit elements of Rd. The .u form of the instruction rounds up the most significant 32-bit of the 48-bit multiplication results by adding a 1 to bit 15 of the results.

#### **Operations:**

```
Mres[x][47:0] = Rs1.W[x] * Rs2.W[x].H[0];
if (`.u` form) {
   Round[x][32:0] = Mres[x][47:15] + 1;
   Rd.W[x] = Round[x][32:1];
} else {
   Rd.W[x] = Mres[x][47:16];
}
for RV32: x=0
for RV64: x=1...0
```

#### **Parameters**

- a [in] long type of value stored in a
- **b [in]** unsigned long type of value stored in b

**Returns** value stored in long type

# \_\_STATIC\_FORCEINLINE long \_\_RV\_SMMWB\_U (long a, unsigned long b)

SMMWB.u (SIMD MSW Signed Multiply Word and Bottom Half with Rounding)

Type: SIMD

#### Syntax:

```
SMMWB Rd, Rs1, Rs2
SMMWB.u Rd, Rs1, Rs2
```

#### Purpose:

Multiply the signed 32-bit integer elements of one register and the bottom 16-bit of the corresponding 32-bit elements of another register, and write the most significant 32-bit results to the corresponding 32-bit elements of a register. The .u form rounds up the results from the most significant discarded bit.

## **Description**:

This instruction multiplies the signed 32-bit elements of Rs1 with the signed bottom 16-bit content of the corresponding 32-bit elements of Rs2 and writes the most significant 32-bit multiplication results to the corresponding 32-bit elements of Rd. The .u form of the instruction rounds up the most significant 32-bit of the 48-bit multiplication results by adding a 1 to bit 15 of the results.

## **Operations:**

```
Mres[x][47:0] = Rs1.W[x] * Rs2.W[x].H[0];
if (`.u` form) {
   Round[x][32:0] = Mres[x][47:15] + 1;
   Rd.W[x] = Round[x][32:1];
} else {
   Rd.W[x] = Mres[x][47:16];
}
for RV32: x=0
for RV64: x=1...0
```

#### **Parameters**

- a [in] long type of value stored in a
- **b [in]** unsigned long type of value stored in b

Returns value stored in long type

```
__STATIC_FORCEINLINE long __RV_SMMWT (long a, unsigned long b)
```

SMMWT (SIMD MSW Signed Multiply Word and Top Half)

Type: SIMD

#### Syntax:

```
SMMWT Rd, Rs1, Rs2
SMMWT.u Rd, Rs1, Rs2
```

# Purpose :

Multiply the signed 32-bit integer elements of one register and the top 16-bit of the corresponding 32-bit elements of another register, and write the most significant 32-bit results to the corresponding 32-bit elements of a register. The .u form rounds up the results from the most significant discarded bit.

#### **Description**:

This instruction multiplies the signed 32-bit elements of Rs1 with the top signed 16-bit content of the corresponding 32-bit elements of Rs2 and writes the most significant 32-bit multiplication results to the corresponding 32-bit elements of Rd. The .u form of the instruction rounds up the most significant 32-bit of the 48-bit multiplication results by adding a 1 to bit 15 of the results.

#### **Operations:**

```
Mres[x][47:0] = Rs1.W[x] * Rs2.W[x].H[1];
if (`.u` form) {
   Round[x][32:0] = Mres[x][47:15] + 1;
   Rd.W[x] = Round[x][32:1];
} else {
   Rd.W[x] = Mres[x][47:16];
```

(continues on next page)

(continued from previous page)

```
for RV32: x=0
for RV64: x=1...0
```

#### **Parameters**

- a [in] long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in long type

# \_\_STATIC\_FORCEINLINE long \_\_RV\_SMMWT\_U (long a, unsigned long b)

SMMWT.u (SIMD MSW Signed Multiply Word and Top Half with Rounding)

Type: SIMD

## Syntax:

```
SMMWT Rd, Rs1, Rs2
SMMWT.u Rd, Rs1, Rs2
```

#### Purpose:

Multiply the signed 32-bit integer elements of one register and the top 16-bit of the corresponding 32-bit elements of another register, and write the most significant 32-bit results to the corresponding 32-bit elements of a register. The .u form rounds up the results from the most significant discarded bit.

## **Description:**

This instruction multiplies the signed 32-bit elements of Rs1 with the top signed 16-bit content of the corresponding 32-bit elements of Rs2 and writes the most significant 32-bit multiplication results to the corresponding 32-bit elements of Rd. The .u form of the instruction rounds up the most significant 32-bit of the 48-bit multiplication results by adding a 1 to bit 15 of the results.

#### **Operations:**

```
Mres[x][47:0] = Rs1.W[x] * Rs2.W[x].H[1];
if (`.u` form) {
   Round[x][32:0] = Mres[x][47:15] + 1;
   Rd.W[x] = Round[x][32:1];
} else {
   Rd.W[x] = Mres[x][47:16];
}
for RV32: x=0
for RV64: x=1...0
```

# **Parameters**

- a [in] long type of value stored in a
- **b** [in] unsigned long type of value stored in b

Returns value stored in long type

# Signed 16-bit Multiply 32-bit Add/Subtract Instructions

```
__STATIC_FORCEINLINE long __RV_KMABB (long t, unsigned long a, unsigned long b)
__STATIC_FORCEINLINE long __RV_KMABT (long t, unsigned long a, unsigned long b)
__STATIC_FORCEINLINE long __RV_KMATT (long t, unsigned long a, unsigned long b)
__STATIC_FORCEINLINE long __RV_KMADA (long t, unsigned long a, unsigned long b)
__STATIC_FORCEINLINE long __RV_KMAXDA (long t, unsigned long a, unsigned long b)
__STATIC_FORCEINLINE long __RV_KMADS (long t, unsigned long a, unsigned long b)
__STATIC_FORCEINLINE long __RV_KMADRS (long t, unsigned long a, unsigned long b)
__STATIC_FORCEINLINE long __RV_KMAXDS (long t, unsigned long a, unsigned long b)
__STATIC_FORCEINLINE long __RV_KMDA (unsigned long a, unsigned long b)
__STATIC_FORCEINLINE long __RV_KMXDA (unsigned long a, unsigned long b)
__STATIC_FORCEINLINE long __RV_KMSDA (long t, unsigned long a, unsigned long b)
__STATIC_FORCEINLINE long __RV_KMSXDA (long t, unsigned long a, unsigned long b)
__STATIC_FORCEINLINE long __RV_SMBB16 (unsigned long a, unsigned long b)
__STATIC_FORCEINLINE long __RV_SMBT16 (unsigned long a, unsigned long b)
__STATIC_FORCEINLINE long __RV_SMTT16 (unsigned long a, unsigned long b)
__STATIC_FORCEINLINE long __RV_SMDS (unsigned long a, unsigned long b)
__STATIC_FORCEINLINE long __RV_SMDRS (unsigned long a, unsigned long b)
__STATIC_FORCEINLINE long __RV_SMXDS (unsigned long a, unsigned long b)
group NMSIS_Core_DSP_Intrinsic_SIGNED_16B_MULT_32B_ADDSUB
    Signed 16-bit Multiply 32-bit Add/Subtract Instructions.
    there are 18 Signed 16-bit Multiply 32-bit Add/Subtract Instructions
```

#### **Functions**

```
__STATIC_FORCEINLINE long __RV_KMABB (long t, unsigned long a, unsigned long b)
```

KMABB (SIMD Saturating Signed Multiply Bottom Halfs & Add)

Type: SIMD

# Syntax:

```
KMABB Rd, Rs1, Rs2
KMABT Rd, Rs1, Rs2
KMATT Rd, Rs1, Rs2
```

#### Purpose:

Multiply the signed 16-bit content of 32-bit elements in a register with the 16-bit content of 32-bit elements in another register and add the result to the content of 32-bit elements in the third register. The addition result may be saturated and is written to the third register.

- KMABB: rd.W[x] + bottom\*bottom (per 32-bit element)
- KMABT rd.W[x] + bottom\*top (per 32-bit element)
- KMATT rd.W[x] + top\*top (per 32-bit element)

# **Description**:

For the KMABB instruction, it multiplies the bottom 16-bit content of 32-bit elements in Rs1 with the bottom 16-bit content of 32-bit elements in Rs2. For the KMABT instruction, it multiplies the bottom 16-bit content of 32-bit elements in Rs1 with the top 16-bit content of 32-bit elements in Rs2. For the KMATT instruction, it multiplies the top 16-bit content of 32-bit elements in Rs1 with the top 16-bit content of 32-bit elements in Rs2. The multiplication result is added to the content of 32-bit elements in Rd. If the addition result is beyond the Q31 number range ( $-2^31 \le 2^31-1$ ), it is saturated to the range and the OV bit is set to

a. The results after saturation are written to Rd. The 16-bit contents of Rs1 and Rs2 are treated as signed integers.

## **Operations:**

```
res[x] = Rd.W[x] + (Rs1.W[x].H[0] * Rs2.W[x].H[0]); // KMABB
res[x] = Rd.W[x] + (Rs1.W[x].H[0] * Rs2.W[x].H[1]); // KMABT
res[x] = Rd.W[x] + (Rs1.W[x].H[1] * Rs2.W[x].H[1]); // KMATT
if (res[x] > (2^31)-1) {
   res[x] = (2^31)-1;
   OV = 1;
} else if (res[x] < -2^31) {
   res[x] = -2^31;
   OV = 1;
}
Rd.W[x] = res[x];
for RV32: x=0
for RV64: x=1...0</pre>
```

#### **Parameters**

- t [in] long type of value stored in t
- a [in] unsigned long type of value stored in a

• **b** – [in] unsigned long type of value stored in b

Returns value stored in long type

```
__STATIC_FORCEINLINE long __RV_KMABT (long t, unsigned long a, unsigned long b)
```

KMABT (SIMD Saturating Signed Multiply Bottom & Top Halfs & Add)

Type: SIMD

## Syntax:

```
KMABB Rd, Rs1, Rs2
KMABT Rd, Rs1, Rs2
KMATT Rd, Rs1, Rs2
```

#### Purpose:

Multiply the signed 16-bit content of 32-bit elements in a register with the 16-bit content of 32-bit elements in another register and add the result to the content of 32-bit elements in the third register. The addition result may be saturated and is written to the third register.

- KMABB: rd.W[x] + bottom\*bottom (per 32-bit element)
- KMABT rd.W[x] + bottom\*top (per 32-bit element)
- KMATT rd.W[x] + top\*top (per 32-bit element)

## **Description**:

For the KMABB instruction, it multiplies the bottom 16-bit content of 32-bit elements in Rs1 with the bottom 16-bit content of 32-bit elements in Rs2. For the KMABT instruction, it multiplies the bottom 16-bit content of 32-bit elements in Rs1 with the top 16-bit content of 32-bit elements in Rs2. For the KMATT instruction, it multiplies the top 16-bit content of 32-bit elements in Rs1 with the top 16-bit content of 32-bit elements in Rs2. The multiplication result is added to the content of 32-bit elements in Rd. If the addition result is beyond the Q31 number range ( $-2^31 \le 2^31-1$ ), it is saturated to the range and the OV bit is set to

a. The results after saturation are written to Rd. The 16-bit contents of Rs1 and Rs2 are treated as signed integers.

## **Operations:**

```
res[x] = Rd.W[x] + (Rs1.W[x].H[0] * Rs2.W[x].H[0]); // KMABB
res[x] = Rd.W[x] + (Rs1.W[x].H[0] * Rs2.W[x].H[1]); // KMABT
res[x] = Rd.W[x] + (Rs1.W[x].H[1] * Rs2.W[x].H[1]); // KMATT
if (res[x] > (2^31)-1) {
   res[x] = (2^31)-1;
   OV = 1;
} else if (res[x] < -2^31) {
   res[x] = -2^31;
   OV = 1;
}
Rd.W[x] = res[x];
for RV32: x=0
for RV64: x=1...0</pre>
```

#### **Parameters**

• t – [in] long type of value stored in t

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

```
__STATIC_FORCEINLINE long __RV_KMATT (long t, unsigned long a, unsigned long b)
```

KMATT (SIMD Saturating Signed Multiply Top Halfs & Add)

Type: SIMD

## Syntax:

```
KMABB Rd, Rs1, Rs2
KMABT Rd, Rs1, Rs2
KMATT Rd, Rs1, Rs2
```

# Purpose:

Multiply the signed 16-bit content of 32-bit elements in a register with the 16-bit content of 32-bit elements in another register and add the result to the content of 32-bit elements in the third register. The addition result may be saturated and is written to the third register.

- KMABB: rd.W[x] + bottom\*bottom (per 32-bit element)
- KMABT rd.W[x] + bottom\*top (per 32-bit element)
- KMATT rd.W[x] + top\*top (per 32-bit element)

#### **Description**:

For the KMABB instruction, it multiplies the bottom 16-bit content of 32-bit elements in Rs1 with the bottom 16-bit content of 32-bit elements in Rs2. For the KMABT instruction, it multiplies the bottom 16-bit content of 32-bit elements in Rs1 with the top 16-bit content of 32-bit elements in Rs2. For the KMATT instruction, it multiplies the top 16-bit content of 32-bit elements in Rs1 with the top 16-bit content of 32-bit elements in Rs2. The multiplication result is added to the content of 32-bit elements in Rd. If the addition result is beyond the Q31 number range ( $-2^31 \le 2^31-1$ ), it is saturated to the range and the OV bit is set to

a. The results after saturation are written to Rd. The 16-bit contents of Rs1 and Rs2 are treated as signed integers.

# **Operations:**

```
res[x] = Rd.W[x] + (Rs1.W[x].H[0] * Rs2.W[x].H[0]); // KMABB
res[x] = Rd.W[x] + (Rs1.W[x].H[0] * Rs2.W[x].H[1]); // KMABT
res[x] = Rd.W[x] + (Rs1.W[x].H[1] * Rs2.W[x].H[1]); // KMATT
if (res[x] > (2^31)-1) {
   res[x] = (2^31)-1;
   OV = 1;
} else if (res[x] < -2^31) {
   res[x] = -2^31;
   OV = 1;
}
Rd.W[x] = res[x];
for RV32: x=0
for RV64: x=1...0</pre>
```

#### **Parameters**

- t [in] long type of value stored in t
- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

```
__STATIC_FORCEINLINE long __RV_KMADA (long t, unsigned long a, unsigned long b)
```

KMADA (SIMD Saturating Signed Multiply Two Halfs and Two Adds)

Type: SIMD

Syntax:

```
KMADA Rd, Rs1, Rs2
KMAXDA Rd, Rs1, Rs2
```

# Purpose:

Do two signed 16-bit multiplications from 32-bit elements in two registers; and then adds the two 32-bit results and 32-bit elements in a third register together. The addition result may be saturated.

- KMADA: rd.W[x] + top\*top + bottom\*bottom (per 32-bit element)
- KMAXDA: rd.W[x] + top\*bottom + bottom\*top (per 32-bit element)

# **Description**:

For the `KMADA instruction, it multiplies the bottom 16-bit content of 32-bit elements in Rs1 with the bottom 16-bit content of 32-bit elements in Rs2 and then adds the result to the result of multiplying the top 16-bit content of 32-bit elements in Rs1 with the top 16-bit content of 32-bit elements in Rs2. For the KMAXDA instruction, it multiplies the top 16-bit content of 32-bit elements in Rs1 with the bottom 16-bit content of 32-bit elements in Rs2 and then adds the result to the result of multiplying the bottom 16-bit content of 32-bit elements in Rs1 with the top 16-bit content of 32-bit elements in Rs2. The result is added to the content of 32-bit elements in Rd. If the addition result is beyond the Q31 number range (-2^31 <= Q31 <= 2^31-1), it is saturated to the range and the OV bit is set to 1. The 32-bit results after saturation are written to Rd. The 16-bit contents of Rs1 and Rs2 are treated as signed integers.

## **Operations:**

#### **Parameters**

- t [in] long type of value stored in t
- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

```
__STATIC_FORCEINLINE long __RV_KMAXDA (long t, unsigned long a, unsigned long b)
```

KMAXDA (SIMD Saturating Signed Crossed Multiply Two Halfs and Two Adds)

Type: SIMD

## Syntax:

```
KMADA Rd, Rs1, Rs2
KMAXDA Rd, Rs1, Rs2
```

# Purpose:

Do two signed 16-bit multiplications from 32-bit elements in two registers; and then adds the two 32-bit results and 32-bit elements in a third register together. The addition result may be saturated.

- KMADA: rd.W[x] + top\*top + bottom\*bottom (per 32-bit element)
- KMAXDA: rd.W[x] + top\*bottom + bottom\*top (per 32-bit element)

## **Description**:

For the `KMADA instruction, it multiplies the bottom 16-bit content of 32-bit elements in Rs1 with the bottom 16-bit content of 32-bit elements in Rs2 and then adds the result to the result of multiplying the top 16-bit content of 32-bit elements in Rs2. For the KMAXDA instruction, it multiplies the top 16-bit content of 32-bit elements in Rs1 with the bottom 16-bit content of 32-bit elements in Rs2 and then adds the result to the result of multiplying the bottom 16-bit content of 32-bit elements in Rs1 with the top 16-bit content of 32-bit elements in Rs2. The result is added to the content of 32-bit elements in Rd. If the addition result is beyond the Q31 number range (-2^31 <= Q31 <=  $2^31-1$ ), it is saturated to the range and the OV bit is set to 1. The 32-bit results after saturation are written to Rd. The 16-bit contents of Rs1 and Rs2 are treated as signed integers.

## **Operations:**

#### **Parameters**

- t [in] long type of value stored in t
- a [in] unsigned long type of value stored in a
- **b [in]** unsigned long type of value stored in b

```
__STATIC_FORCEINLINE long __RV_KMADS (long t, unsigned long a, unsigned long b)
```

KMADS (SIMD Saturating Signed Multiply Two Halfs & Subtract & Add)

Type: SIMD

## Syntax:

```
KMADS Rd, Rs1, Rs2
KMADRS Rd, Rs1, Rs2
KMAXDS Rd, Rs1, Rs2
```

## Purpose:

Do two signed 16-bit multiplications from 32-bit elements in two registers; and then perform a subtraction operation between the two 32-bit results. Then add the subtraction result to the corresponding 32-bit elements in a third register. The addition result may be saturated.

- KMADS: rd.W[x] + (top\*top bottom\*bottom) (per 32-bit element)
- KMADRS: rd.W[x] + (bottom\*bottom top\*top) (per 32-bit element)
- KMAXDS: rd.W[x] + (top\*bottom bottom\*top) (per 32-bit element)

#### **Description**:

For the KMADS instruction, it multiplies the bottom 16-bit content of 32-bit elements in Rs1 with the bottom 16-bit content of 32-bit elements in Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of 32-bit elements in Rs1 with the top 16-bit content of 32-bit elements in Rs2. For the KMADRS instruction, it multiplies the top 16-bit content of 32-bit elements in Rs1 with the bottom 16-bit content of 32-bit elements in Rs2 and then subtracts the result from the result of multiplying the bottom 16-bit content of 32-bit elements in Rs2. For the KMAXDS instruction, it multiplies the bottom 16-bit content of 32-bit elements in Rs2. For the content of 32-bit elements in Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of 32-bit elements in Rs1 with the bottom 16-bit content of 32-bit elements in Rs2. The subtraction result is then added to the content of the corresponding 32-bit elements in Rs2. The subtraction result is then added to the content of the corresponding 32-bit elements in Rd. If the addition result is beyond the Q31 number range  $(-2^31 \le Q31 \le 2^31-1)$ , it is saturated to the range and the OV bit is set to 1. The 32-bit results after saturation are written to Rd. The 16-bit contents of Rs1 and Rs2 are treated as signed integers.

## **Operations:**

```
// KMADS

res[x] = Rd.W[x] + (Rs1.W[x].H[1] * Rs2.W[x].H[1]) - (Rs1.W[x].H[0] * Rs2.W[x].

→H[0]);

// KMADRS

res[x] = Rd.W[x] + (Rs1.W[x].H[0] * Rs2.W[x].H[0]) - (Rs1.W[x].H[1] * Rs2.W[x].

→H[1]);

// KMAXDS

res[x] = Rd.W[x] + (Rs1.W[x].H[1] * Rs2.W[x].H[0]) - (Rs1.W[x].H[0] * Rs2.W[x].

→H[1]);

if (res[x] > (2^31)-1) {
```

(continues on next page)

(continued from previous page)

```
res[x] = (2^31)-1;
0V = 1;
} else if (res[x] < -2^31) {
  res[x] = -2^31;
  OV = 1;
}
Rd.W[x] = res[x];
for RV32: x=0
for RV64: x=1...0</pre>
```

#### **Parameters**

- t [in] long type of value stored in t
- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in long type

# \_\_STATIC\_FORCEINLINE long \_\_RV\_KMADRS (long t, unsigned long a, unsigned long b)

KMADRS (SIMD Saturating Signed Multiply Two Halfs & Reverse Subtract & Add)

Type: SIMD

# Syntax:

```
KMADS Rd, Rs1, Rs2
KMADRS Rd, Rs1, Rs2
KMAXDS Rd, Rs1, Rs2
```

# Purpose:

Do two signed 16-bit multiplications from 32-bit elements in two registers; and then perform a subtraction operation between the two 32-bit results. Then add the subtraction result to the corresponding 32-bit elements in a third register. The addition result may be saturated.

- KMADS: rd.W[x] + (top\*top bottom\*bottom) (per 32-bit element)
- KMADRS: rd.W[x] + (bottom\*bottom top\*top) (per 32-bit element)
- KMAXDS: rd.W[x] + (top\*bottom bottom\*top) (per 32-bit element)

# **Description**:

For the KMADS instruction, it multiplies the bottom 16-bit content of 32-bit elements in Rs1 with the bottom 16-bit content of 32-bit elements in Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of 32-bit elements in Rs1 with the top 16-bit content of 32-bit elements in Rs2. For the KMADRS instruction, it multiplies the top 16-bit content of 32-bit elements in Rs1 with the bottom 16-bit content of 32-bit elements in Rs2 and then subtracts the result from the result of multiplying the bottom 16-bit content of 32-bit elements in Rs2. For the KMAXDS instruction, it multiplies the bottom 16-bit content of 32-bit elements in Rs2. For the content of 32-bit elements in Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of 32-bit elements in Rs1 with the bottom 16-bit content of 32-bit elements in Rs2. The subtraction result is then added to the content of the corresponding 32-bit elements in Rd. If the addition result is beyond the Q31 number range (-2^31 <= Q31 <= 2^31-1), it is saturated to the range and the OV bit is set to 1. The 32-bit results after saturation are written to Rd. The 16-bit contents of Rs1 and Rs2 are treated as signed integers.

## **Operations:**

```
// KMADS
res[x] = Rd.W[x] + (Rs1.W[x].H[1] * Rs2.W[x].H[1]) - (Rs1.W[x].H[0] * Rs2.W[x].
\hookrightarrow H[0];
// KMADRS
res[x] = Rd.W[x] + (Rs1.W[x].H[0] * Rs2.W[x].H[0]) - (Rs1.W[x].H[1] * Rs2.W[x].
\hookrightarrowH[1]);
// KMAXDS
res[x] = Rd.W[x] + (Rs1.W[x].H[1] * Rs2.W[x].H[0]) - (Rs1.W[x].H[0] * Rs2.W[x].
\hookrightarrowH[1]);
if (res[x] > (2^31)-1) {
  res[x] = (2^31)-1;
  OV = 1;
} else if (res[x] < -2^31) {
  res[x] = -2^31;
  OV = 1;
Rd.W[x] = res[x];
for RV32: x=0
for RV64: x=1...0
```

#### **Parameters**

- t [in] long type of value stored in t
- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

Returns value stored in long type

#### \_\_STATIC\_FORCEINLINE long \_\_RV\_KMAXDS (long t, unsigned long a, unsigned long b)

KMAXDS (SIMD Saturating Signed Crossed Multiply Two Halfs & Subtract & Add)

Type: SIMD

## Syntax:

```
KMADS Rd, Rs1, Rs2
KMADRS Rd, Rs1, Rs2
KMAXDS Rd, Rs1, Rs2
```

# Purpose:

Do two signed 16-bit multiplications from 32-bit elements in two registers; and then perform a subtraction operation between the two 32-bit results. Then add the subtraction result to the corresponding 32-bit elements in a third register. The addition result may be saturated.

- KMADS: rd.W[x] + (top\*top bottom\*bottom) (per 32-bit element)
- KMADRS: rd.W[x] + (bottom\*bottom top\*top) (per 32-bit element)
- KMAXDS: rd.W[x] + (top\*bottom bottom\*top) (per 32-bit element)

#### **Description**:

For the KMADS instruction, it multiplies the bottom 16-bit content of 32-bit elements in Rs1 with the bottom 16-bit content of 32-bit elements in Rs2 and then subtracts the result from the result of multiplying the

top 16-bit content of 32-bit elements in Rs1 with the top 16-bit content of 32-bit elements in Rs2. For the KMADRS instruction, it multiplies the top 16-bit content of 32-bit elements in Rs1 with the top 16-bit content of 32-bit elements in Rs2 and then subtracts the result from the result of multiplying the bottom 16-bit content of 32-bit elements in Rs2. For the KMAXDS instruction, it multiplies the bottom 16-bit content of 32-bit elements in Rs1 with the top 16-bit content of 32-bit elements in Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of 32-bit elements in Rs1 with the bottom 16-bit content of 32-bit elements in Rs2. The subtraction result is then added to the content of the corresponding 32-bit elements in Rd. If the addition result is beyond the Q31 number range  $(-2^31 \le Q31 \le 2^31-1)$ , it is saturated to the range and the OV bit is set to 1. The 32-bit results after saturation are written to Rd. The 16-bit contents of Rs1 and Rs2 are treated as signed integers.

## **Operations:**

```
// KMADS
res[x] = Rd.W[x] + (Rs1.W[x].H[1] * Rs2.W[x].H[1]) - (Rs1.W[x].H[0] * Rs2.W[x].
\hookrightarrow H[0];
// KMADRS
res[x] = Rd.W[x] + (Rs1.W[x].H[0] * Rs2.W[x].H[0]) - (Rs1.W[x].H[1] * Rs2.W[x].
\hookrightarrowH[1]);
// KMAXDS
res[x] = Rd.W[x] + (Rs1.W[x].H[1] * Rs2.W[x].H[0]) - (Rs1.W[x].H[0] * Rs2.W[x].
\rightarrowH[1]);
if (res[x] > (2^31)-1) {
  res[x] = (2^31)-1;
  OV = 1;
} else if (res[x] < -2^31) {
  res[x] = -2^31;
  OV = 1;
Rd.W[x] = res[x];
for RV32: x=0
for RV64: x=1...0
```

#### **Parameters**

- t [in] long type of value stored in t
- a [in] unsigned long type of value stored in a
- **b [in]** unsigned long type of value stored in b

Returns value stored in long type

## \_\_STATIC\_FORCEINLINE long \_\_RV\_KMDA (unsigned long a, unsigned long b)

KMDA (SIMD Signed Multiply Two Halfs and Add)

Type: SIMD

# Syntax:

```
KMDA Rd, Rs1, Rs2
KMXDA Rd, Rs1, Rs2
```

#### Purpose:

Do two signed 16-bit multiplications from the 32-bit elements of two registers; and then adds the two 32-bit results together. The addition result may be saturated.

- KMDA: top\*top + bottom\*bottom (per 32-bit element)
- KMXDA: top\*bottom + bottom\*top (per 32-bit element)

#### **Description**:

For the KMDA instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2 and then adds the result to the result of multiplying the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. For the KMXDA instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 and then adds the result to the result of multiplying the top 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2. The addition result is checked for saturation. If saturation happens, the result is saturated to 2^31-1. The final results are written to Rd. The 16-bit contents are treated as signed integers.

# **Operations:**

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b [in]** unsigned long type of value stored in b

**Returns** value stored in long type

## \_\_STATIC\_FORCEINLINE long \_\_RV\_KMXDA (unsigned long a, unsigned long b)

KMXDA (SIMD Signed Crossed Multiply Two Halfs and Add)

Type: SIMD

#### Syntax:

```
KMDA Rd, Rs1, Rs2
KMXDA Rd, Rs1, Rs2
```

# Purpose:

Do two signed 16-bit multiplications from the 32-bit elements of two registers; and then adds the two 32-bit results together. The addition result may be saturated.

- KMDA: top\*top + bottom\*bottom (per 32-bit element)
- KMXDA: top\*bottom + bottom\*top (per 32-bit element)

# **Description**:

For the KMDA instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2 and then adds the result to the result of multiplying the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. For the KMXDA instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the

top 16-bit content of the 32-bit elements of Rs2 and then adds the result to the result of multiplying the top 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2. The addition result is checked for saturation. If saturation happens, the result is saturated to 2^31-1. The final results are written to Rd. The 16-bit contents are treated as signed integers.

# **Operations:**

```
if Rs1.W[x]
              !=
                  (00080008x0)
                                or
                                    (Rs2.W[x]
                                               !=
                                                    0x80008000
                                                                { //
                                                                        KMDA
\rightarrowW[x] = Rs1.W[x].H[1]
Rs2.W[x].H[1]) + (Rs1.W[x].H[0] * Rs2.W[x].H[0]; // KMXDA Rd.W[x] = Rs1.W[x].
\rightarrowH[1] * Rs2.W[x].H[0])
  (Rs1.W[x].H[0] * Rs2.W[x].H[1];  else { Rd.W[x]
                                                            = 0x7ffffffff; OV \Box
\rightarrow= 1; } for RV32: x=0 for RV64:
x=1...0
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b [in]** unsigned long type of value stored in b

**Returns** value stored in long type

```
__STATIC_FORCEINLINE long __RV_KMSDA (long t, unsigned long a, unsigned long b)
```

KMSDA (SIMD Saturating Signed Multiply Two Halfs & Add & Subtract)

Type: SIMD

## Syntax:

```
KMSDA Rd, Rs1, Rs2
KMSXDA Rd, Rs1, Rs2
```

#### Purpose:

Do two signed 16-bit multiplications from the 32-bit elements of two registers; and then subtracts the two 32-bit results from the corresponding 32-bit elements of a third register. The subtraction result may be saturated.

- KMSDA: rd.W[x] top\*top bottom\*bottom (per 32-bit element)
- KMSXDA: rd.W[x] top\*bottom bottom\*top (per 32-bit element)

#### **Description**:

For the KMSDA instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2 and multiplies the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. For the KMSXDA instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 and multiplies the top 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2. The two 32-bit multiplication results are then subtracted from the content of the corresponding 32- bit elements of Rd. If the subtraction result is beyond the Q31 number range (- $2^31 \le 2^31 \le$ 

#### **Operations:**

#### **Parameters**

- t [in] long type of value stored in t
- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in long type

# \_\_STATIC\_FORCEINLINE long \_\_RV\_KMSXDA (long t, unsigned long a, unsigned long b)

KMSXDA (SIMD Saturating Signed Crossed Multiply Two Halfs & Add & Subtract)

Type: SIMD

# Syntax:

```
KMSDA Rd, Rs1, Rs2
KMSXDA Rd, Rs1, Rs2
```

#### Purpose:

Do two signed 16-bit multiplications from the 32-bit elements of two registers; and then subtracts the two 32-bit results from the corresponding 32-bit elements of a third register. The subtraction result may be saturated.

- KMSDA: rd.W[x] top\*top bottom\*bottom (per 32-bit element)
- KMSXDA: rd.W[x] top\*bottom bottom\*top (per 32-bit element)

# **Description**:

For the KMSDA instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2 and multiplies the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. For the KMSXDA instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2 and multiplies the top 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2. The two 32-bit multiplication results are then subtracted from the content of the corresponding 32- bit elements of Rd. If the subtraction result is beyond the Q31 number range (-2^31 <= Q31 <= 2^31-1), it is saturated to the range and the OV bit is set to 1. The results after saturation are written to Rd. The 16-bit contents are treated as signed integers.

#### **Operations:**

```
// KMSDA
res[x] = Rd.W[x] - (Rs1.W[x].H[1] * Rs2.W[x].H[1]) - (Rs1.W[x].H[0] * Rs2.W[x].

→H[0]);
// KMSXDA
res[x] = Rd.W[x] - (Rs1.W[x].H[1] * Rs2.W[x].H[0]) - (Rs1.W[x].H[0] * Rs2.W[x].

→H[1]);
if (res[x] > (2^31)-1) {
  res[x] = (2^31)-1;
  oV = 1;
} else if (res[x] < -2^31) {
  res[x] = -2^31;
  oV = 1;
}
Rd.W[x] = res[x];
for RV32: x=0
for RV64: x=1...0
```

#### **Parameters**

- t [in] long type of value stored in t
- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in long type

# \_\_STATIC\_FORCEINLINE long \_\_RV\_SMBB16 (unsigned long a, unsigned long b)

SMBB16 (SIMD Signed Multiply Bottom Half & Bottom Half)

Type: SIMD

## Syntax:

```
SMBB16 Rd, Rs1, Rs2
SMBT16 Rd, Rs1, Rs2
SMTT16 Rd, Rs1, Rs2
```

#### Purpose:

Multiply the signed 16-bit content of the 32-bit elements of a register with the signed 16-bit content of the 32-bit elements of another register and write the result to a third register.

- SMBB16: W[x].bottom\*W[x].bottom
- SMBT16: W[x].bottom \*W[x].top
- SMTT16: W[x].top \* W[x].top

#### **Description**:

For the SMBB16 instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2. For the SMBT16 instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. For the SMTT16 instruction, it multiplies the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. The multiplication results are written to Rd. The 16-bit contents of Rs1 and Rs2 are treated as signed integers.

#### **Operations:**

```
Rd.W[x] = Rs1.W[x].H[0] * Rs2.W[x].H[0]; // SMBB16

Rd.W[x] = Rs1.W[x].H[0] * Rs2.W[x].H[1]; // SMBT16

Rd.W[x] = Rs1.W[x].H[1] * Rs2.W[x].H[1]; // SMTT16

for RV32: x=0,

for RV64: x=1...0
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in long type

```
__STATIC_FORCEINLINE long __RV_SMBT16 (unsigned long a, unsigned long b)
```

SMBT16 (SIMD Signed Multiply Bottom Half & Top Half)

Type: SIMD

#### Syntax:

```
SMBB16 Rd, Rs1, Rs2
SMBT16 Rd, Rs1, Rs2
SMTT16 Rd, Rs1, Rs2
```

## Purpose:

Multiply the signed 16-bit content of the 32-bit elements of a register with the signed 16-bit content of the 32-bit elements of another register and write the result to a third register.

- SMBB16: W[x].bottom\*W[x].bottom
- SMBT16: W[x].bottom \*W[x].top
- SMTT16: W[x].top \* W[x].top

# **Description**:

For the SMBB16 instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2. For the SMBT16 instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. For the SMTT16 instruction, it multiplies the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. The multiplication results are written to Rd. The 16-bit contents of Rs1 and Rs2 are treated as signed integers.

# **Operations**:

```
Rd.W[x] = Rs1.W[x].H[0] * Rs2.W[x].H[0]; // SMBB16
Rd.W[x] = Rs1.W[x].H[0] * Rs2.W[x].H[1]; // SMBT16
Rd.W[x] = Rs1.W[x].H[1] * Rs2.W[x].H[1]; // SMTT16
for RV32: x=0,
for RV64: x=1...0
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

```
__STATIC_FORCEINLINE long __RV_SMTT16 (unsigned long a, unsigned long b)
```

SMTT16 (SIMD Signed Multiply Top Half & Top Half)

Type: SIMD Syntax:

```
SMBB16 Rd, Rs1, Rs2
SMBT16 Rd, Rs1, Rs2
SMTT16 Rd, Rs1, Rs2
```

## Purpose:

Multiply the signed 16-bit content of the 32-bit elements of a register with the signed 16-bit content of the 32-bit elements of another register and write the result to a third register.

- SMBB16: W[x].bottom\*W[x].bottom
- SMBT16: W[x].bottom \*W[x].top
- SMTT16: W[x].top \* W[x].top

# **Description**:

For the SMBB16 instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2. For the SMBT16 instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. For the SMTT16 instruction, it multiplies the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. The multiplication results are written to Rd. The 16-bit contents of Rs1 and Rs2 are treated as signed integers.

## **Operations:**

```
Rd.W[x] = Rs1.W[x].H[0] * Rs2.W[x].H[0]; // SMBB16
Rd.W[x] = Rs1.W[x].H[0] * Rs2.W[x].H[1]; // SMBT16
Rd.W[x] = Rs1.W[x].H[1] * Rs2.W[x].H[1]; // SMTT16
for RV32: x=0,
for RV64: x=1...0
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b [in]** unsigned long type of value stored in b

**Returns** value stored in long type

## \_\_STATIC\_FORCEINLINE long \_\_RV\_SMDS (unsigned long a, unsigned long b)

SMDS (SIMD Signed Multiply Two Halfs and Subtract)

Type: SIMD

# Syntax:

```
SMDS Rd, Rs1, Rs2
SMDRS Rd, Rs1, Rs2
SMXDS Rd, Rs1, Rs2
```

#### **Purpose:**

Do two signed 16-bit multiplications from the 32-bit elements of two registers; and then perform a subtraction operation between the two 32-bit results.

- SMDS: top\*top bottom\*bottom (per 32-bit element)
- SMDRS: bottom\*bottom top\*top (per 32-bit element)
- SMXDS: top\*bottom bottom\*top (per 32-bit element)

## **Description**:

For the SMDS instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. For the SMDRS instruction, it multiplies the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 and then subtracts the result from the result of multiplying the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of Rs1 with the bottom 16-

## **Operations:**

```
* SMDS:
Rd.W[x] = (Rs1.W[x].H[1] * Rs2.W[x].H[1]) - (Rs1.W[x].H[0] * Rs2.W[x].H[0]);

* SMDRS:
Rd.W[x] = (Rs1.W[x].H[0] * Rs2.W[x].H[0]) - (Rs1.W[x].H[1] * Rs2.W[x].H[1]);

* SMXDS:
Rd.W[x] = (Rs1.W[x].H[1] * Rs2.W[x].H[0]) - (Rs1.W[x].H[0] * Rs2.W[x].H[1]);
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in long type

# \_\_STATIC\_FORCEINLINE long \_\_RV\_SMDRS (unsigned long a, unsigned long b)

SMDRS (SIMD Signed Multiply Two Halfs and Reverse Subtract)

Type: SIMD

#### **Syntax:**

```
SMDS Rd, Rs1, Rs2
SMDRS Rd, Rs1, Rs2
SMXDS Rd, Rs1, Rs2
```

## Purpose:

Do two signed 16-bit multiplications from the 32-bit elements of two registers; and then perform a subtraction operation between the two 32-bit results.

- SMDS: top\*top bottom\*bottom (per 32-bit element)
- SMDRS: bottom\*bottom top\*top (per 32-bit element)

• SMXDS: top\*bottom - bottom\*top (per 32-bit element)

#### **Description**:

For the SMDS instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. For the SMDRS instruction, it multiplies the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 and then subtracts the result from the result of multiplying the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of Rs1 with the bottom 16-

#### **Operations:**

```
* SMDS:
Rd.W[x] = (Rs1.W[x].H[1] * Rs2.W[x].H[1]) - (Rs1.W[x].H[0] * Rs2.W[x].H[0]);

* SMDRS:
Rd.W[x] = (Rs1.W[x].H[0] * Rs2.W[x].H[0]) - (Rs1.W[x].H[1] * Rs2.W[x].H[1]);

* SMXDS:
Rd.W[x] = (Rs1.W[x].H[1] * Rs2.W[x].H[0]) - (Rs1.W[x].H[0] * Rs2.W[x].H[1]);
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

Returns value stored in long type

```
__STATIC_FORCEINLINE long __RV_SMXDS (unsigned long a, unsigned long b)
```

SMXDS (SIMD Signed Crossed Multiply Two Halfs and Subtract)

Type: SIMD

## Syntax:

```
SMDS Rd, Rs1, Rs2
SMDRS Rd, Rs1, Rs2
SMXDS Rd, Rs1, Rs2
```

# Purpose:

Do two signed 16-bit multiplications from the 32-bit elements of two registers; and then perform a subtraction operation between the two 32-bit results.

- SMDS: top\*top bottom\*bottom (per 32-bit element)
- SMDRS: bottom\*bottom top\*top (per 32-bit element)
- SMXDS: top\*bottom bottom\*top (per 32-bit element)

# **Description**:

For the SMDS instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of

Rs2. For the SMDRS instruction, it multiplies the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 and then subtracts the result from the result of multiplying the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2. For the SMXDS instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2. The subtraction result is written to the corresponding 32-bit element of Rd. The 16-bit contents of multiplication are treated as signed integers.

# **Operations:**

```
* SMDS:
Rd.W[x] = (Rs1.W[x].H[1] * Rs2.W[x].H[1]) - (Rs1.W[x].H[0] * Rs2.W[x].H[0]);

* SMDRS:
Rd.W[x] = (Rs1.W[x].H[0] * Rs2.W[x].H[0]) - (Rs1.W[x].H[1] * Rs2.W[x].H[1]);

* SMXDS:
Rd.W[x] = (Rs1.W[x].H[1] * Rs2.W[x].H[0]) - (Rs1.W[x].H[0] * Rs2.W[x].H[1]);
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

Returns value stored in long type

there are 7 Partial-SIMD Miscellaneous Instructions

#### **Partial-SIMD Miscellaneous Instructions**

```
__STATIC_FORCEINLINE unsigned long __RV_CLRS32 (unsigned long a)

__STATIC_FORCEINLINE unsigned long __RV_CLO32 (unsigned long a)

__STATIC_FORCEINLINE unsigned long __RV_CLZ32 (unsigned long a)

__STATIC_FORCEINLINE unsigned long __RV_PBSAD (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_PBSADA (unsigned long t, unsigned long a, unsigned long b)

__RV_SCLIP32(a, b)

__RV_UCLIP32(a, b)

group NMSIS_Core_DSP_Intrinsic_PART_SIMD_MISC
Partial-SIMD Miscellaneous Instructions.
```

## **Defines**

```
__RV_SCLIP32 (a, b)
SCLIP32 (SIMD 32-bit Signed Clip Value)
Type: DSP
Syntax:

SCLIP32 Rd, Rs1, imm5u[4:0]
```

# Purpose :

Limit the 32-bit signed integer elements of a register into a signed range simultaneously.

# **Description**:

This instruction limits the 32-bit signed integer elements stored in Rs1 into a signed integer range between 2imm5u-1 and -2imm5u, and writes the limited results to Rd. For example, if imm5u is 3, the 32-bit input values should be saturated between 7 and -8. If saturation is performed, set OV bit to 1.

## **Operations:**

```
src = Rs1.W[x];
if (src > (2^imm5u)-1) {
    src = (2^imm5u)-1;
    OV = 1;
} else if (src < -2^imm5u) {
    src = -2^imm5u;
    OV = 1;
}
Rd.W[x] = src
for RV32: x=0,
for RV64: x=1...0</pre>
```

#### **Parameters**

- a [in] long type of value stored in a
- **b** [in] unsigned int type of value stored in b

**Returns** value stored in long type

```
__RV_UCLIP32(a, b)
```

UCLIP32 (SIMD 32-bit Unsigned Clip Value)

Type: SIMD

## Syntax:

```
UCLIP32 Rd, Rs1, imm5u[4:0]
```

# Purpose:

Limit the 32-bit signed integer elements of a register into an unsigned range simultaneously.

## **Description:**

This instruction limits the 32-bit signed integer elements stored in Rs1 into an unsigned integer range between 2imm5u-1 and 0, and writes the limited results to Rd. For example, if imm5u is 3, the 32-bit input values should be saturated between 7 and 0. If saturation is performed, set OV bit to 1.

## **Operations:**

```
src = Rs1.W[x];
if (src > (2^imm5u)-1) {
    src = (2^imm5u)-1;
    OV = 1;
} else if (src < 0) {
    src = 0;
    OV = 1;
}
Rd.W[x] = src
for RV32: x=0,
for RV64: x=1...0</pre>
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned int type of value stored in b

Returns value stored in unsigned long type

## **Functions**

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_CLRS32 (unsigned long a)

CLRS32 (SIMD 32-bit Count Leading Redundant Sign)

Type: SIMD

Syntax:

```
CLRS32 Rd, Rs1
```

# **Purpose**:

Count the number of redundant sign bits of the 32-bit elements of a general register.

#### **Description**:

Starting from the bits next to the sign bits of the 32-bit elements of Rs1, this instruction counts the number of redundant sign bits and writes the result to the corresponding 32- bit elements of Rd.

# **Operations:**

```
snum[x] = Rs1.W[x];
cnt[x] = 0;
for (i = 30 to 0) {
   if (snum[x](i) == snum[x](31)) {
      cnt[x] = cnt[x] + 1;
   } else {
      break;
   }
}
Rd.W[x] = cnt[x];
for RV32: x=0
for RV64: x=1...0
```

Parameters a – [in] unsigned long type of value stored in a

**Returns** value stored in unsigned long type

## \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_CLO32 (unsigned long a)

```
CLO32 (SIMD 32-bit Count Leading One)
```

Type: SIMD

# Syntax:

```
CL032 Rd, Rs1
```

## Purpose:

Count the number of leading one bits of the 32-bit elements of a general register.

# **Description**:

Starting from the most significant bits of the 32-bit elements of Rs1, this instruction counts the number of leading one bits and writes the results to the corresponding 32-bit elements of Rd.

# **Operations:**

```
snum[x] = Rs1.W[x];
cnt[x] = 0;
for (i = 31 to 0) {
   if (snum[x](i) == 1) {
      cnt[x] = cnt[x] + 1;
   } else {
      break;
   }
}
Rd.W[x] = cnt[x];
for RV32: x=0
for RV64: x=1...0
```

**Parameters a** – [in] unsigned long type of value stored in a

Returns value stored in unsigned long type

## \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_CLZ32 (unsigned long a)

CLZ32 (SIMD 32-bit Count Leading Zero)

Type: SIMD

# Syntax:

```
CLZ32 Rd, Rs1
```

## Purpose:

Count the number of leading zero bits of the 32-bit elements of a general register.

# **Description**:

Starting from the most significant bits of the 32-bit elements of Rs1, this instruction counts the number of leading zero bits and writes the results to the corresponding 32-bit elements of Rd.

## **Operations:**

```
snum[x] = Rs1.W[x];
cnt[x] = 0;
for (i = 31 to 0) {
   if (snum[x](i) == 0) {
      cnt[x] = cnt[x] + 1;
   } else {
      break;
   }
}
Rd.W[x] = cnt[x];
for RV32: x=0
for RV64: x=1...0
```

Parameters a – [in] unsigned long type of value stored in a

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_PBSAD (unsigned long a, unsigned long b)

PBSAD (Parallel Byte Sum of Absolute Difference)

Type: DSP

## Syntax:

```
PBSAD Rd, Rs1, Rs2
```

#### **Purpose:**

Calculate the sum of absolute difference of unsigned 8-bit data elements.

#### **Description**:

This instruction subtracts the un-signed 8-bit elements of Rs2 from those of Rs1. Then it adds the absolute value of each difference together and writes the result to Rd.

# **Operations:**

```
absdiff[x] = ABS(Rs1.B[x] - Rs2.B[x]);
Rd = SUM(absdiff[x]);
for RV32: x=3...0,
for RV64: x=7...0
```

## **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_PBSADA (unsigned long t, unsigned long a, unsigned long b)

PBSADA (Parallel Byte Sum of Absolute Difference Accum)

Type: DSP Syntax:

```
PBSADA Rd, Rs1, Rs2
```

## Purpose:

Calculate the sum of absolute difference of four unsigned 8-bit data elements and accumulate it into a register.

## **Description**:

This instruction subtracts the un-signed 8-bit elements of Rs2 from those of Rs1. It then adds the absolute value of each difference together along with the content of Rd and writes the accumulated result back to Rd.

## **Operations:**

```
absdiff[x] = ABS(Rs1.B[x] - Rs2.B[x]);
Rd = Rd + SUM(absdiff[x]);
for RV32: x=3...0,
for RV64: x=7...0
```

#### **Parameters**

- t [in] unsigned long type of value stored in t
- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

## 8-bit Multiply with 32-bit Add Instructions

```
__STATIC_FORCEINLINE long __RV_SMAQA (long t, unsigned long a, unsigned long b)

__STATIC_FORCEINLINE long __RV_SMAQA_SU (long t, unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_UMAQA (unsigned long t, unsigned long a, unsigned long b)

group NMSIS_Core_DSP_Intrinsic_8B_MULT_32B_ADD

8-bit Multiply with 32-bit Add Instructions
there are 3 8-bit Multiply with 32-bit Add Instructions
```

## **Functions**

# \_\_STATIC\_FORCEINLINE long \_\_RV\_SMAQA (long t, unsigned long a, unsigned long b)

SMAQA (Signed Multiply Four Bytes with 32-bit Adds)

Type: Partial-SIMD (Reduction)

## Syntax:

```
SMAQA Rd, Rs1, Rs2
```

## Purpose:

Do four signed 8-bit multiplications from 32-bit chunks of two registers; and then adds the four 16-bit results and the content of corresponding 32-bit chunks of a third register together.

#### **Description**:

This instruction multiplies the four signed 8-bit elements of 32-bit chunks of Rs1 with the four signed 8-bit elements of 32-bit chunks of Rs2 and then adds the four results together with the signed content of the corresponding 32-bit chunks of Rd. The final results are written back to the corresponding 32-bit chunks in Rd.

## **Operations:**

```
res[x] = Rd.W[x] +
    (Rs1.W[x].B[3] s* Rs2.W[x].B[3]) + (Rs1.W[x].B[2] s* Rs2.W[x].B[2]) +
    (Rs1.W[x].B[1] s* Rs2.W[x].B[1]) + (Rs1.W[x].B[0] s* Rs2.W[x].B[0]);
Rd.W[x] = res[x];
for RV32: x=0,
for RV64: x=1,0
```

#### **Parameters**

- t [in] long type of value stored in t
- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

Returns value stored in long type

# \_\_STATIC\_FORCEINLINE long \_\_RV\_SMAQA\_SU (long t, unsigned long a, unsigned long b)

SMAQA.SU (Signed and Unsigned Multiply Four Bytes with 32-bit Adds)

**Type**: Partial-SIMD (Reduction)

# Syntax:

```
SMAQA.SU Rd, Rs1, Rs2
```

## Purpose:

Do four signed x unsigned 8-bit multiplications from 32-bit chunks of two registers; and then adds the four 16-bit results and the content of corresponding 32-bit chunks of a third register together.

## **Description:**

This instruction multiplies the four signed 8-bit elements of 32-bit chunks of Rs1 with the four unsigned 8-bit elements of 32-bit chunks of Rs2 and then adds the four results together with the signed content of the

corresponding 32-bit chunks of Rd. The final results are written back to the corresponding 32-bit chunks in Rd.

#### **Operations:**

```
res[x] = Rd.W[x] +
    (Rs1.W[x].B[3] su* Rs2.W[x].B[3]) + (Rs1.W[x].B[2] su* Rs2.W[x].B[2]) +
    (Rs1.W[x].B[1] su* Rs2.W[x].B[1]) + (Rs1.W[x].B[0] su* Rs2.W[x].B[0]);
Rd.W[x] = res[x];
for RV32: x=0,
for RV64: x=1...0
```

#### **Parameters**

- t [in] long type of value stored in t
- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UMAQA (unsigned long t, unsigned long a, unsigned long b)

UMAQA (Unsigned Multiply Four Bytes with 32- bit Adds)

Type: DSP

# Syntax:

```
UMAQA Rd, Rs1, Rs2
```

## Purpose:

Do four unsigned 8-bit multiplications from 32-bit chunks of two registers; and then adds the four 16-bit results and the content of corresponding 32-bit chunks of a third register together.

## **Description:**

This instruction multiplies the four unsigned 8-bit elements of 32-bit chunks of Rs1 with the four unsigned 8-bit elements of 32-bit chunks of Rs2 and then adds the four results together with the unsigned content of the corresponding 32-bit chunks of Rd. The final results are written back to the corresponding 32-bit chunks in Rd.

#### **Operations:**

#### **Parameters**

- t [in] unsigned long type of value stored in t
- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

#### **Returns** value stored in unsigned long type

## group NMSIS\_Core\_DSP\_Intrinsic\_PART\_SIMD\_DATA\_PROCESS

there are 10 64-bit Addition & Subtraction Instructions.

Partial-SIMD Data Processing Instructions.

#### **64-bit Profile Instructions**

#### 64-bit Addition & Subtraction Instructions

```
__STATIC_FORCEINLINE unsigned long long __RV_ADD64 (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE long long __RV_KADD64 (long long a, long long b)
__STATIC_FORCEINLINE long long __RV_KSUB64 (long long a, long long b)
__STATIC_FORCEINLINE long long __RV_RADD64 (long long a, long long b)
__STATIC_FORCEINLINE long long __RV_RSUB64 (long long a, long long b)
__STATIC_FORCEINLINE unsigned long long __RV_SUB64 (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_UKADD64 (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_UKSUB64 (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_URADD64 (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_URSUB64 (unsigned long long a,
unsigned long long b)
group NMSIS_Core_DSP_Intrinsic_64B_ADDSUB
    64-bit Addition & Subtraction Instructions
```

#### **Functions**

```
__STATIC_FORCEINLINE unsigned long long __RV_ADD64 (unsigned long long a, unsigned long long b)
```

ADD64 (64-bit Addition)

Type: 64-bit Profile

#### Syntax:

```
ADD64 Rd, Rs1, Rs2
```

## Purpose:

Add two 64-bit signed or unsigned integers.

#### **RV32 Description:**

This instruction adds the 64-bit integer of an even/odd pair of registers specified by Rs1(4,1) with the 64-bit integer of an even/odd pair of registers specified by Rs2(4,1), and then writes the 64-bit result to an even/odd pair of registers specified by Rd(4,1). Rx(4,1), i.e., value d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the result and the even 2d register of the pair contains the low 32-bit of the result.

## **RV64 Description:**

This instruction has the same behavior as the ADD instruction in RV64I.

#### Note:

This instruction can be used for either signed or unsigned addition.

# **Operations:**

```
RV32:
    t_L = CONCAT(Rd(4,1),1'b0);    t_H = CONCAT(Rd(4,1),1'b1);
    a_L = CONCAT(Rs1(4,1),1'b0);    a_H = CONCAT(Rs1(4,1),1'b1);
    b_L = CONCAT(Rs2(4,1),1'b0);    b_H = CONCAT(Rs2(4,1),1'b1);
    R[t_H].R[t_L] = R[a_H].R[a_L] + R[b_H].R[b_L];
RV64:
    Rd = Rs1 + Rs2;
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

# \_\_STATIC\_FORCEINLINE long long \_\_RV\_KADD64 (long long a, long long b)

KADD64 (64-bit Signed Saturating Addition)

Type: DSP (64-bit Profile)

#### Syntax:

```
KADD64 Rd, Rs1, Rs2
```

#### Purpose:

Add two 64-bit signed integers. The result is saturated to the Q63 range.

#### **RV32 Description:**

This instruction adds the 64-bit signed integer of an even/odd pair of registers specified by Rs1(4,1) with the 64-bit signed integer of an even/odd pair of registers specified by Rs2(4,1). If the 64-bit result is beyond the Q63 number range (-2^63 <= Q63 <= 2^63-1), it is saturated to the range and the OV bit is set to 1. The saturated result is written to an even/odd pair of registers specified by Rd(4,1). Rx(4,1), i.e., value d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the result and the even 2d register of the pair contains the low 32-bit of the result.

#### **RV64 Description:**

This instruction adds the 64-bit signed integer in Rs1 with the 64-bit signed integer in Rs2. If the result is beyond the Q63 number range ( $-2^63 \le Q63 \le 2^63-1$ ), it is saturated to the range and the OV bit is set to 1. The saturated result is written to Rd.

#### **Operations:**

```
RV32:
t_L = CONCAT(Rd(4,1),1'b0); t_H = CONCAT(Rd(4,1),1'b1);
a_L = CONCAT(Rs1(4,1),1'b0); a_H = CONCAT(Rs1(4,1),1'b1);
b_L = CONCAT(Rs2(4,1),1'b0); b_H = CONCAT(Rs2(4,1),1'b1);
result = R[a_H].R[a_L] + R[b_H].R[b_L];
if (result > (2^63)-1) {
   result = (2^63)-1; OV = 1;
} else if (result < -2^63) {
   result = -2^63; OV = 1;
}
R[t_H].R[t_L] = result;
RV64:
result = Rs1 + Rs2;
if (result > (2^63)-1) {
  result = (2^63)-1; OV = 1;
} else if (result < -2^63) {
  result = -2^63; OV = 1;
Rd = result;
```

#### **Parameters**

- a [in] long long type of value stored in a
- **b** [in] long long type of value stored in b

**Returns** value stored in long long type

# \_\_STATIC\_FORCEINLINE long long \_\_RV\_KSUB64 (long long a, long long b)

KSUB64 (64-bit Signed Saturating Subtraction)

**Type**: DSP (64-bit Profile)

#### Syntax:

```
KSUB64 Rd, Rs1, Rs2
```

#### Purpose:

Perform a 64-bit signed integer subtraction. The result is saturated to the Q63 range.

# **RV32 Description:**

This instruction subtracts the 64-bit signed integer of an even/odd pair of registers specified by Rs2(4,1) from the 64-bit signed integer of an even/odd pair of registers specified by Rs1(4,1). If the 64-bit result is beyond the Q63 number range (-2^63 <= Q63 <= 2^63-1), it is saturated to the range and the OV bit is set to 1. The saturated result is then written to an even/odd pair of registers specified by Rd(4,1). Rx(4,1), i.e., d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the operand and the even 2d register of the pair contains the low 32-bit of the operand.

#### **RV64 Description:**

This instruction subtracts the 64-bit signed integer of Rs2 from the 64-bit signed integer of Rs1. If the 64-bit result is beyond the Q63 number range ( $-2^63 \le 2^63-1$ ), it is saturated to the range and the OV bit is set to 1. The saturated result is then written to Rd.

#### **Operations:**

```
RV32:
t_L = CONCAT(Rd(4,1),1'b0); t_H = CONCAT(Rd(4,1),1'b1);
a_L = CONCAT(Rs1(4,1),1'b0); a_H = CONCAT(Rs1(4,1),1'b1);
b_L = CONCAT(Rs2(4,1),1'b0); b_H = CONCAT(Rs2(4,1),1'b1);
result = R[a_H].R[a_L] - R[b_H].R[b_L];
if (result > (2^63)-1) {
  result = (2^63)-1; OV = 1;
} else if (result < -2^63) {
  result = -2^63; OV = 1;
R[t_H].R[t_L] = result;
RV64:
result = Rs1 - Rs2;
if (result > (2^63)-1) {
  result = (2^63)-1; 0V = 1;
} else if (result < -2^63) {
  result = -2^63; OV = 1;
Rd = result;
```

#### **Parameters**

- a [in] long long type of value stored in a
- **b** [in] long long type of value stored in b

**Returns** value stored in long long type

```
__STATIC_FORCEINLINE long long __RV_RADD64 (long long a, long long b)
```

RADD64 (64-bit Signed Halving Addition)

**Type**: DSP (64-bit Profile)

Syntax:

```
RADD64 Rd, Rs1, Rs2
```

## **Purpose**:

Add two 64-bit signed integers. The result is halved to avoid overflow or saturation.

## **RV32 Description:**

This instruction adds the 64-bit signed integer of an even/odd pair of registers specified by Rs1(4,1) with the 64-bit signed integer of an even/odd pair of registers specified by Rs2(4,1). The 64-bit addition result is first arithmetically right-shifted by 1 bit and then written to an even/odd pair of registers specified by Rd(4,1). Rx(4,1), i.e., value d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the result and the even 2d register of the pair contains the low 32-bit of the result.

## **RV64 Description**:

This instruction adds the 64-bit signed integer in Rs1 with the 64-bit signed integer in Rs2. The 64-bit addition result is first arithmetically right-shifted by 1 bit and then written to Rd.

## **Operations:**

```
RV32:

t_L = CONCAT(Rd(4,1),1'b0); t_H = CONCAT(Rd(4,1),1'b1);

a_L = CONCAT(Rs1(4,1),1'b0); a_H = CONCAT(Rs1(4,1),1'b1);

b_L = CONCAT(Rs2(4,1),1'b0); b_H = CONCAT(Rs2(4,1),1'b1);

R[t_H].R[t_L] = (R[a_H].R[a_L] + R[b_H].R[b_L]) s>> 1;

RV64:

Rd = (Rs1 + Rs2) s>> 1;
```

#### **Parameters**

- a [in] long long type of value stored in a
- **b** [in] long long type of value stored in b

**Returns** value stored in long long type

```
__STATIC_FORCEINLINE long long __RV_RSUB64 (long long a, long long b)
```

RSUB64 (64-bit Signed Halving Subtraction)

**Type**: DSP (64-bit Profile)

Syntax:

```
RSUB64 Rd, Rs1, Rs2
```

## Purpose:

Perform a 64-bit signed integer subtraction. The result is halved to avoid overflow or saturation.

# **RV32 Description**:

This instruction subtracts the 64-bit signed integer of an even/odd pair of registers specified by Rb(4,1) from the 64-bit signed integer of an even/odd pair of registers specified by Ra(4,1). The subtraction result is first arithmetically right-shifted by 1 bit and then written to an even/odd pair of registers specified by Rt(4,1). Rx(4,1), i.e., value d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the result and the even 2d register of the pair contains the low 32-bit of the result.

#### **RV64 Description:**

This instruction subtracts the 64-bit signed integer in Rs2 from the 64-bit signed integer in Rs1. The 64-bit subtraction result is first arithmetically right-shifted by 1 bit and then written to Rd.

## **Operations:**

```
RV32:

t_L = CONCAT(Rd(4,1),1'b0); t_H = CONCAT(Rd(4,1),1'b1);

a_L = CONCAT(Rs1(4,1),1'b0); a_H = CONCAT(Rs1(4,1),1'b1);

b_L = CONCAT(Rs2(4,1),1'b0); b_H = CONCAT(Rs2(4,1),1'b1);

R[t_H].R[t_L] = (R[a_H].R[a_L] - R[b_H].R[b_L]) s>> 1;

RV64:

Rd = (Rs1 - Rs2) s>> 1;
```

#### **Parameters**

- a [in] long long type of value stored in a
- **b [in]** long long type of value stored in b

Returns value stored in long long type

```
__STATIC_FORCEINLINE unsigned long long __RV_SUB64 (unsigned long long a, unsigned long long b)
```

```
SUB64 (64-bit Subtraction)
```

**Type**: DSP (64-bit Profile)

## Syntax:

```
SUB64 Rd, Rs1, Rs2
```

## Purpose:

Perform a 64-bit signed or unsigned integer subtraction.

#### **RV32 Description:**

This instruction subtracts the 64-bit integer of an even/odd pair of registers specified by Rs2(4,1) from the 64-bit integer of an even/odd pair of registers specified by Rs1(4,1), and then writes the 64-bit result to an even/odd pair of registers specified by Rd(4,1). Rx(4,1), i.e., d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the operand and the even 2d register of the pair contains the low 32-bit of the operand.

## **RV64 Description:**

This instruction subtracts the 64-bit integer of Rs2 from the 64-bit integer of Rs1, and then writes the 64-bit result to Rd.

## Note:

This instruction can be used for either signed or unsigned subtraction.

## **Operations:**

```
* RV32:

t_L = CONCAT(Rd(4,1),1'b0); t_H = CONCAT(Rd(4,1),1'b1);

a_L = CONCAT(Rs1(4,1),1'b0); a_H = CONCAT(Rs1(4,1),1'b1);

b_L = CONCAT(Rs2(4,1),1'b0); b_H = CONCAT(Rs2(4,1),1'b1);

R[t_H].R[t_L] = R[a_H].R[a_L] - R[b_H].R[b_L];
```

(continues on next page)

```
* RV64:
Rd = Rs1 - Rs2;
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

# \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_UKADD64 (unsigned long long a, unsigned long long b)

UKADD64 (64-bit Unsigned Saturating Addition)

**Type**: DSP (64-bit Profile)

## Syntax:

```
UKADD64 Rd, Rs1, Rs2
```

## Purpose:

Add two 64-bit unsigned integers. The result is saturated to the U64 range.

## **RV32 Description:**

This instruction adds the 64-bit unsigned integer of an even/odd pair of registers specified by Rs1(4,1) with the 64-bit unsigned integer of an even/odd pair of registers specified by Rs2(4,1). If the 64-bit result is beyond the U64 number range (0 <= U64 <=  $2^64-1$ ), it is saturated to the range and the OV bit is set to 1. The saturated result is written to an even/odd pair of registers specified by Rd(4,1). Rx(4,1), i.e., d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the result and the even 2d register of the pair contains the low 32-bit of the result.

## **RV64 Description:**

This instruction adds the 64-bit unsigned integer in Rs1 with the 64-bit unsigned integer in Rs2. If the 64-bit result is beyond the U64 number range ( $0 \le U64 \le 2^64-1$ ), it is saturated to the range and the OV bit is set to 1. The saturated result is written to Rd.

## **Operations:**

```
* RV32:
t_L = CONCAT(Rt(4,1),1'b0); t_H = CONCAT(Rt(4,1),1'b1);
a_L = CONCAT(Ra(4,1),1'b0); a_H = CONCAT(Ra(4,1),1'b1);
b_L = CONCAT(Rb(4,1),1'b0); b_H = CONCAT(Rb(4,1),1'b1);
result = R[a_H].R[a_L] + R[b_H].R[b_L];
if (result > (2^64)-1) {
   result = (2^64)-1; OV = 1;
}
R[t_H].R[t_L] = result;
* RV64:
result = Rs1 + Rs2;
if (result > (2^64)-1) {
   result = (2^64)-1; OV = 1;
}
```

(continues on next page)

```
}
Rd = result;
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

# \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_UKSUB64 (unsigned long long a, unsigned long long b)

UKSUB64 (64-bit Unsigned Saturating Subtraction)

**Type**: DSP (64-bit Profile)

## Syntax:

```
UKSUB64 Rd, Rs1, Rs2
```

## Purpose:

Perform a 64-bit signed integer subtraction. The result is saturated to the U64 range.

#### **RV32 Description:**

This instruction subtracts the 64-bit unsigned integer of an even/odd pair of registers specified by Rs2(4,1) from the 64-bit unsigned integer of an even/odd pair of registers specified by Rs1(4,1). If the 64-bit result is beyond the U64 number range (0 <= U64 <=  $2^64-1$ ), it is saturated to the range and the OV bit is set to 1. The saturated result is then written to an even/odd pair of registers specified by Rd(4,1). Rx(4,1), i.e., d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the operand and the even 2d register of the pair contains the low 32-bit of the operand.

## **RV64 Description:**

This instruction subtracts the 64-bit unsigned integer of Rs2 from the 64-bit unsigned integer of an even/odd pair of Rs1. If the 64-bit result is beyond the U64 number range ( $0 \le U64 \le 2^64-1$ ), it is saturated to the range and the OV bit is set to 1. The saturated result is then written to Rd.

## **Operations:**

```
* RV32:
t_L = CONCAT(Rd(4,1),1'b0); t_H = CONCAT(Rd(4,1),1'b1);
a_L = CONCAT(Rs1(4,1),1'b0); a_H = CONCAT(Rs1(4,1),1'b1);
b_L = CONCAT(Rs2(4,1),1'b0); b_H = CONCAT(Rs2(4,1),1'b1);
result = R[a_H].R[a_L] - R[b_H].R[b_L];
if (result < 0) {
   result = 0; OV = 1;
}
R[t_H].R[t_L] = result;
* RV64
result = Rs1 - Rs2;
if (result < 0) {
   result = 0; OV = 1;
}</pre>
```

(continues on next page)

```
}
Rd = result;
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

# \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_URADD64 (unsigned long long a, unsigned long long b)

URADD64 (64-bit Unsigned Halving Addition)

Type: DSP (64-bit Profile)

## Syntax:

```
URADD64 Rd, Rs1, Rs2
```

# Purpose:

Add two 64-bit unsigned integers. The result is halved to avoid overflow or saturation.

## **RV32 Description:**

This instruction adds the 64-bit unsigned integer of an even/odd pair of registers specified by Rs1(4,1) with the 64-bit unsigned integer of an even/odd pair of registers specified by Rs2(4,1). The 64-bit addition result is first logically right-shifted by 1 bit and then written to an even/odd pair of registers specified by Rd(4,1). Rx(4,1), i.e., d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the result and the even 2d register of the pair contains the low 32-bit of the result.

#### **RV64 Description:**

This instruction adds the 64-bit unsigned integer in Rs1 with the 64-bit unsigned integer Rs2. The 64-bit addition result is first logically right-shifted by 1 bit and then written to Rd.

## **Operations**:

```
* RV32:

t_L = CONCAT(Rt(4,1),1'b0); t_H = CONCAT(Rt(4,1),1'b1);

a_L = CONCAT(Ra(4,1),1'b0); a_H = CONCAT(Ra(4,1),1'b1);

b_L = CONCAT(Rb(4,1),1'b0); b_H = CONCAT(Rb(4,1),1'b1);

R[t_H].R[t_L] = (R[a_H].R[a_L] + R[b_H].R[b_L]) u>> 1;

* RV64:

Rd = (Rs1 + Rs2) u>> 1;
```

# **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

```
__STATIC_FORCEINLINE unsigned long long __RV_URSUB64 (unsigned long long a, unsigned long long b)
```

URSUB64 (64-bit Unsigned Halving Subtraction)

Type: DSP (64-bit Profile)

Syntax:

```
URSUB64 Rd, Rs1, Rs2
```

#### Purpose:

Perform a 64-bit unsigned integer subtraction. The result is halved to avoid overflow or saturation.

## **RV32 Description:**

This instruction subtracts the 64-bit unsigned integer of an even/odd pair of registers specified by Rs2(4,1) from the 64-bit unsigned integer of an even/odd pair of registers specified by Rs1(4,1). The subtraction result is first logically right-shifted by 1 bit and then written to an even/odd pair of registers specified by Rd(4,1). Rx(4,1), i.e., d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the result and the even 2d register of the pair contains the low 32-bit of the result.

#### **RV64 Description:**

This instruction subtracts the 64-bit unsigned integer in Rs2 from the 64-bit unsigned integer in Rs1. The subtraction result is first logically right-shifted by 1 bit and then written to Rd.

## **Operations:**

```
* RV32:

t_L = CONCAT(Rt(4,1),1'b0); t_H = CONCAT(Rt(4,1),1'b1);

a_L = CONCAT(Ra(4,1),1'b0); a_H = CONCAT(Ra(4,1),1'b1);

b_L = CONCAT(Rb(4,1),1'b0); b_H = CONCAT(Rb(4,1),1'b1);

R[t_H].R[t_L] = (R[a_H].R[a_L] - R[b_H].R[b_L]) u>> 1;

* RV64:

Rd = (Rs1 - Rs2) u>> 1;
```

## **Parameters**

- a [in] unsigned long long type of value stored in a
- **b [in]** unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

# 32-bit Multiply with 64-bit Add/Subtract Instructions

```
__STATIC_FORCEINLINE long long __RV_KMAR64 (long long t, long a, long b)

__STATIC_FORCEINLINE long long __RV_KMSR64 (long long t, long a, long b)

__STATIC_FORCEINLINE long long __RV_SMAR64 (long long t, long a, long b)
```

#### **Functions**

\_\_STATIC\_FORCEINLINE long long \_\_RV\_KMAR64 (long long t, long a, long b)

KMAR64 (Signed Multiply and Saturating Add to 64-Bit Data)

**Type**: DSP (64-bit Profile)

Syntax:

KMAR64 Rd, Rs1, Rs2

## Purpose:

Multiply the 32-bit signed elements in two registers and add the 64-bit multiplication results to the 64-bit signed data of a pair of registers (RV32) or a register (RV64). The result is saturated to the Q63 range and written back to the pair of registers (RV32) or the register (RV64).

## **RV32 Description:**

This instruction multiplies the 32-bit signed data of Rs1 with that of Rs2. It adds the 64-bit multiplication result to the 64-bit signed data of an even/odd pair of registers specified by Rd(4,1) with unlimited precision. If the 64-bit addition result is beyond the Q63 number range (- $2^63 <= 2^63-1$ ), it is saturated to the range and the OV bit is set to 1. The saturated result is written back to the even/odd pair of registers specified by Rd(4,1). Rx(4,1), i.e., value d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the result and the even 2d register of the pair contains the low 32-bit of the result.

## **RV64 Description:**

This instruction multiplies the 32-bit signed elements of Rs1 with that of Rs2. It adds the 64-bit multiplication results to the 64-bit signed data of Rd with unlimited precision. If the 64-bit addition result is beyond the Q63 number range ( $-2^63 <= 2^63-1$ ), it is saturated to the range and the OV bit is set to 1. The saturated result is written back to Rd.

## **Operations:**

```
RV32:
t_L = CONCAT(Rd(4,1),1'b0); t_H = CONCAT(Rd(4,1),1'b1);
result = R[t_H].R[t_L] + (Rs1 * Rs2);
if (result > (2^63)-1) {
 result = (2^63)-1; OV = 1;
} else if (result < -2^63) {
 result = -2^63; OV = 1;
R[t_H].R[t_L] = result;
RV64:
// `result` has unlimited precision
result = Rd + (Rs1.W[0] * Rs2.W[0]) + (Rs1.W[1] * Rs2.W[1]);
if (result > (2^63)-1) {
 result = (2^63)-1; OV = 1;
} else if (result < -2^63) {
 result = -2^63; OV = 1;
Rd = result:
```

#### **Parameters**

- t [in] long long type of value stored in t
- a [in] long type of value stored in a
- **b [in]** long type of value stored in b

**Returns** value stored in long long type

## \_\_STATIC\_FORCEINLINE long long \_\_RV\_KMSR64 (long long t, long a, long b)

KMSR64 (Signed Multiply and Saturating Subtract from 64-Bit Data)

```
Type: DSP (64-bit Profile)
```

## Syntax:

```
KMSR64 Rd, Rs1, Rs2
```

#### Purpose:

Multiply the 32-bit signed elements in two registers and subtract the 64-bit multiplication results from the 64-bit signed data of a pair of registers (RV32) or a register (RV64). The result is saturated to the Q63 range and written back to the pair of registers (RV32) or the register (RV64).

# **RV32 Description**:

This instruction multiplies the 32-bit signed data of Rs1 with that of Rs2. It subtracts the 64-bit multiplication result from the 64-bit signed data of an even/odd pair of registers specified by Rd(4,1) with unlimited precision. If the 64-bit subtraction result is beyond the Q63 number range ( $-2^63 <= 2^63-1$ ), it is saturated to the range and the OV bit is set to 1. The saturated result is written back to the even/odd pair of registers specified by Rd(4,1). Rx(4,1), i.e., d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the result and the even 2d register of the pair contains the low 32-bit of the result.

# **RV64 Description**:

This instruction multiplies the 32-bit signed elements of Rs1 with that of Rs2. It subtracts the 64-bit multiplication results from the 64-bit signed data in Rd with unlimited precision. If the 64-bit subtraction result

is beyond the Q63 number range ( $-2^63 \le Q63 \le 2^63-1$ ), it is saturated to the range and the OV bit is set to 1. The saturated result is written back to Rd.

## **Operations:**

```
RV32:
t_L = CONCAT(Rd(4,1),1'b0); t_H = CONCAT(Rd(4,1),1'b1);
result = R[t_H].R[t_L] - (Rs1 * Rs2);
if (result > (2^63)-1) {
 result = (2^63)-1; OV = 1;
} else if (result < -2^63) {
 result = -2^63; OV = 1;
R[t_H].R[t_L] = result;
RV64:
// `result` has unlimited precision
result = Rd - (Rs1.W[0] * Rs2.W[0]) - (Rs1.W[1] * Rs2.W[1]);
if (result > (2^63)-1) {
 result = (2^63)-1; 0V = 1;
} else if (result < -2^63) {
 result = -2^63; OV = 1;
Rd = result:
```

## **Parameters**

- t [in] long long type of value stored in t
- a [in] long type of value stored in a
- **b** [in] long type of value stored in b

**Returns** value stored in long long type

## \_\_STATIC\_FORCEINLINE long long \_\_RV\_SMAR64 (long long t, long a, long b)

SMAR64 (Signed Multiply and Add to 64-Bit Data)

Type: DSP (64-bit Profile)

## Syntax:

```
SMAR64 Rd, Rs1, Rs2
```

## Purpose:

Multiply the 32-bit signed elements in two registers and add the 64-bit multiplication result to the 64-bit signed data of a pair of registers (RV32) or a register (RV64). The result is written back to the pair of registers (RV32) or a register (RV64).

#### **RV32 Description**:

This instruction multiplies the 32-bit signed data of Rs1 with that of Rs2. It adds the 64-bit multiplication result to the 64-bit signed data of an even/odd pair of registers specified by Rd(4,1). The addition result is written back to the even/odd pair of registers specified by Rd(4,1). Rx(4,1), i.e., d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the result and the even 2d register of the pair contains the low 32-bit of the result.

## **RV64 Description:**

This instruction multiplies the 32-bit signed elements of Rs1 with that of Rs2. It adds the 64-bit multiplication results to the 64-bit signed data of Rd. The addition result is written back to Rd.

## **Operations:**

```
* RV32:

t_L = CONCAT(Rd(4,1),1'b0); t_H = CONCAT(Rd(4,1),1'b1);

R[t_H].R[t_L] = R[t_H].R[t_L] + (Rs1 * Rs2);

* RV64:

Rd = Rd + (Rs1.W[0] * Rs2.W[0]) + (Rs1.W[1] * Rs2.W[1]);
```

#### **Parameters**

- t [in] long long type of value stored in t
- a [in] long type of value stored in a
- **b** [in] long type of value stored in b

Returns value stored in long long type

```
__STATIC_FORCEINLINE long long __RV_SMSR64 (long long t, long a, long b)
```

SMSR64 (Signed Multiply and Subtract from 64- Bit Data)

Type: DSP (64-bit Profile)

Syntax:

```
SMSR64 Rd, Rs1, Rs2
```

## Purpose:

Multiply the 32-bit signed elements in two registers and subtract the 64-bit multiplication results from the 64-bit signed data of a pair of registers (RV32) or a register (RV64). The result is written back to the pair of registers (RV32) or a register (RV64).

## **RV32 Description:**

This instruction multiplies the 32-bit signed data of Rs1 with that of Rs2. It subtracts the 64-bit multiplication result from the 64-bit signed data of an even/odd pair of registers specified by Rd(4,1). The subtraction result is written back to the even/odd pair of registers specified by Rd(4,1). Rx(4,1), i.e., d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the result and the even 2d register of the pair contains the low 32-bit of the result.

## **RV64 Description**:

This instruction multiplies the 32-bit signed elements of Rs1 with that of Rs2. It subtracts the 64-bit multiplication results from the 64-bit signed data of Rd. The subtraction result is written back to Rd.

# **Operations**:

```
* RV32:

t_L = CONCAT(Rd(4,1),1'b0); t_H = CONCAT(Rd(4,1),1'b1);

R[t_H].R[t_L] = R[t_H].R[t_L] - (Rs1 * Rs2);

* RV64:

Rd = Rd - (Rs1.W[0] * Rs2.W[0]) - (Rs1.W[1] * Rs2.W[1]);
```

#### **Parameters**

- t [in] long long type of value stored in t
- a [in] long type of value stored in a
- **b** [in] long type of value stored in b

**Returns** value stored in long long type

```
__STATIC_FORCEINLINE unsigned long long __RV_UKMAR64 (unsigned long long t, unsigned long a, unsigned long b)
```

UKMAR64 (Unsigned Multiply and Saturating Add to 64-Bit Data)

**Type**: DSP (64-bit Profile)

## Syntax:

```
UKMAR64 Rd, Rs1, Rs2
```

## Purpose:

Multiply the 32-bit unsigned elements in two registers and add the 64-bit multiplication results to the 64-bit unsigned data of a pair of registers (RV32) or a register (RV64). The result is saturated to the U64 range and written back to the pair of registers (RV32) or the register (RV64).

## **RV32 Description**:

This instruction multiplies the 32-bit unsigned data of Rs1 with that of Rs2. It adds the 64-bit multiplication result to the 64-bit unsigned data of an even/odd pair of registers specified by Rd(4,1) with unlimited precision. If the 64-bit addition result is beyond the U64 number range ( $0 \le U64 \le 2^64-1$ ), it is saturated to the range and the OV bit is set to 1. The saturated result is written back to the even/odd pair of registers specified by Rd(4,1). Rx(4,1), i.e., d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the result and the even 2d register of the pair contains the low 32-bit of the result.

# **RV64 Description**:

# **Operations:**

```
* RV32:
t_L = CONCAT(Rd(4,1),1'b0); t_H = CONCAT(Rd(4,1),1'b1);
result = R[t_H].R[t_L] + (Rs1 * Rs2);
if (result > (2^64)-1) {
    result = (2^64)-1; OV = 1;
}
R[t_H].R[t_L] = result;
* RV64:
// `result` has unlimited precision
result = Rd + (Rs1.W[0] u* Rs2.W[0]) + (Rs1.W[1] u* Rs2.W[1]);
if (result > (2^64)-1) {
    result = (2^64)-1; OV = 1;
}
Rd = result;
```

# **Parameters**

- t [in] unsigned long long type of value stored in t
- a [in] unsigned long type of value stored in a
- **b [in]** unsigned long type of value stored in b

**Returns** value stored in unsigned long long type

```
__STATIC_FORCEINLINE unsigned long long __RV_UKMSR64 (unsigned long long t, unsigned long a, unsigned long b)
```

UKMSR64 (Unsigned Multiply and Saturating Subtract from 64-Bit Data)

**Type**: DSP (64-bit Profile)

#### Syntax:

```
UKMSR64 Rd, Rs1, Rs2
```

## Purpose:

Multiply the 32-bit unsigned elements in two registers and subtract the 64-bit multiplication results from the 64-bit unsigned data of a pair of registers (RV32) or a register (RV64). The result is saturated to the U64 range and written back to the pair of registers (RV32) or a register (RV64).

## **RV32 Description:**

This instruction multiplies the 32-bit unsigned data of Rs1 with that of Rs2. It subtracts the 64-bit multiplication result from the 64-bit unsigned data of an even/odd pair of registers specified by Rd(4,1) with unlimited precision. If the 64-bit subtraction result is beyond the U64 number range ( $0 \le U64 \le 2^64-1$ ), it is saturated to the range and the OV bit is set to 1. The saturated result is written back to the even/odd pair of registers specified by Rd(4,1). Rx(4,1), i.e., d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the result and the even 2d register of the pair contains the low 32-bit of the result.

## **RV64 Description:**

This instruction multiplies the 32-bit unsigned elements of Rs1 with that of Rs2. It subtracts the 64-bit multiplication results from the 64-bit unsigned data of Rd with unlimited precision. If the 64-bit subtraction result is beyond the U64 number range ( $0 \le U64 \le 2^64-1$ ), it is saturated to the range and the OV bit is set to 1. The saturated result is written back to Rd.

# **Operations:**

```
* RV32:
t_L = CONCAT(Rd(4,1),1'b0); t_H = CONCAT(Rd(4,1),1'b1);
result = R[t_H].R[t_L] - (Rs1 u* Rs2);
if (result < 0) {
    result = 0; OV = 1;
}
R[t_H].R[t_L] = result;
* RV64:
// `result` has unlimited precision
result = Rd - (Rs1.W[0] u* Rs2.W[0]) - (Rs1.W[1] u* Rs2.W[1]);
if (result < 0) {
    result = 0; OV = 1;
}
Rd = result;</pre>
```

#### **Parameters**

- t [in] unsigned long long type of value stored in t
- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long long type

```
__STATIC_FORCEINLINE unsigned long long __RV_UMAR64 (unsigned long long t, unsigned long a, unsigned long b)
```

UMAR64 (Unsigned Multiply and Add to 64-Bit Data)

**Type**: DSP (64-bit Profile)

## Syntax:

```
UMAR64 Rd, Rs1, Rs2
```

## Purpose:

Multiply the 32-bit unsigned elements in two registers and add the 64-bit multiplication results to the 64-bit unsigned data of a pair of registers (RV32) or a register (RV64). The result is written back to the pair of registers (RV32) or a register (RV64).

## **RV32 Description:**

This instruction multiplies the 32-bit unsigned data of Rs1 with that of Rs2. It adds the 64-bit multiplication result to the 64-bit unsigned data of an even/odd pair of registers specified by Rd(4,1). The addition result is written back to the even/odd pair of registers specified by Rd(4,1). Rx(4,1), i.e., d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the result and the even 2d register of the pair contains the low 32-bit of the result.

# **RV64 Description:**

This instruction multiplies the 32-bit unsigned elements of Rs1 with that of Rs2. It adds the 64-bit multiplication results to the 64-bit unsigned data of Rd. The addition result is written back to Rd.

## **Operations:**

```
* RV32:

t_L = CONCAT(Rd(4,1),1'b0); t_H = CONCAT(Rd(4,1),1'b1);

R[t_H].R[t_L] = R[t_H].R[t_L] + (Rs1 * Rs2);

* RV64:

Rd = Rd + (Rs1.W[0] u* Rs2.W[0]) + (Rs1.W[1] u* Rs2.W[1]);
```

#### **Parameters**

- t [in] unsigned long long type of value stored in t
- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long long type

# \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_UMSR64 (unsigned long long t, unsigned long a, unsigned long b)

UMSR64 (Unsigned Multiply and Subtract from 64-Bit Data)

**Type**: DSP (64-bit Profile)

## Syntax:

```
UMSR64 Rd, Rs1, Rs2
```

#### Purpose:

Multiply the 32-bit unsigned elements in two registers and subtract the 64-bit multiplication results from the 64-bit unsigned data of a pair of registers (RV32) or a register (RV64). The result is written back to the pair of registers (RV32) or a register (RV64).

## **RV32 Description:**

This instruction multiplies the 32-bit unsigned data of Rs1 with that of Rs2. It subtracts the 64-bit multiplication result from the 64-bit unsigned data of an even/odd pair of registers specified by Rd(4,1). The subtraction result is written back to the even/odd pair of registers specified by Rd(4,1). Rx(4,1), i.e., d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the result and the even 2d register of the pair contains the low 32-bit of the result.

## **RV64 Description:**

This instruction multiplies the 32-bit unsigned elements of Rs1 with that of Rs2. It subtracts the 64-bit multiplication results from the 64-bit unsigned data of Rd. The subtraction result is written back to Rd.

## **Operations:**

```
* RV32:

t_L = CONCAT(Rd(4,1),1'b0); t_H = CONCAT(Rd(4,1),1'b1);

R[t_H].R[t_L] = R[t_H].R[t_L] - (Rs1 * Rs2);

* RV64:

Rd = Rd - (Rs1.W[0] u* Rs2.W[0]) - (Rs1.W[1] u* Rs2.W[1]);
```

#### **Parameters**

- t [in] unsigned long long type of value stored in t
- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long long type

## Signed 16-bit Multiply 64-bit Add/Subtract Instructions

```
__STATIC_FORCEINLINE long long __RV_SMAL (long long a, unsigned long b)

__STATIC_FORCEINLINE long long __RV_SMALBB (long long t, unsigned long a, unsigned long b)

__STATIC_FORCEINLINE long long __RV_SMALBT (long long t, unsigned long a, unsigned long b)

__STATIC_FORCEINLINE long long __RV_SMALTT (long long t, unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE long long __RV_SMALDA (long long t, unsigned long a,
unsigned long b)
__STATIC_FORCEINLINE long long __RV_SMALXDA (long long t, unsigned long a,
unsigned long b)
__STATIC_FORCEINLINE long long __RV_SMALDS (long long t, unsigned long a,
unsigned long b)
__STATIC_FORCEINLINE long long __RV_SMALDRS (long long t, unsigned long a,
unsigned long b)
__STATIC_FORCEINLINE long long __RV_SMALXDS (long long t, unsigned long a,
unsigned long b)
__STATIC_FORCEINLINE long long __RV_SMSLDA (long long t, unsigned long a,
unsigned long b)
__STATIC_FORCEINLINE long long __RV_SMSLXDA (long long t, unsigned long a,
unsigned long b)
group NMSIS_Core_DSP_Intrinsic_SIGNED_16B_MULT_64B_ADDSUB
     Signed 16-bit Multiply 64-bit Add/Subtract Instructions.
     Signed 16-bit Multiply with 64-bit Add/Subtract Instructions.
     there is Signed 16-bit Multiply 64-bit Add/Subtract Instructions
     there are 10 Signed 16-bit Multiply with 64-bit Add/Subtract Instructions
```

## **Functions**

\_\_STATIC\_FORCEINLINE long long \_\_RV\_SMAL (long long a, unsigned long b)

SMAL (Signed Multiply Halfs & Add 64-bit)

Type: Partial-SIMD

## Syntax:

SMAL Rd, Rs1, Rs2

#### Purpose:

Multiply the signed bottom 16-bit content of the 32-bit elements of a register with the top 16-bit content of the same 32-bit elements of the same register, and add the results with a 64-bit value of an even/odd pair of registers (RV32) or a register (RV64). The addition result is written back to another even/odd pair of registers (RV32) or a register (RV64).

## **RV32 Description:**

This instruction multiplies the bottom 16-bit content of the lower 32-bit of Rs2 with the top 16-bit content of the lower 32-bit of Rs2 and adds the result with the 64-bit value of an even/odd pair of registers specified by Rs1(4,1). The 64-bit addition result is written back to an even/odd pair of registers specified by Rd(4,1).

The 16-bit values of Rs2, and the 64-bit value of the Rs1(4,1) register- pair are treated as signed integers. Rx(4,1), i.e., d, determines the even/odd pair group of the two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the operand and the even 2d register of the pair contains the low 32-bit of the operand.

# **RV64 Description**:

This instruction multiplies the bottom 16-bit content of the 32-bit elements of Rs2 with the top 16-bit content of the same 32-bit elements of Rs2 and adds the results with the 64-bit value of Rs1. The 64- bit addition result is written back to Rd. The 16-bit values of Rs2, and the 64-bit value of Rs1 are treated as signed integers.

## **Operations:**

```
RV32:
Mres[31:0] = Rs2.H[1] * Rs2.H[0];
Idx0 = CONCAT(Rs1(4,1),1'b0); Idx1 = CONCAT(Rs1(4,1),1'b1); +
Idx2 = CONCAT(Rd(4,1),1'b0); Idx3 = CONCAT(Rd(4,1),1'b1);
R[Idx3].R[Idx2] = R[Idx1].R[Idx0] + SE64(Mres[31:0]);
RV64:
Mres[0][31:0] = Rs2.W[0].H[1] * Rs2.W[0].H[0];
Mres[1][31:0] = Rs2.W[1].H[1] * Rs2.W[1].H[0];
Rd = Rs1 + SE64(Mres[1][31:0]) + SE64(Mres[0][31:0]);
```

#### **Parameters**

- a [in] long long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in long long type

```
__STATIC_FORCEINLINE long long __RV_SMALBB (long long t, unsigned long a, unsigned long b)
```

SMALBB (Signed Multiply Bottom Halfs & Add 64-bit)

**Type**: DSP (64-bit Profile)

#### Syntax:

```
SMALBB Rd, Rs1, Rs2
SMALBT Rd, Rs1, Rs2
SMALTT Rd, Rs1, Rs2
```

## Purpose:

Multiply the signed 16-bit content of the 32-bit elements of a register with the 16-bit content of the corresponding 32-bit elements of another register and add the results with a 64-bit value of an even/odd pair of registers (RV32) or a register (RV64). The addition result is written back to the register-pair (RV32) or the register (RV64).

- SMALBB: rt pair + bottom\*bottom (all 32-bit elements)
- SMALBT rt pair + bottom\*top (all 32-bit elements)
- SMALTT rt pair + top\*top (all 32-bit elements)

## **RV32 Description:**

For the SMALBB instruction, it multiplies the bottom 16-bit content of Rs1 with the bottom 16-bit content of Rs2. For the SMALBT instruction, it multiplies the bottom 16-bit content of Rs1 with the top 16-bit content

of Rs2. For the SMALTT instruction, it multiplies the top 16-bit content of Rs1 with the top 16-bit content of Rs2. The multiplication result is added with the 64-bit value of an even/odd pair of registers specified by Rd(4,1). The 64-bit addition result is written back to the register-pair. The 16-bit values of Rs1 and Rs2, and the 64-bit value of the register-pair are treated as signed integers. Rd(4,1), i.e., d, determines the even/odd pair group of the two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the operand and the even 2d register of the pair contains the low 32-bit of the operand.

## **RV64 Description**:

For the SMALBB instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2. For the SMALBT instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. For the SMALTT instruction, it multiplies the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. The multiplication results are added with the 64-bit value of Rd. The 64-bit addition result is written back to Rd. The 16-bit values of Rs1 and Rs2, and the 64-bit value of Rd are treated as signed integers.

## **Operations:**

```
RV32:
Mres[31:0] = Rs1.H[0] * Rs2.H[0]; // SMALBB
Mres[31:0] = Rs1.H[0] * Rs2.H[1]; // SMALBT
Mres[31:0] = Rs1.H[1] * Rs2.H[1]; // SMALTT
Idx0 = CONCAT(Rd(4,1),1'b0); Idx1 = CONCAT(Rd(4,1),1'b1);
R[Idx1].R[Idx0] = R[Idx1].R[Idx0] + SE64(Mres[31:0]);
RV64:
// SMALBB
Mres[0][31:0] = Rs1.W[0].H[0] * Rs2.W[0].H[0];
Mres[1][31:0] = Rs1.W[1].H[0] * Rs2.W[1].H[0];
Mres[0][31:0] = Rs1.W[0].H[0] * Rs2.W[0].H[1];
Mres[1][31:0] = Rs1.W[1].H[0] * Rs2.W[1].H[1];
// SMALTT
Mres[0][31:0] = Rs1.W[0].H[1] * Rs2.W[0].H[1];
Mres[1][31:0] = Rs1.W[1].H[1] * Rs2.W[1].H[1];
Rd = Rd + SE64(Mres[0][31:0]) + SE64(Mres[1][31:0]);
```

## **Parameters**

- t [in] long long type of value stored in t
- a [in] unsigned long type of value stored in a
- $\mathbf{b} [\mathbf{in}]$  unsigned long type of value stored in  $\mathbf{b}$

**Returns** value stored in long long type

```
__STATIC_FORCEINLINE long long __RV_SMALBT (long long t, unsigned long a, unsigned long b)

SMALBT (Signed Multiply Bottom Half & Top Half & Add 64-bit)

Type: DSP (64-bit Profile)

Syntax:
```

```
SMALBB Rd, Rs1, Rs2
SMALBT Rd, Rs1, Rs2
SMALTT Rd, Rs1, Rs2
```

## Purpose:

Multiply the signed 16-bit content of the 32-bit elements of a register with the 16-bit content of the corresponding 32-bit elements of another register and add the results with a 64-bit value of an even/odd pair of registers (RV32) or a register (RV64). The addition result is written back to the register-pair (RV32) or the register (RV64).

- SMALBB: rt pair + bottom\*bottom (all 32-bit elements)
- SMALBT rt pair + bottom\*top (all 32-bit elements)
- SMALTT rt pair + top\*top (all 32-bit elements)

## **RV32 Description:**

For the SMALBB instruction, it multiplies the bottom 16-bit content of Rs1 with the bottom 16-bit content of Rs2. For the SMALBT instruction, it multiplies the bottom 16-bit content of Rs1 with the top 16-bit content of Rs2. For the SMALTT instruction, it multiplies the top 16-bit content of Rs1 with the top 16-bit content of Rs2. The multiplication result is added with the 64-bit value of an even/odd pair of registers specified by Rd(4,1). The 64-bit addition result is written back to the register-pair. The 16-bit values of Rs1 and Rs2, and the 64-bit value of the register-pair are treated as signed integers. Rd(4,1), i.e., d, determines the even/odd pair group of the two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the operand and the even 2d register of the pair contains the low 32-bit of the operand.

#### **RV64 Description:**

For the SMALBB instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2. For the SMALBT instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. For the SMALTT instruction, it multiplies the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. The multiplication results are added with the 64-bit value of Rd. The 64-bit addition result is written back to Rd. The 16-bit values of Rs1 and Rs2, and the 64-bit value of Rd are treated as signed integers.

#### **Operations:**

```
RV32:
Mres[31:0] = Rs1.H[0] * Rs2.H[0]; // SMALBB
Mres[31:0] = Rs1.H[0] * Rs2.H[1]; // SMALBT
Mres[31:0] = Rs1.H[1] * Rs2.H[1]; // SMALTT
Idx0 = CONCAT(Rd(4,1),1'b0); Idx1 = CONCAT(Rd(4,1),1'b1);
R[Idx1].R[Idx0] = R[Idx1].R[Idx0] + SE64(Mres[31:0]);
RV64:
// SMALBB
Mres[0][31:0] = Rs1.W[0].H[0] * Rs2.W[0].H[0];
Mres[1][31:0] = Rs1.W[1].H[0] * Rs2.W[1].H[0];
// SMALBT
Mres[0][31:0] = Rs1.W[0].H[0] * Rs2.W[0].H[1];
Mres[1][31:0] = Rs1.W[1].H[0] * Rs2.W[1].H[1];
// SMALTT
Mres[0][31:0] = Rs1.W[0].H[1] * Rs2.W[0].H[1];
Mres[1][31:0] = Rs1.W[1].H[1] * Rs2.W[1].H[1];
Rd = Rd + SE64(Mres[0][31:0]) + SE64(Mres[1][31:0]);
```

#### **Parameters**

- t [in] long long type of value stored in t
- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in long long type

# \_\_STATIC\_FORCEINLINE long long \_\_RV\_SMALTT (long long t, unsigned long a, unsigned long b)

SMALTT (Signed Multiply Top Halfs & Add 64-bit)

Type: DSP (64-bit Profile)

## Syntax:

```
SMALBB Rd, Rs1, Rs2
SMALBT Rd, Rs1, Rs2
SMALTT Rd, Rs1, Rs2
```

## Purpose:

Multiply the signed 16-bit content of the 32-bit elements of a register with the 16-bit content of the corresponding 32-bit elements of another register and add the results with a 64-bit value of an even/odd pair of registers (RV32) or a register (RV64). The addition result is written back to the register-pair (RV32) or the register (RV64).

- SMALBB: rt pair + bottom\*bottom (all 32-bit elements)
- SMALBT rt pair + bottom\*top (all 32-bit elements)
- SMALTT rt pair + top\*top (all 32-bit elements)

## **RV32 Description:**

For the SMALBB instruction, it multiplies the bottom 16-bit content of Rs1 with the bottom 16-bit content of Rs2. For the SMALBT instruction, it multiplies the bottom 16-bit content of Rs1 with the top 16-bit content of Rs2. For the SMALTT instruction, it multiplies the top 16-bit content of Rs1 with the top 16-bit content of Rs2. The multiplication result is added with the 64-bit value of an even/odd pair of registers specified by Rd(4,1). The 64-bit addition result is written back to the register-pair. The 16-bit values of Rs1 and Rs2, and the 64-bit value of the register-pair are treated as signed integers. Rd(4,1), i.e., d, determines the even/odd pair group of the two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the operand and the even 2d register of the pair contains the low 32-bit of the operand.

## **RV64 Description:**

For the SMALBB instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2. For the SMALBT instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. For the SMALTT instruction, it multiplies the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. The multiplication results are added with the 64-bit value of Rd. The 64-bit addition result is written back to Rd. The 16-bit values of Rs1 and Rs2, and the 64-bit value of Rd are treated as signed integers.

## **Operations:**

```
RV32:
Mres[31:0] = Rs1.H[0] * Rs2.H[0]; // SMALBB
Mres[31:0] = Rs1.H[0] * Rs2.H[1]; // SMALBT
Mres[31:0] = Rs1.H[1] * Rs2.H[1]; // SMALTT
Idx0 = CONCAT(Rd(4,1),1'b0); Idx1 = CONCAT(Rd(4,1),1'b1);
R[Idx1].R[Idx0] = R[Idx1].R[Idx0] + SE64(Mres[31:0]);
RV64:
// SMALBB
Mres[0][31:0] = Rs1.W[0].H[0] * Rs2.W[0].H[0];
Mres[1][31:0] = Rs1.W[1].H[0] * Rs2.W[1].H[0];
// SMALBT
Mres[0][31:0] = Rs1.W[0].H[0] * Rs2.W[0].H[1];
Mres[1][31:0] = Rs1.W[1].H[0] * Rs2.W[1].H[1];
// SMALTT
Mres[0][31:0] = Rs1.W[0].H[1] * Rs2.W[0].H[1];
Mres[1][31:0] = Rs1.W[1].H[1] * Rs2.W[1].H[1];
Rd = Rd + SE64(Mres[0][31:0]) + SE64(Mres[1][31:0]);
```

#### **Parameters**

- t [in] long long type of value stored in t
- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in long long type

```
\_STATIC_FORCEINLINE long long \_RV_SMALDA (long long t, unsigned long a, unsigned long b)
```

SMALDA (Signed Multiply Two Halfs and Two Adds 64-bit)

**Type**: DSP (64-bit Profile)

## Syntax:

```
SMALDA Rd, Rs1, Rs2
SMALXDA Rd, Rs1, Rs2
```

## **Purpose**:

Do two signed 16-bit multiplications from the 32-bit elements of two registers; and then adds the two 32-bit results and the 64-bit value of an even/odd pair of registers together.

- SMALDA: rt pair+ top\*top + bottom\*bottom (all 32-bit elements)
- SMALXDA: rt pair+ top\*bottom + bottom\*top (all 32-bit elements)

## **RV32 Description**:

For the SMALDA instruction, it multiplies the bottom 16-bit content of Rs1 with the bottom 16-bit content of Rs2 and then adds the result to the result of multiplying the top 16-bit content of Rs1 with the top 16-bit content of Rs2 with unlimited precision. For the SMALXDA instruction, it multiplies the top 16-bit content of Rs1 with the bottom 16-bit content of Rs2 and then adds the result to the result of multiplying the bottom 16-bit content of Rs1 with the top 16-bit content of Rs2 with unlimited precision. The result is added to the 64-bit value of an even/odd pair of registers specified by Rd(4,1). The 64- bit addition result is written back to the register-pair. The 16-bit values of Rs1 and Rs2, and the 64- bit value of the register-pair are treated as signed integers. Rd(4,1), i.e., d, determines the even/odd pair group of the two registers. Specifically,

the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the operand and the even 2d register of the pair contains the low 32-bit of the operand.

## **RV64 Description:**

For the SMALDA instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2 and then adds the result to the result of multiplying the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 with unlimited precision. For the SMALXDA instruction, it multiplies the top 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2 and then adds the result to the result of multiplying the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 with unlimited precision. The results are added to the 64-bit value of Rd. The 64-bit addition result is written back to Rd. The 16-bit values of Rs1 and Rs2, and the 64-bit value of Rd are treated as signed integers.

## **Operations:**

```
RV32:
// SMALDA
Mres0[31:0] = (Rs1.H[0] * Rs2.H[0]);
Mres1[31:0] = (Rs1.H[1] * Rs2.H[1]);
// SMALXDA
Mres0[31:0] = (Rs1.H[0] * Rs2.H[1]);
Mres1[31:0] = (Rs1.H[1] * Rs2.H[0]);
Idx0 = CONCAT(Rd(4,1),1'b0); Idx1 = CONCAT(Rd(4,1),1'b1);
R[Idx1].R[Idx0] = R[Idx1].R[Idx0] + SE64(Mres0[31:0]) + SE64(Mres1[31:0]);
RV64:
// SMALDA
Mres0[0][31:0] = (Rs1.W[0].H[0] * Rs2.W[0].H[0]);
Mres1[0][31:0] = (Rs1.W[0].H[1] * Rs2.W[0].H[1]);
Mres0[1][31:0] = (Rs1.W[1].H[0] * Rs2.W[1].H[0]);
Mres1[1][31:0] = (Rs1.W[1].H[1] * Rs2.W[1].H[1]);
// SMALXDA
Mres0[0][31:0] = (Rs1.W[0].H[0] * Rs2.W[0].H[1]);
Mres1[0][31:0] = (Rs1.W[0].H[1] * Rs2.W[0].H[0]);
Mres0[1][31:0] = (Rs1.W[1].H[0] * Rs2.W[1].H[1]);
Mres1[1][31:0] = (Rs1.W[1].H[1] * Rs2.W[1].H[0]);
Rd = Rd + SE64(Mres0[0][31:0]) + SE64(Mres1[0][31:0]) + SE64(Mres0[1][31:0]) +
SE64(Mres1[1][31:0]);
```

#### **Parameters**

- t [in] long long type of value stored in t
- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in long long type

```
__STATIC_FORCEINLINE long long __RV_SMALXDA (long long t, unsigned long a, unsigned long b)

SMALXDA (Signed Crossed Multiply Two Halfs and Two Adds 64-bit)

Type: DSP (64-bit Profile)

Syntax:
```

```
SMALDA Rd, Rs1, Rs2
SMALXDA Rd, Rs1, Rs2
```

## Purpose:

Do two signed 16-bit multiplications from the 32-bit elements of two registers; and then adds the two 32-bit results and the 64-bit value of an even/odd pair of registers together.

- SMALDA: rt pair+ top\*top + bottom\*bottom (all 32-bit elements)
- SMALXDA: rt pair+ top\*bottom + bottom\*top (all 32-bit elements)

## **RV32 Description:**

For the SMALDA instruction, it multiplies the bottom 16-bit content of Rs1 with the bottom 16-bit content of Rs2 and then adds the result to the result of multiplying the top 16-bit content of Rs1 with the top 16-bit content of Rs2 with unlimited precision. For the SMALXDA instruction, it multiplies the top 16-bit content of Rs1 with the bottom 16-bit content of Rs2 and then adds the result to the result of multiplying the bottom 16-bit content of Rs1 with the top 16-bit content of Rs2 with unlimited precision. The result is added to the 64-bit value of an even/odd pair of registers specified by Rd(4,1). The 64- bit addition result is written back to the register-pair. The 16-bit values of Rs1 and Rs2, and the 64- bit value of the register-pair are treated as signed integers. Rd(4,1), i.e., d, determines the even/odd pair group of the two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the operand and the even 2d register of the pair contains the low 32-bit of the operand.

# **RV64 Description**:

For the SMALDA instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2 and then adds the result to the result of multiplying the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 with unlimited precision. For the SMALXDA instruction, it multiplies the top 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2 and then adds the result to the result of multiplying the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 with unlimited precision. The results are added to the 64-bit value of Rd. The 64-bit addition result is written back to Rd. The 16-bit values of Rs1 and Rs2, and the 64-bit value of Rd are treated as signed integers.

#### **Operations:**

```
RV32:
// SMALDA
Mres0[31:0] = (Rs1.H[0] * Rs2.H[0]);
Mres1[31:0] = (Rs1.H[1] * Rs2.H[1]);
// SMALXDA
Mres0[31:0] = (Rs1.H[0] * Rs2.H[1]);
Mres1[31:0] = (Rs1.H[1] * Rs2.H[0]);
Idx0 = CONCAT(Rd(4,1),1'b0); Idx1 = CONCAT(Rd(4,1),1'b1);
R[Idx1].R[Idx0] = R[Idx1].R[Idx0] + SE64(Mres0[31:0]) + SE64(Mres1[31:0]);
RV64:
// SMALDA
Mres0[0][31:0] = (Rs1.W[0].H[0] * Rs2.W[0].H[0]);
Mres1[0][31:0] = (Rs1.W[0].H[1] * Rs2.W[0].H[1]);
Mres0[1][31:0] = (Rs1.W[1].H[0] * Rs2.W[1].H[0]);
Mres1[1][31:0] = (Rs1.W[1].H[1] * Rs2.W[1].H[1]);
// SMALXDA
Mres0[0][31:0] = (Rs1.W[0].H[0] * Rs2.W[0].H[1]);
Mres1[0][31:0] = (Rs1.W[0].H[1] * Rs2.W[0].H[0]);
```

(continues on next page)

```
Mres0[1][31:0] = (Rs1.W[1].H[0] * Rs2.W[1].H[1]);
Mres1[1][31:0] = (Rs1.W[1].H[1] * Rs2.W[1].H[0]);
Rd = Rd + SE64(Mres0[0][31:0]) + SE64(Mres1[0][31:0]) + SE64(Mres1[1][31:0]);
```

#### **Parameters**

- t [in] long long type of value stored in t
- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in long long type

# \_\_STATIC\_FORCEINLINE long long \_\_RV\_SMALDS (long long t, unsigned long a, unsigned long b)

SMALDS (Signed Multiply Two Halfs & Subtract & Add 64-bit)

**Type**: DSP (64-bit Profile)

## Syntax:

```
SMALDS Rd, Rs1, Rs2
SMALDRS Rd, Rs1, Rs2
SMALXDS Rd, Rs1, Rs2
```

## Purpose:

Do two signed 16-bit multiplications from the 32-bit elements of two registers; and then perform a subtraction operation between the two 32-bit results. Then add the subtraction result to the 64-bit value of an even/odd pair of registers (RV32) or a register (RV64). The addition result is written back to the register-pair.

- SMALDS: rt pair + (top\*top bottom\*bottom) (all 32-bit elements)
- SMALDRS: rt pair + (bottom\*bottom top\*top) (all 32-bit elements)
- SMALXDS: rt pair + (top\*bottom bottom\*top) (all 32-bit elements)

# **RV32 Description**:

For the SMALDS instruction, it multiplies the bottom 16-bit content of Rs1 with the bottom 16-bit content of Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of Rs1 with the top 16-bit content of Rs2. For the SMALDRS instruction, it multiplies the top 16-bit content of Rs1 with the top 16-bit content of Rs2 and then subtracts the result from the result of multiplying the bottom 16-bit content of Rs1 with the bottom 16-bit content of Rs2. For the SMALXDS instruction, it multiplies the bottom 16-bit content of Rs1 with the top 16-bit content of Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of Rs1 with the bottom 16-bit content of Rs2. The subtraction result is then added to the 64-bit value of an even/odd pair of registers specified by Rd(4,1). The 64-bit addition result is written back to the register-pair. The 16-bit values of Rs1 and Rs2, and the 64-bit value of the register-pair are treated as signed integers. Rd(4,1), i.e., d, determines the even/odd pair group of the two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the operand and the even 2d register of the pair contains the low 32-bit of the operand.

## **RV64 Description:**

For the SMALDS instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. For the SMALDRS instruction, it multiplies the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 and then subtracts the result from the result of multiplying the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of Rs1 with the bottom 16-bi

## **Operations:**

```
* RV32:
Mres[31:0] = (Rs1.H[1] * Rs2.H[1]) - (Rs1.H[0] * Rs2.H[0]); // SMALDS
Mres[31:0] = (Rs1.H[0] * Rs2.H[0]) - (Rs1.H[1] * Rs2.H[1]); // SMALDRS
Mres[31:0] = (Rs1.H[1] * Rs2.H[0]) - (Rs1.H[0] * Rs2.H[1]); // SMALXDS
Idx0 = CONCAT(Rd(4,1),1'b0); Idx1 = CONCAT(Rd(4,1),1'b1);
R[Idx1].R[Idx0] = R[Idx1].R[Idx0] + SE64(Mres[31:0]);
* RV64:
// SMALDS
Mres[0][31:0] = (Rs1.W[0].H[1] * Rs2.W[0].H[1]) - (Rs1.W[0].H[0] * Rs2.W[0].
Mres[1][31:0] = (Rs1.W[1].H[1] * Rs2.W[0].H[1]) - (Rs1.W[1].H[0] * Rs2.W[1].
\hookrightarrowH[0]);
// SMALDRS
Mres[0][31:0] = (Rs1.W[0].H[0] * Rs2.W[0].H[0]) - (Rs1.W[0].H[1] * Rs2.W[0].
Mres[1][31:0] = (Rs1.W[1].H[0] * Rs2.W[0].H[0]) - (Rs1.W[1].H[1] * Rs2.W[1].
\hookrightarrowH[1]);
// SMALXDS
Mres[0][31:0] = (Rs1.W[0].H[1] * Rs2.W[0].H[0]) - (Rs1.W[0].H[0] * Rs2.W[0].
\hookrightarrowH[1]);
Mres[1][31:0] = (Rs1.W[1].H[1] * Rs2.W[0].H[0]) - (Rs1.W[1].H[0] * Rs2.W[1].
\hookrightarrowH[1]);
Rd = Rd + SE64(Mres[0][31:0]) + SE64(Mres[1][31:0]);
```

#### **Parameters**

- t [in] long long type of value stored in t
- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in long long type

```
__STATIC_FORCEINLINE long long __RV_SMALDRS (long long t, unsigned long a, unsigned long b)

SMALDRS (Signed Multiply Two Halfs & Reverse Subtract & Add 64- bit)
```

**Type**: DSP (64-bit Profile)

Syntax:

```
SMALDS Rd, Rs1, Rs2
SMALDRS Rd, Rs1, Rs2
SMALXDS Rd, Rs1, Rs2
```

#### Purpose:

Do two signed 16-bit multiplications from the 32-bit elements of two registers; and then perform a subtraction operation between the two 32-bit results. Then add the subtraction result to the 64-bit value of an even/odd pair of registers (RV32) or a register (RV64). The addition result is written back to the register-pair.

- SMALDS: rt pair + (top\*top bottom\*bottom) (all 32-bit elements)
- SMALDRS: rt pair + (bottom\*bottom top\*top) (all 32-bit elements)
- SMALXDS: rt pair + (top\*bottom bottom\*top) (all 32-bit elements)

## **RV32 Description:**

For the SMALDS instruction, it multiplies the bottom 16-bit content of Rs1 with the bottom 16-bit content of Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of Rs1 with the top 16-bit content of Rs2. For the SMALDRS instruction, it multiplies the top 16-bit content of Rs1 with the top 16-bit content of Rs2 and then subtracts the result from the result of multiplying the bottom 16-bit content of Rs1 with the bottom 16-bit content of Rs2. For the SMALXDS instruction, it multiplies the bottom 16-bit content of Rs1 with the top 16-bit content of Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of Rs1 with the bottom 16-bit content of Rs2. The subtraction result is then added to the 64-bit value of an even/odd pair of registers specified by Rd(4,1). The 64-bit addition result is written back to the register-pair. The 16-bit values of Rs1 and Rs2, and the 64-bit value of the register-pair are treated as signed integers. Rd(4,1), i.e., d, determines the even/odd pair group of the two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the operand and the even 2d register of the pair contains the low 32-bit of the operand.

## **RV64 Description**:

For the SMALDS instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. For the SMALDRS instruction, it multiplies the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 and then subtracts the result from the result of multiplying the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of Rs1 with the bottom 16-bit c

# **Operations:**

```
* RV32:

Mres[31:0] = (Rs1.H[1] * Rs2.H[1]) - (Rs1.H[0] * Rs2.H[0]); // SMALDS

Mres[31:0] = (Rs1.H[0] * Rs2.H[0]) - (Rs1.H[1] * Rs2.H[1]); // SMALDRS

Mres[31:0] = (Rs1.H[1] * Rs2.H[0]) - (Rs1.H[0] * Rs2.H[1]); // SMALXDS

Idx0 = CONCAT(Rd(4,1),1'b0); Idx1 = CONCAT(Rd(4,1),1'b1);

R[Idx1].R[Idx0] = R[Idx1].R[Idx0] + SE64(Mres[31:0]);

* RV64:
```

(continues on next page)

```
// SMALDS
Mres[0][31:0] = (Rs1.W[0].H[1] * Rs2.W[0].H[1]) - (Rs1.W[0].H[0] * Rs2.W[0].
    →H[0]);
Mres[1][31:0] = (Rs1.W[1].H[1] * Rs2.W[0].H[1]) - (Rs1.W[1].H[0] * Rs2.W[1].
    →H[0]);
// SMALDRS
Mres[0][31:0] = (Rs1.W[0].H[0] * Rs2.W[0].H[0]) - (Rs1.W[0].H[1] * Rs2.W[0].
    →H[1]);
Mres[1][31:0] = (Rs1.W[1].H[0] * Rs2.W[0].H[0]) - (Rs1.W[1].H[1] * Rs2.W[1].
    →H[1]);
// SMALXDS
Mres[0][31:0] = (Rs1.W[0].H[1] * Rs2.W[0].H[0]) - (Rs1.W[0].H[0] * Rs2.W[0].
    →H[1]);
Mres[1][31:0] = (Rs1.W[1].H[1] * Rs2.W[0].H[0]) - (Rs1.W[1].H[0] * Rs2.W[1].
    →H[1]);
Mres[1][31:0] = (Rs1.W[1].H[1] * Rs2.W[0].H[0]) - (Rs1.W[1].H[0] * Rs2.W[1].
    →H[1]);
Rd = Rd + SE64(Mres[0][31:0]) + SE64(Mres[1][31:0]);
```

#### **Parameters**

- t [in] long long type of value stored in t
- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in long long type

# \_\_STATIC\_FORCEINLINE long long \_\_RV\_SMALXDS (long long t, unsigned long a, unsigned long b)

SMALXDS (Signed Crossed Multiply Two Halfs & Subtract & Add 64- bit)

Type: DSP (64-bit Profile)

## Syntax:

```
SMALDS Rd, Rs1, Rs2
SMALXDS Rd, Rs1, Rs2
```

#### Purpose:

Do two signed 16-bit multiplications from the 32-bit elements of two registers; and then perform a subtraction operation between the two 32-bit results. Then add the subtraction result to the 64-bit value of an even/odd pair of registers (RV32) or a register (RV64). The addition result is written back to the register-pair.

- SMALDS: rt pair + (top\*top bottom\*bottom) (all 32-bit elements)
- SMALDRS: rt pair + (bottom\*bottom top\*top) (all 32-bit elements)
- SMALXDS: rt pair + (top\*bottom bottom\*top) (all 32-bit elements)

## **RV32 Description:**

For the SMALDS instruction, it multiplies the bottom 16-bit content of Rs1 with the bottom 16-bit content of Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of Rs1 with the top 16-bit content of Rs2. For the SMALDRS instruction, it multiplies the top 16-bit content of Rs1 with the top 16-bit content of Rs2 and then subtracts the result from the result of multiplying the bottom 16-bit

content of Rs1 with the bottom 16-bit content of Rs2. For the SMALXDS instruction, it multiplies the bottom 16-bit content of Rs1 with the top 16-bit content of Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of Rs1 with the bottom 16-bit content of Rs2. The subtraction result is then added to the 64-bit value of an even/odd pair of registers specified by Rd(4,1). The 64-bit addition result is written back to the register-pair. The 16-bit values of Rs1 and Rs2, and the 64-bit value of the register-pair are treated as signed integers. Rd(4,1), i.e., d, determines the even/odd pair group of the two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the operand and the even 2d register of the pair contains the low 32-bit of the operand.

## **RV64 Description:**

For the SMALDS instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. For the SMALDRS instruction, it multiplies the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 and then subtracts the result from the result of multiplying the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2. For the SMALXDS instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of Rs1 with the bottom 16-bit content of Rs1 with the bottom 16-bit content of Rs1 with the bottom 16-b

## **Operations:**

```
* RV32:
Mres[31:0] = (Rs1.H[1] * Rs2.H[1]) - (Rs1.H[0] * Rs2.H[0]); // SMALDS
Mres[31:0] = (Rs1.H[0] * Rs2.H[0]) - (Rs1.H[1] * Rs2.H[1]); // SMALDRS
Mres[31:0] = (Rs1.H[1] * Rs2.H[0]) - (Rs1.H[0] * Rs2.H[1]); // SMALXDS
Idx0 = CONCAT(Rd(4,1),1'b0); Idx1 = CONCAT(Rd(4,1),1'b1);
R[Idx1].R[Idx0] = R[Idx1].R[Idx0] + SE64(Mres[31:0]);
* RV64:
// SMALDS
Mres[0][31:0] = (Rs1.W[0].H[1] * Rs2.W[0].H[1]) - (Rs1.W[0].H[0] * Rs2.W[0].
Mres[1][31:0] = (Rs1.W[1].H[1] * Rs2.W[0].H[1]) - (Rs1.W[1].H[0] * Rs2.W[1].
\rightarrowH[0]);
// SMALDRS
Mres[0][31:0] = (Rs1.W[0].H[0] * Rs2.W[0].H[0]) - (Rs1.W[0].H[1] * Rs2.W[0].
\hookrightarrowH[1]);
Mres[1][31:0] = (Rs1.W[1].H[0] * Rs2.W[0].H[0]) - (Rs1.W[1].H[1] * Rs2.W[1].
\hookrightarrowH[1]);
// SMALXDS
Mres[0][31:0] = (Rs1.W[0].H[1] * Rs2.W[0].H[0]) - (Rs1.W[0].H[0] * Rs2.W[0].
\rightarrowH[1]);
Mres[1][31:0] = (Rs1.W[1].H[1] * Rs2.W[0].H[0]) - (Rs1.W[1].H[0] * Rs2.W[1].
\hookrightarrowH[1]);
Rd = Rd + SE64(Mres[0][31:0]) + SE64(Mres[1][31:0]);
```

#### **Parameters**

- t [in] long long type of value stored in t
- a [in] unsigned long type of value stored in a

• **b** – [in] unsigned long type of value stored in b

**Returns** value stored in long long type

```
__STATIC_FORCEINLINE long long __RV_SMSLDA (long long t, unsigned long a, unsigned long b)
```

SMSLDA (Signed Multiply Two Halfs & Add & Subtract 64-bit)

**Type**: DSP (64-bit Profile)

#### Syntax:

```
SMSLDA Rd, Rs1, Rs2
SMSLXDA Rd, Rs1, Rs2
```

## Purpose:

Do two signed 16-bit multiplications from the 32-bit elements of two registers; and then subtracts the two 32-bit results from the 64-bit value of an even/odd pair of registers (RV32) or a register (RV64). The subtraction result is written back to the register-pair.

- SMSLDA: rd pair top\*top bottom\*bottom (all 32-bit elements)
- SMSLXDA: rd pair top\*bottom bottom\*top (all 32-bit elements)

## **RV32 Description**:

For the SMSLDA instruction, it multiplies the bottom 16-bit content of Rs1 with the bottom 16-bit content Rs2 and multiplies the top 16-bit content of Rs1 with the top 16-bit content of Rs2. For the SMSLXDA instruction, it multiplies the top 16-bit content of Rs1 with the bottom 16-bit content of Rs2 and multiplies the bottom 16-bit content of Rs1 with the top 16-bit content of Rs2. The two multiplication results are subtracted from the 64-bit value of an even/odd pair of registers specified by Rd(4,1). The 64-bit subtraction result is written back to the register-pair. The 16-bit values of Rs1 and Rs2, and the 64-bit value of the register-pair are treated as signed integers. Rd(4,1), i.e., d, determines the even/odd pair group of the two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the result and the even 2d register of the pair contains the low 32-bit of the result.

## **RV64 Description:**

For the SMSLDA instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2 and multiplies the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. For the SMSLXDA instruction, it multiplies the top 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2 and multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. The four multiplication results are subtracted from the 64-bit value of Rd. The 64-bit subtraction result is written back to Rd. The 16-bit values of Rs1 and Rs2, and the 64-bit value of Rd are treated as signed integers.

#### **Operations:**

```
* RV32:

// SMSLDA

Mres0[31:0] = (Rs1.H[0] * Rs2.H[0]);

Mres1[31:0] = (Rs1.H[1] * Rs2.H[1]);

// SMSLXDA

Mres0[31:0] = (Rs1.H[0] * Rs2.H[1]);

Mres1[31:0] = (Rs1.H[1] * Rs2.H[0]);

Idx0 = CONCAT(Rd(4,1),1'b0); Idx1 = CONCAT(Rd(4,1),1'b1);

R[Idx1].R[Idx0] = R[Idx1].R[Idx0] - SE64(Mres0[31:0]) - SE64(Mres1[31:0]);
```

(continues on next page)

```
* RV64:

// SMSLDA

Mres0[0][31:0] = (Rs1.W[0].H[0] * Rs2.W[0].H[0]);

Mres1[0][31:0] = (Rs1.W[0].H[1] * Rs2.W[0].H[1]);

Mres0[1][31:0] = (Rs1.W[1].H[0] * Rs2.W[1].H[0]);

Mres1[1][31:0] = (Rs1.W[1].H[1] * Rs2.W[1].H[1]);

// SMSLXDA

Mres0[0][31:0] = (Rs1.W[0].H[0] * Rs2.W[0].H[1]);

Mres1[0][31:0] = (Rs1.W[0].H[1] * Rs2.W[0].H[0]);

Mres0[1][31:0] = (Rs1.W[1].H[0] * Rs2.W[1].H[1]);

Mres1[1][31:0] = (Rs1.W[1].H[1] * Rs2.W[1].H[0]);

Rd = Rd - SE64(Mres0[0][31:0]) - SE64(Mres1[0][31:0]) - SE64(Mres0[1][31:0]) - SE64(Mres1[1][31:0]);
```

#### **Parameters**

- t [in] long long type of value stored in t
- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in long long type

```
__STATIC_FORCEINLINE long long __RV_SMSLXDA (long long t, unsigned long a, unsigned long b)
```

SMSLXDA (Signed Crossed Multiply Two Halfs & Add & Subtract 64- bit)

Type: DSP (64-bit Profile)

## Syntax:

```
SMSLDA Rd, Rs1, Rs2
SMSLXDA Rd, Rs1, Rs2
```

## Purpose:

Do two signed 16-bit multiplications from the 32-bit elements of two registers; and then subtracts the two 32-bit results from the 64-bit value of an even/odd pair of registers (RV32) or a register (RV64). The subtraction result is written back to the register-pair.

- SMSLDA: rd pair top\*top bottom\*bottom (all 32-bit elements)
- SMSLXDA: rd pair top\*bottom bottom\*top (all 32-bit elements)

## **RV32 Description**:

For the SMSLDA instruction, it multiplies the bottom 16-bit content of Rs1 with the bottom 16-bit content Rs2 and multiplies the top 16-bit content of Rs1 with the top 16-bit content of Rs2. For the SMSLXDA instruction, it multiplies the top 16-bit content of Rs1 with the bottom 16-bit content of Rs2 and multiplies the bottom 16-bit content of Rs1 with the top 16-bit content of Rs2. The two multiplication results are subtracted from the 64-bit value of an even/odd pair of registers specified by Rd(4,1). The 64-bit subtraction result is written back to the register-pair. The 16-bit values of Rs1 and Rs2, and the 64-bit value of the register-pair are treated as signed integers. Rd(4,1), i.e., d, determines the even/odd pair group of the two registers. Specifically, the register pair includes register 2d and 2d+1. The odd 2d+1 register of the pair contains the high 32-bit of the result and the even 2d register of the pair contains the low 32-bit of the result.

#### **RV64 Description:**

For the SMSLDA instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2 and multiplies the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. For the SMSLXDA instruction, it multiplies the top 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2 and multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. The four multiplication results are subtracted from the 64-bit value of Rd. The 64-bit subtraction result is written back to Rd. The 16-bit values of Rs1 and Rs2, and the 64-bit value of Rd are treated as signed integers.

# **Operations:**

```
* RV32:
// SMSLDA
Mres0[31:0] = (Rs1.H[0] * Rs2.H[0]);
Mres1[31:0] = (Rs1.H[1] * Rs2.H[1]);
// SMSLXDA
Mres0[31:0] = (Rs1.H[0] * Rs2.H[1]);
Mres1[31:0] = (Rs1.H[1] * Rs2.H[0]);
Idx0 = CONCAT(Rd(4,1),1'b0); Idx1 = CONCAT(Rd(4,1),1'b1);
R[Idx1].R[Idx0] = R[Idx1].R[Idx0] - SE64(Mres0[31:0]) - SE64(Mres1[31:0]);
* RV64:
// SMSLDA
Mres0[0][31:0] = (Rs1.W[0].H[0] * Rs2.W[0].H[0]);
Mres1[0][31:0] = (Rs1.W[0].H[1] * Rs2.W[0].H[1]);
Mres0[1][31:0] = (Rs1.W[1].H[0] * Rs2.W[1].H[0]);
Mres1[1][31:0] = (Rs1.W[1].H[1] * Rs2.W[1].H[1]);
// SMSLXDA
Mres0[0][31:0] = (Rs1.W[0].H[0] * Rs2.W[0].H[1]);
Mres1[0][31:0] = (Rs1.W[0].H[1] * Rs2.W[0].H[0]);
Mres0[1][31:0] = (Rs1.W[1].H[0] * Rs2.W[1].H[1]);
Mres1[1][31:0] = (Rs1.W[1].H[1] * Rs2.W[1].H[0]);
Rd = Rd - SE64(Mres0[0][31:0]) - SE64(Mres1[0][31:0]) - SE64(Mres0[1][31:0]) -
SE64(Mres1[1][31:0]);
```

#### **Parameters**

- t [in] long long type of value stored in t
- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in long long type

## group NMSIS\_Core\_DSP\_Intrinsic\_64B\_PROFILE

64-bit Profile Instructions

## **RV64 Only Instructions**

## (RV64 Only) SIMD 32-bit Add/Subtract Instructions

```
__STATIC_FORCEINLINE unsigned long __RV_ADD32 (unsigned long a, unsigned long b)
__STATIC_FORCEINLINE unsigned long __RV_CRAS32 (unsigned long a, unsigned long b)
__STATIC_FORCEINLINE unsigned long __RV_CRSA32 (unsigned long a, unsigned long b)
__STATIC_FORCEINLINE unsigned long __RV_KADD32 (unsigned long a, unsigned long b)
__STATIC_FORCEINLINE unsigned long __RV_KCRAS32 (unsigned long a, unsigned long b)
__STATIC_FORCEINLINE unsigned long __RV_KCRSA32 (unsigned long a, unsigned long b)
__STATIC_FORCEINLINE unsigned long __RV_KSTAS32 (unsigned long a, unsigned long b)
__STATIC_FORCEINLINE unsigned long __RV_KSTSA32 (unsigned long a, unsigned long b)
__STATIC_FORCEINLINE unsigned long __RV_KSUB32 (unsigned long a, unsigned long b)
__STATIC_FORCEINLINE unsigned long __RV_RADD32 (unsigned long a, unsigned long b)
__STATIC_FORCEINLINE unsigned long __RV_RCRAS32 (unsigned long a, unsigned long b)
__STATIC_FORCEINLINE unsigned long __RV_RCRSA32 (unsigned long a, unsigned long b)
__STATIC_FORCEINLINE unsigned long __RV_RSTAS32 (unsigned long a, unsigned long b)
__STATIC_FORCEINLINE unsigned long __RV_RSTSA32 (unsigned long a, unsigned long b)
__STATIC_FORCEINLINE unsigned long __RV_RSUB32 (unsigned long a, unsigned long b)
__STATIC_FORCEINLINE unsigned long __RV_STAS32 (unsigned long a, unsigned long b)
__STATIC_FORCEINLINE unsigned long __RV_STSA32 (unsigned long a, unsigned long b)
__STATIC_FORCEINLINE unsigned long __RV_SUB32 (unsigned long a, unsigned long b)
__STATIC_FORCEINLINE unsigned long __RV_UKADD32 (unsigned long a, unsigned long b)
```

```
__STATIC_FORCEINLINE unsigned long __RV_UKCRAS32 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_UKCRSA32 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_UKSTAS32 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_UKSTSA32 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_UKSUB32 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_URADD32 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_URCRAS32 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_URCRSA32 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_URCRSA32 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_URSTAS32 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_URSTSA32 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_URSTSA32 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_URSUB32 (unsigned long a, unsigned long b)
```

(RV64 Only) SIMD 32-bit Add/Subtract Instructions

The following tables list instructions that are only present in RV64. There are 30 SIMD 32-bit addition or subtraction instructions.there are 4 SIMD16-bit Packing Instructions.

## **Functions**

\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_ADD32 (unsigned long a, unsigned long b)
ADD32 (SIMD 32-bit Addition)

Type: SIMD (RV64 Only)

Syntax:

ADD32 Rd, Rs1, Rs2

#### Purpose:

Do 32-bit integer element additions simultaneously.

# **Description**:

This instruction adds the 32-bit integer elements in Rs1 with the 32-bit integer elements in Rs2, and then writes the 32-bit element results to Rd.

Note:

This instruction can be used for either signed or unsigned addition.

## **Operations:**

```
Rd.W[x] = Rs1.W[x] + Rs2.W[x];
for RV64: x=1...0
```

## **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

Returns value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_CRAS32 (unsigned long a, unsigned long b)

CRAS32 (SIMD 32-bit Cross Addition & Subtraction)

Type: SIMD (RV64 Only)

## Syntax:

```
CRAS32 Rd, Rs1, Rs2
```

## Purpose:

Do 32-bit integer element addition and 32-bit integer element subtraction in a 64-bit chunk simultaneously. Operands are from crossed 32-bit elements.

## **Description**:

This instruction adds the 32-bit integer element in [63:32] of Rs1 with the 32-bit integer element in [31:0] of Rs2, and writes the result to [63:32] of Rd; at the same time, it subtracts the 32-bit integer element in [63:32] of Rs2 from the 32-bit integer element in [31:0] of Rs1, and writes the result to [31:0] of Rd.

# Note:

This instruction can be used for either signed or unsigned operations.

# **Operations:**

```
Rd.W[1] = Rs1.W[1] + Rs2.W[0];
Rd.W[0] = Rs1.W[0] - Rs2.W[1];
```

## **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

#### \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_CRSA32 (unsigned long a, unsigned long b)

CRSA32 (SIMD 32-bit Cross Subtraction & Addition)

Type: SIMD (RV64 Only)

## Syntax:

```
CRSA32 Rd, Rs1, Rs2
```

## Purpose:

Do 32-bit integer element subtraction and 32-bit integer element addition in a 64-bit chunk simultaneously. Operands are from crossed 32-bit elements. \*Description: \* This instruction subtracts the 32-bit integer element in [31:0] of Rs2 from the 32-bit integer element in [63:32] of Rs1, and writes the result to [63:32] of Rd; at the same time, it adds the 32-bit integer element in [31:0] of Rs1 with the 32-bit integer element in [63:32] of Rs2, and writes the result to [31:0] of Rd

#### Note:

This instruction can be used for either signed or unsigned operations.

## **Operations:**

```
Rd.W[1] = Rs1.W[1] - Rs2.W[0];
Rd.W[0] = Rs1.W[0] + Rs2.W[1];
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KADD32 (unsigned long a, unsigned long b)

KADD32 (SIMD 32-bit Signed Saturating Addition)

Type: SIMD (RV64 Only)

## Syntax:

```
KADD32 Rd, Rs1, Rs2
```

# Purpose:

Do 32-bit signed integer element saturating additions simultaneously.

## **Description**:

This instruction adds the 32-bit signed integer elements in Rs1 with the 32-bit signed integer elements in Rs2. If any of the results are beyond the Q31 number range ( $-2^31 \le 2^31-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to Rd.

## **Operations:**

```
res[x] = Rs1.W[x] + Rs2.W[x];
if (res[x] > (2^31)-1) {
   res[x] = (2^31)-1;
   0V = 1;
} else if (res[x] < -2^31) {
   res[x] = -2^31;
   0V = 1;
}
Rd.W[x] = res[x];
for RV64: x=1...0</pre>
```

#### **Parameters**

• a – [in] unsigned long type of value stored in a

• **b** – [in] unsigned long type of value stored in b

Returns value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KCRAS32 (unsigned long a, unsigned long b)

KCRAS32 (SIMD 32-bit Signed Saturating Cross Addition & Subtraction)

```
Type: SIM (RV64 Only)
```

## Syntax:

```
KCRAS32 Rd, Rs1, Rs2
```

## Purpose:

Do 32-bit signed integer element saturating addition and 32-bit signed integer element saturating subtraction in a 64-bit chunk simultaneously. Operands are from crossed 32-bit elements.

## **Description**:

This instruction adds the 32-bit integer element in [63:32] of Rs1 with the 32-bit integer element in [31:0] of Rs2; at the same time, it subtracts the 32-bit integer element in [63:32] of Rs2 from the 32-bit integer element in [31:0] of Rs1. If any of the results are beyond the Q31 number range (- $2^31 \le 2^31-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to [63:32] of Rd for addition and [31:0] of Rd for subtraction.

## **Operations:**

```
res[1] = Rs1.W[1] + Rs2.W[0];
res[0] = Rs1.W[0] - Rs2.W[1];
if (res[x] > (2^31)-1) {
    res[x] = (2^31)-1;
    OV = 1;
} else if (res < -2^31) {
    res[x] = -2^31;
    OV = 1;
}
Rd.W[1] = res[1];
Rd.W[0] = res[0];
for RV64, x=1...0</pre>
```

# **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

Returns value stored in unsigned long type

## \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KCRSA32 (unsigned long a, unsigned long b)

KCRSA32 (SIMD 32-bit Signed Saturating Cross Subtraction & Addition)

**Type**: SIMD (RV64 Only)

## Syntax:

```
KCRSA32 Rd, Rs1, Rs2
```

## Purpose:

Do 32-bit signed integer element saturating subtraction and 32-bit signed integer element saturating addition in a 64-bit chunk simultaneously. Operands are from crossed 32-bit elements. \*Description: \* This instruction subtracts the 32-bit integer element in [31:0] of Rs2 from the 32-bit integer element in [63:32] of Rs1; at the same time, it adds the 32-bit integer element in [31:0] of Rs1 with the 32-bit integer element in [63:32] of Rs2. If any of the results are beyond the Q31 number range (-2 $^3$ 1 <= Q31 <= 2 $^3$ 1-1), they are saturated to the range and the OV bit is set to 1. The saturated results are written to [63:32] of Rd for subtraction and [31:0] of Rd for addition.

# **Operations:**

```
res[1] = Rs1.W[1] - Rs2.W[0];
res[0] = Rs1.W[0] + Rs2.W[1];
if (res[x] > (2^31)-1) {
    res[x] = (2^31)-1;
    OV = 1;
} else if (res < -2^31) {
    res[x] = -2^31;
    OV = 1;
}
Rd.W[1] = res[1];
Rd.W[0] = res[0];
for RV64, x=1...0</pre>
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

Returns value stored in unsigned long type

## \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KSTAS32 (unsigned long a, unsigned long b)

KSTAS32 (SIMD 32-bit Signed Saturating Straight Addition & Subtraction)

Type: SIMD (RV64 Only)

#### Syntax:

```
KSTAS32 Rd, Rs1, Rs2
```

## Purpose:

Do 32-bit signed integer element saturating addition and 32-bit signed integer element saturating subtraction in a 64-bit chunk simultaneously. Operands are from corresponding 32-bit elements.

# **Description**:

This instruction adds the 32-bit integer element in [63:32] of Rs1 with the 32-bit integer element in [63:32] of Rs2; at the same time, it subtracts the 32-bit integer element in [31:0] of Rs2 from the 32-bit integer element in [31:0] of Rs1. If any of the results are beyond the Q31 number range (-2^31 <= Q31 <= 2^31-1), they are saturated to the range and the OV bit is set to 1. The saturated results are written to [63:32] of Rd for addition and [31:0] of Rd for subtraction.

## **Operations:**

```
res[1] = Rs1.W[1] + Rs2.W[1];
res[0] = Rs1.W[0] - Rs2.W[0];
if (res[x] > (2^31)-1) {
    res[x] = (2^31)-1;
    OV = 1;
} else if (res < -2^31) {
    res[x] = -2^31;
    OV = 1;
}
Rd.W[1] = res[1];
Rd.W[0] = res[0];
for RV64, x=1...0</pre>
```

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

Returns value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KSTSA32 (unsigned long a, unsigned long b)

KSTSA32 (SIMD 32-bit Signed Saturating Straight Subtraction & Addition)

Type: SIM (RV64 Only)

Syntax:

```
KSTSA32 Rd, Rs1, Rs2
```

### Purpose:

Do 32-bit signed integer element saturating subtraction and 32-bit signed integer element saturating addition in a 64-bit chunk simultaneously. Operands are from corresponding 32-bit elements. \*Description: \* This instruction subtracts the 32-bit integer element in [63:32] of Rs2 from the 32-bit integer element in [63:32] of Rs1; at the same time, it adds the 32-bit integer element in [31:0] of Rs1 with the 32-bit integer element in [31:0] of Rs2. If any of the results are beyond the Q31 number range ( $-2^31 <= 2^31-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to [63:32] of Rd for subtraction and [31:0] of Rd for addition.

#### **Operations:**

```
res[1] = Rs1.W[1] - Rs2.W[1];
res[0] = Rs1.W[0] + Rs2.W[0];
if (res[x] > (2^31)-1) {
    res[x] = (2^31)-1;
    OV = 1;
} else if (res < -2^31) {
    res[x] = -2^31;
    OV = 1;
}
Rd.W[1] = res[1];
Rd.W[0] = res[0];
for RV64, x=1...0</pre>
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b [in]** unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KSUB32 (unsigned long a, unsigned long b)

KSUB32 (SIMD 32-bit Signed Saturating Subtraction)

Type: SIMD (RV64 Only)

#### Syntax:

```
KSUB32 Rd, Rs1, Rs2
```

# Purpose:

Do 32-bit signed integer elements saturating subtractions simultaneously.

## **Description:**

This instruction subtracts the 32-bit signed integer elements in Rs2 from the 32-bit signed integer elements in Rs1. If any of the results are beyond the Q31 number range ( $-2^31 \le 2^31-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to Rd.

## **Operations:**

```
res[x] = Rs1.W[x] - Rs2.W[x];
if (res[x] > (2^31)-1) {
   res[x] = (2^31)-1;
   OV = 1;
} else if (res[x] < -2^31) {
   res[x] = -2^31;
   OV = 1;
}
Rd.W[x] = res[x];
for RV64: x=1...0</pre>
```

### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_RADD32 (unsigned long a, unsigned long b)

RADD32 (SIMD 32-bit Signed Halving Addition)

Type: SIMD (RV64 Only)

# Syntax:

```
RADD32 Rd, Rs1, Rs2
```

#### Purpose:

Do 32-bit signed integer element additions simultaneously. The results are halved to avoid overflow or saturation.

# **Description**:

This instruction adds the 32-bit signed integer elements in Rs1 with the 32-bit signed integer elements in Rs2. The results are first arithmetically right-shifted by 1 bit and then written to Rd.

# **Examples**:

## **Operations:**

```
Rd.W[x] = (Rs1.W[x] + Rs2.W[x]) s>> 1;
for RV64: x=1...0
```

## **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

Returns value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_RCRAS32 (unsigned long a, unsigned long b)

RCRAS32 (SIMD 32-bit Signed Halving Cross Addition & Subtraction)

**Type**: SIMD (RV64 Only)

# Syntax:

```
RCRAS32 Rd, Rs1, Rs2
```

# Purpose:

Do 32-bit signed integer element addition and 32-bit signed integer element subtraction in a 64-bit chunk simultaneously. Operands are from crossed 32-bit elements. The results are halved to avoid overflow or saturation.

## **Description:**

This instruction adds the 32-bit signed integer element in [63:32] of Rs1 with the 32-bit signed integer element in [31:0] of Rs2, and subtracts the 32-bit signed integer element in [63:32] of Rs2 from the 32-bit signed integer element in [31:0] of Rs1. The element results are first arithmetically right-shifted by 1 bit and then written to [63:32] of Rd for addition and [31:0] of Rd for subtraction.

#### **Examples:**

```
Please see `RADD32` and `RSUB32` instructions.
```

# **Operations:**

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_RCRSA32 (unsigned long a, unsigned long b)

RCRSA32 (SIMD 32-bit Signed Halving Cross Subtraction & Addition)

Type: SIMD (RV64 Only)

Syntax:

```
RCRSA32 Rd, Rs1, Rs2
```

#### Purpose:

Do 32-bit signed integer element subtraction and 32-bit signed integer element addition in a 64-bit chunk simultaneously. Operands are from crossed 32-bit elements. The results are halved to avoid overflow or saturation.

## **Description:**

This instruction subtracts the 32-bit signed integer element in [31:0] of Rs2 from the 32-bit signed integer element in [63:32] of Rs1, and adds the 32-bit signed element integer in [31:0] of Rs1 with the 32-bit signed integer element in [63:32] of Rs2. The two results are first arithmetically right-shifted by 1 bit and then written to [63:32] of Rd for subtraction and [31:0] of Rd for addition.

# **Examples:**

```
Please see `RADD32` and `RSUB32` instructions.
```

# **Operations:**

### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_RSTAS32 (unsigned long a, unsigned long b)

RSTAS32 (SIMD 32-bit Signed Halving Straight Addition & Subtraction)

Type: SIMD (RV64 Only)

#### Syntax:

```
RSTAS32 Rd, Rs1, Rs2
```

#### Purpose:

Do 32-bit signed integer element addition and 32-bit signed integer element subtraction in a 64-bit chunk simultaneously. Operands are from corresponding 32-bit elements. The results are halved to avoid overflow or saturation.

#### **Description**:

This instruction adds the 32-bit signed integer element in [63:32] of Rs1 with the 32-bit signed integer element in [63:32] of Rs2, and subtracts the 32-bit signed integer element in [31:0] of Rs2 from the 32-bit signed integer element in [31:0] of Rs1. The element results are first arithmetically right-shifted by 1 bit and then written to [63:32] of Rd for addition and [31:0] of Rd for subtraction.

# **Examples:**

```
Please see `RADD32` and `RSUB32` instructions.
```

#### **Operations:**

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_RSTSA32 (unsigned long a, unsigned long b)

RSTSA32 (SIMD 32-bit Signed Halving Straight Subtraction & Addition)

Type: SIMD (RV64 Only)

## Syntax:

```
RSTSA32 Rd, Rs1, Rs2
```

#### Purpose:

Do 32-bit signed integer element subtraction and 32-bit signed integer element addition in a 64-bit chunk simultaneously. Operands are from corresponding 32-bit elements. The results are halved to avoid overflow or saturation.

# **Description**:

This instruction subtracts the 32-bit signed integer element in [63:32] of Rs2 from the 32-bit signed integer element in [63:32] of Rs1, and adds the 32-bit signed element integer in [31:0] of Rs1 with the 32-bit signed integer element in [31:0] of Rs2. The two results are first arithmetically right-shifted by 1 bit and then written to [63:32] of Rd for subtraction and [31:0] of Rd for addition.

# **Examples**:

```
Please see `RADD32` and `RSUB32` instructions.
```

# **Operations:**

# **Parameters**

- a [in] unsigned long type of value stored in a
- **b [in]** unsigned long type of value stored in b

Returns value stored in unsigned long type

\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_RSUB32 (unsigned long a, unsigned long b)

RSUB32 (SIMD 32-bit Signed Halving Subtraction)

Type: SIMD (RV64 Only)

## Syntax:

```
RSUB32 Rd, Rs1, Rs2
```

#### Purpose:

Do 32-bit signed integer element subtractions simultaneously. The results are halved to avoid overflow or saturation.

## **Description**:

This instruction subtracts the 32-bit signed integer elements in Rs2 from the 32-bit signed integer elements in Rs1. The results are first arithmetically right-shifted by 1 bit and then written to Rd.

#### **Examples:**

```
* Ra = 0x7FFFFFFF, Rb = 0x80000000 Rt = 0x7FFFFFFF

* Ra = 0x80000000, Rb = 0x7FFFFFFF Rt = 0x80000000

* Ra = 0x80000000, Rb = 0x40000000 Rt = 0xA0000000
```

#### **Operations:**

```
Rd.W[x] = (Rs1.W[x] - Rs2.W[x]) s>> 1;
for RV64: x=1...0
```

### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_STAS32 (unsigned long a, unsigned long b)

STAS32 (SIMD 32-bit Straight Addition & Subtraction)

Type: SIMD (RV64 Only)

## Syntax:

```
STAS32 Rd, Rs1, Rs2
```

## Purpose:

Do 32-bit integer element addition and 32-bit integer element subtraction in a 64-bit chunk simultaneously. Operands are from corresponding 32-bit elements.

# **Description**:

This instruction adds the 32-bit integer element in [63:32] of Rs1 with the 32-bit integer element in [63:32] of Rs2, and writes the result to [63:32] of Rd; at the same time, it subtracts the 32-bit integer element in [31:0] of Rs2 from the 32-bit integer element in [31:0] of Rs1, and writes the result to [31:0] of Rd.

# Note:

This instruction can be used for either signed or unsigned operations.

# **Operations:**

```
Rd.W[1] = Rs1.W[1] + Rs2.W[1];
Rd.W[0] = Rs1.W[0] - Rs2.W[0];
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b [in]** unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_STSA32 (unsigned long a, unsigned long b)

STSA32 (SIMD 32-bit Straight Subtraction & Addition)

Type: SIMD (RV64 Only)

Syntax:

```
STSA32 Rd, Rs1, Rs2
```

## Purpose:

Do 32-bit integer element subtraction and 32-bit integer element addition in a 64-bit chunk simultaneously. Operands are from corresponding 32-bit elements. \*Description: \* This instruction subtracts the 32-bit integer element in [63:32] of Rs1, and writes the result to [63:32] of Rd; at the same time, it adds the 32-bit integer element in [31:0] of Rs1 with the 32-bit integer element in [31:0] of Rs2, and writes the result to [31:0] of Rd

#### Note:

This instruction can be used for either signed or unsigned operations.

## **Operations:**

# **Parameters**

- a [in] unsigned long type of value stored in a
- $\boldsymbol{b}$   $[\boldsymbol{in}]$  unsigned long type of value stored in  $\boldsymbol{b}$

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SUB32 (unsigned long a, unsigned long b)

SUB32 (SIMD 32-bit Subtraction)

Type: DSP (RV64 Only)

## Syntax:

```
SUB32 Rd, Rs1, Rs2
```

#### Purpose:

Do 32-bit integer element subtractions simultaneously.

# **Description**:

This instruction subtracts the 32-bit integer elements in Rs2 from the 32-bit integer elements in Rs1, and then writes the results to Rd.

#### Note:

This instruction can be used for either signed or unsigned subtraction.

#### **Operations:**

```
Rd.W[x] = Rs1.W[x] - Rs2.W[x];
for RV64: x=1...0
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b [in]** unsigned long type of value stored in b

Returns value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UKADD32 (unsigned long a, unsigned long b)

UKADD32 (SIMD 32-bit Unsigned Saturating Addition)

Type: SIMD (RV64 Only)

#### Syntax:

```
UKADD32 Rd, Rs1, Rs2
```

## Purpose:

Do 32-bit unsigned integer element saturating additions simultaneously.

# **Description:**

This instruction adds the 32-bit unsigned integer elements in Rs1 with the 32-bit unsigned integer elements in Rs2. If any of the results are beyond the 32-bit unsigned number range ( $0 \le RES \le 2^32-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to Rd.

#### **Operations:**

```
res[x] = Rs1.W[x] + Rs2.W[x];
if (res[x] > (2^32)-1) {
  res[x] = (2^32)-1;
  OV = 1;
}
Rd.W[x] = res[x];
for RV64: x=1...0
```

# **Parameters**

- a [in] unsigned long type of value stored in a
- **b [in]** unsigned long type of value stored in b

Returns value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UKCRAS32 (unsigned long a, unsigned long b)

UKCRAS32 (SIMD 32-bit Unsigned Saturating Cross Addition & Subtraction)

Type: SIMD (RV64 Only)

#### Syntax:

```
UKCRAS32 Rd, Rs1, Rs2
```

#### Purpose:

Do one 32-bit unsigned integer element saturating addition and one 32-bit unsigned integer element saturating subtraction in a 64-bit chunk simultaneously. Operands are from crossed 32-bit elements.

# **Description**:

This instruction adds the 32-bit unsigned integer element in [63:32] of Rs1 with the 32- bit unsigned integer element in [31:0] of Rs2; at the same time, it subtracts the 32-bit unsigned integer element in [63:32] of Rs2 from the 32-bit unsigned integer element in [31:0] Rs1. If any of the results are beyond the 32-bit unsigned number range (0 <= RES <=  $2^32-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to [63:32] of Rd for addition and [31:0] of Rd for subtraction.

#### **Operations:**

```
res1 = Rs1.W[1] + Rs2.W[0];
res2 = Rs1.W[0] - Rs2.W[1];
if (res1 > (2^32)-1) {
    res1 = (2^32)-1;
    OV = 1;
}
if (res2 < 0) {
    res2 = 0;
    OV = 1;
}
Rd.W[1] = res1;
Rd.W[0] = res2;</pre>
```

# **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UKCRSA32 (unsigned long a, unsigned long b)

UKCRSA32 (SIMD 32-bit Unsigned Saturating Cross Subtraction & Addition)

**Type**: SIMD (RV64 Only)

# Syntax:

```
UKCRSA32 Rd, Rs1, Rs2
```

## Purpose:

Do one 32-bit unsigned integer element saturating subtraction and one 32-bit unsigned integer element saturating addition in a 64-bit chunk simultaneously. Operands are from crossed 32-bit elements.

# **Description**:

This instruction subtracts the 32-bit unsigned integer element in [31:0] of Rs2 from the 32-bit unsigned integer element in [63:32] of Rs1; at the same time, it adds the 32-bit unsigned integer element in [63:32] of Rs2 with the 32-bit unsigned integer element in [31:0] Rs1. If any of the results are beyond the 32-bit

unsigned number range (0  $\leq$  RES  $\leq$  2^32-1), they are saturated to the range and the OV bit is set to 1. The saturated results are written to [63:32] of Rd for subtraction and [31:0] of Rd for addition.

### **Operations:**

```
res1 = Rs1.W[1] - Rs2.W[0];
res2 = Rs1.W[0] + Rs2.W[1];
if (res1 < 0) {
    res1 = 0;
    OV = 1;
} else if (res2 > (2^32)-1) {
    res2 = (2^32)-1;
    OV = 1;
}
Rd.W[1] = res1;
Rd.W[0] = res2;
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

Returns value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UKSTAS32 (unsigned long a, unsigned long b)

UKSTAS32 (SIMD 32-bit Unsigned Saturating Straight Addition & Subtraction)

```
Type: SIMD (RV64 Only)
```

# Syntax:

```
UKSTAS32 Rd, Rs1, Rs2
```

#### Purpose:

Do one 32-bit unsigned integer element saturating addition and one 32-bit unsigned integer element saturating subtraction in a 64-bit chunk simultaneously. Operands are from corresponding 32-bit elements.

## **Description**:

This instruction adds the 32-bit unsigned integer element in [63:32] of Rs1 with the 32- bit unsigned integer element in [63:32] of Rs2; at the same time, it subtracts the 32-bit unsigned integer element in [31:0] of Rs2 from the 32-bit unsigned integer element in [31:0] Rs1. If any of the results are beyond the 32-bit unsigned number range (0 <= RES <=  $2^32-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to [63:32] of Rd for addition and [31:0] of Rd for subtraction.

# **Operations:**

```
res1 = Rs1.W[1] + Rs2.W[1];
res2 = Rs1.W[0] - Rs2.W[0];
if (res1 > (2^32)-1) {
    res1 = (2^32)-1;
    OV = 1;
}
if (res2 < 0) {
    res2 = 0;
    OV = 1;</pre>
```

(continues on next page)

(continued from previous page)

```
Rd.W[1] = res1;
Rd.W[0] = res2;
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

Returns value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UKSTSA32 (unsigned long a, unsigned long b)

UKSTSA32 (SIMD 32-bit Unsigned Saturating Straight Subtraction & Addition)

Type: SIMD (RV64 Only)

## Syntax:

```
UKSTSA32 Rd, Rs1, Rs2
```

# Purpose:

Do one 32-bit unsigned integer element saturating subtraction and one 32-bit unsigned integer element saturating addition in a 64-bit chunk simultaneously. Operands are from corresponding 32-bit elements.

# **Description**:

This instruction subtracts the 32-bit unsigned integer element in [63:32] of Rs2 from the 32-bit unsigned integer element in [63:32] of Rs1; at the same time, it adds the 32-bit unsigned integer element in [31:0] of Rs2 with the 32-bit unsigned integer element in [31:0] Rs1. If any of the results are beyond the 32-bit unsigned number range (0 <= RES <=  $2^32-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to [63:32] of Rd for subtraction and [31:0] of Rd for addition.

# **Operations:**

```
res1 = Rs1.W[1] - Rs2.W[1];
res2 = Rs1.W[0] + Rs2.W[0];
if (res1 < 0) {
    res1 = 0;
    OV = 1;
} else if (res2 > (2^32)-1) {
    res2 = (2^32)-1;
    OV = 1;
}
Rd.W[1] = res1;
Rd.W[0] = res2;
```

## **Parameters**

- a [in] unsigned long type of value stored in a
- **b [in]** unsigned long type of value stored in b

Returns value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UKSUB32 (unsigned long a, unsigned long b)

UKSUB32 (SIMD 32-bit Unsigned Saturating Subtraction)

```
Type: SIMD (RV64 Only)
```

#### Syntax:

```
UKSUB32 Rd, Rs1, Rs2
```

#### Purpose:

Do 32-bit unsigned integer elements saturating subtractions simultaneously.

# **Description**:

This instruction subtracts the 32-bit unsigned integer elements in Rs2 from the 32-bit unsigned integer elements in Rs1. If any of the results are beyond the 32-bit unsigned number range ( $0 \le RES \le 2^32-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to Rd.

# **Operations:**

```
res[x] = Rs1.W[x] - Rs2.W[x];
if (res[x] < 0) {
   res[x] = 0;
   OV = 1;
}
Rd.W[x] = res[x];
for RV64: x=1...0</pre>
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_URADD32 (unsigned long a, unsigned long b)

URADD32 (SIMD 32-bit Unsigned Halving Addition)

Type: SIMD (RV64 Only)

#### Syntax:

```
URADD32 Rd, Rs1, Rs2
```

#### Purpose:

Do 32-bit unsigned integer element additions simultaneously. The results are halved to avoid overflow or saturation.

#### **Description**:

This instruction adds the 32-bit unsigned integer elements in Rs1 with the 32-bit unsigned integer elements in Rs2. The results are first logically right-shifted by 1 bit and then written to Rd.

# **Examples:**

```
* Ra = 0x7FFFFFFF, Rb = 0x7FFFFFFF Rt = 0x7FFFFFFF

* Ra = 0x80000000, Rb = 0x80000000 Rt = 0x80000000

* Ra = 0x40000000, Rb = 0x80000000 Rt = 0x60000000
```

### **Operations:**

```
Rd.W[x] = (Rs1.W[x] + Rs2.W[x]) u>> 1;
for RV64: x=1...0
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** − [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_URCRAS32 (unsigned long a, unsigned long b)

URCRAS32 (SIMD 32-bit Unsigned Halving Cross Addition & Subtraction)

Type: SIMD (RV64 Only)

## Syntax:

```
URCRAS32 Rd, Rs1, Rs2
```

#### **Purpose**:

Do 32-bit unsigned integer element addition and 32-bit unsigned integer element subtraction in a 64-bit chunk simultaneously. Operands are from crossed 32-bit elements. The results are halved to avoid overflow or saturation.

# **Description**:

This instruction adds the 32-bit unsigned integer element in [63:32] of Rs1 with the 32-bit unsigned integer element in [31:0] of Rs2, and subtracts the 32-bit unsigned integer element in [63:32] of Rs2 from the 32-bit unsigned integer element in [31:0] of Rs1. The element results are first logically right-shifted by 1 bit and then written to [63:32] of Rd for addition and [31:0] of Rd for subtraction.

# **Examples**:

```
Please see `URADD32` and `URSUB32` instructions.
```

# **Operations**:

# **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_URCRSA32 (unsigned long a, unsigned long b)

URCRSA32 (SIMD 32-bit Unsigned Halving Cross Subtraction & Addition)

Type: SIMD (RV64 Only)

Syntax:

```
URCRSA32 Rd, Rs1, Rs2
```

## Purpose:

Do 32-bit unsigned integer element subtraction and 32-bit unsigned integer element addition in a 64-bit chunk simultaneously. Operands are from crossed 32-bit elements. The results are halved to avoid overflow or saturation.

## **Description:**

This instruction subtracts the 32-bit unsigned integer element in [31:0] of Rs2 from the 32-bit unsigned integer element in [63:32] of Rs1, and adds the 32-bit unsigned element integer in [31:0] of Rs1 with the 32-bit unsigned integer element in [63:32] of Rs2. The two results are first logically right-shifted by 1 bit and then written to [63:32] of Rd for subtraction and [31:0] of Rd for addition.

# **Examples:**

```
Please see `URADD32` and `URSUB32` instructions.
```

# **Operations:**

### **Parameters**

- a [in] unsigned long type of value stored in a
- **b [in]** unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_URSTAS32 (unsigned long a, unsigned long b)

URSTAS32 (SIMD 32-bit Unsigned Halving Straight Addition & Subtraction)

Type: SIMD (RV64 Only)

#### Syntax:

```
URSTAS32 Rd, Rs1, Rs2
```

#### Purpose:

Do 32-bit unsigned integer element addition and 32-bit unsigned integer element subtraction in a 64-bit chunk simultaneously. Operands are from corresponding 32-bit elements. The results are halved to avoid overflow or saturation.

#### **Description**:

This instruction adds the 32-bit unsigned integer element in [63:32] of Rs1 with the 32-bit unsigned integer element in [63:32] of Rs2, and subtracts the 32-bit unsigned integer element in [31:0] of Rs2 from the 32-bit unsigned integer element in [31:0] of Rs1. The element results are first logically right-shifted by 1 bit and then written to [63:32] of Rd for addition and [31:0] of Rd for subtraction.

# **Examples:**

```
Please see `URADD32` and `URSUB32` instructions.
```

#### **Operations:**

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_URSTSA32 (unsigned long a, unsigned long b)

URSTSA32 (SIMD 32-bit Unsigned Halving Straight Subtraction & Addition)

Type: SIMD (RV64 Only)

# Syntax:

```
URSTSA32 Rd, Rs1, Rs2
```

#### **Purpose**:

Do 32-bit unsigned integer element subtraction and 32-bit unsigned integer element addition in a 64-bit chunk simultaneously. Operands are from corresponding 32-bit elements. The results are halved to avoid overflow or saturation.

# **Description**:

This instruction subtracts the 32-bit unsigned integer element in [63:32] of Rs2 from the 32-bit unsigned integer element in [63:32] of Rs1, and adds the 32-bit unsigned element integer in [31:0] of Rs1 with the 32-bit unsigned integer element in [31:0] of Rs2. The two results are first logically right-shifted by 1 bit and then written to [63:32] of Rd for subtraction and [31:0] of Rd for addition.

# **Examples**:

```
Please see `URADD32` and `URSUB32` instructions.
```

# **Operations:**

# **Parameters**

- a [in] unsigned long type of value stored in a
- **b [in]** unsigned long type of value stored in b

Returns value stored in unsigned long type

\_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_URSUB32 (unsigned long a, unsigned long b)

URSUB32 (SIMD 32-bit Unsigned Halving Subtraction)

Type: SIMD (RV64 Only)

## Syntax:

```
URSUB32 Rd, Rs1, Rs2
```

## Purpose:

Do 32-bit unsigned integer element subtractions simultaneously. The results are halved to avoid overflow or saturation.

## **Description**:

This instruction subtracts the 32-bit unsigned integer elements in Rs2 from the 32-bit unsigned integer elements in Rs1. The results are first logically right-shifted by 1 bit and then written to Rd.

# **Examples:**

```
* Ra = 0x7FFFFFFF, Rb = 0x80000000, Rt = 0xFFFFFFFF

* Ra = 0x80000000, Rb = 0x7FFFFFFF, Rt = 0x000000000

* Ra = 0x80000000, Rb = 0x40000000, Rt = 0x20000000
```

#### **Operations:**

```
Rd.W[x] = (Rs1.W[x] - Rs2.W[x]) u>> 1;
for RV64: x=1...0
```

### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

## (RV64 Only) SIMD 32-bit Shift Instructions

```
__STATIC_FORCEINLINE unsigned long __RV_KSLL32 (unsigned long a, unsigned int b)

__STATIC_FORCEINLINE unsigned long __RV_KSLRA32_U (unsigned long a, int b)

__STATIC_FORCEINLINE unsigned long __RV_KSLRA32_U (unsigned long a, int b)

__STATIC_FORCEINLINE unsigned long __RV_SLL32 (unsigned long a, unsigned int b)

__STATIC_FORCEINLINE unsigned long __RV_SRA32_U (unsigned long a, unsigned int b)

__STATIC_FORCEINLINE unsigned long __RV_SRA32_U (unsigned long a, unsigned int b)

__STATIC_FORCEINLINE unsigned long __RV_SRA32_U (unsigned long a, unsigned int b)
```

```
__STATIC_FORCEINLINE unsigned long __RV_SRL32_U (unsigned long a, unsigned int b)
__RV_KSLLI32(a, b)
__RV_SLLI32(a, b)
__RV_SRAI32(a, b)
__RV_SRAI32_U(a, b)
__RV_SRLI32(a, b)
__RV_SRLI32_U(a, b)
group NMSIS_Core_DSP_Intrinsic_RV64_SIMD_32B_SHIFT
     (RV64 Only) SIMD 32-bit Shift Instructions
     there are 14 (RV64 Only) SIMD 32-bit Shift Instructions
     Defines
     __RV_KSLLI32(a, b)
          KSLLI32 (SIMD 32-bit Saturating Shift Left Logical Immediate)
          Type: SIMD (RV64 Only)
          Syntax:
          KSLLI32 Rd, Rs1, imm5u
```

#### **Purpose**:

Do 32-bit elements logical left shift operations with saturation simultaneously. The shift amount is an immediate value.

## **Description**:

The 32-bit data elements in Rs1 are left-shifted logically. The shifted out bits are filled with zero and the shift amount is specified by the imm5u constant. Any shifted value greater than 2^31-1 is saturated to 2^31-1. Any shifted value smaller than -2^31 is saturated to -2^31. And the saturated results are written to Rd. If any saturation is performed, set OV bit to 1.

## **Operations:**

```
sa = imm5u[4:0];
if (sa != 0) {
    res[(31+sa):0] = Rs1.W[x] << sa;
    if (res > (2^31)-1) {
        res = 0x7ffffffff; OV = 1;
    } else if (res < -2^31) {
        res = 0x80000000; OV = 1;
    }
    Rd.W[x] = res[31:0];
} else {
    Rd = Rs1;
}
for RV64: x=1...0</pre>
```

- a [in] unsigned long type of value stored in a
- **b [in]** unsigned int type of value stored in b

**Returns** value stored in unsigned long type

```
__RV_SLLI32(a, b)
```

SLLI32 (SIMD 32-bit Shift Left Logical Immediate)

**Type**: SIMD (RV64 Only)

### Syntax:

```
SLLI32 Rd, Rs1, imm5u[4:0]
```

#### Purpose:

Do 32-bit element logical left shift operations simultaneously. The shift amount is an immediate value.

### **Description**:

The 32-bit elements in Rs1 are left-shifted logically. The shifted out bits are filled with zero and the shift amount is specified by the imm5u[4:0] constant. And the results are written to Rd.

# **Operations:**

```
sa = imm5u[4:0];
Rd.W[x] = Rs1.W[x] << sa;
for RV64: x=1...0</pre>
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b [in]** unsigned int type of value stored in b

**Returns** value stored in unsigned long type

```
__RV_SRAI32(a, b)
```

SRAI32 (SIMD 32-bit Shift Right Arithmetic Immediate)

Type: DSP (RV64 Only)

# Syntax:

```
SRAI32 Rd, Rs1, imm5u
SRAI32.u Rd, Rs1, imm5u
```

## Purpose:

Do 32-bit elements arithmetic right shift operations simultaneously. The shift amount is an immediate value. The .u form performs additional rounding up operations on the shifted results.

# **Description**:

The 32-bit data elements in Rs1 are right-shifted arithmetically, that is, the shifted out bits are filled with the sign-bit of the 32-bit data elements. The shift amount is specified by the imm5u constant. For the rounding operation of the .u form, a value of 1 is added to the most significant discarded bit of each 32-bit data to calculate the final results. And the results are written to Rd.

# **Operations:**

```
sa = imm5u[4:0];
  if (sa > 0) {
   if (`.u` form) { // SRAI32.u
     res[31:-1] = SE33(Rs1.W[x][31:sa-1]) + 1;
     Rd.W[x] = res[31:0];
   else { // SRAI32
     Rd.W[x] = SE32(Rs1.W[x][31:sa]);
  }
} else {
  Rd = Rs1;
}
for RV64: x=1...0
```

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned int type of value stored in b

Returns value stored in unsigned long type

```
__RV_SRAI32_U(a, b)
```

SRAI32.u (SIMD 32-bit Rounding Shift Right Arithmetic Immediate)

Type: DSP (RV64 Only)

# Syntax:

```
SRAI32 Rd, Rs1, imm5u
SRAI32.u Rd, Rs1, imm5u
```

#### **Purpose:**

Do 32-bit elements arithmetic right shift operations simultaneously. The shift amount is an immediate value. The .u form performs additional rounding up operations on the shifted results.

# **Description**:

The 32-bit data elements in Rs1 are right-shifted arithmetically, that is, the shifted out bits are filled with the sign-bit of the 32-bit data elements. The shift amount is specified by the imm5u constant. For the rounding operation of the .u form, a value of 1 is added to the most significant discarded bit of each 32-bit data to calculate the final results. And the results are written to Rd.

# **Operations:**

```
sa = imm5u[4:0];
if (sa > 0) {
  if (`.u` form) { // SRAI32.u
    res[31:-1] = SE33(Rs1.W[x][31:sa-1]) + 1;
    Rd.W[x] = res[31:0];
  else { // SRAI32
    Rd.W[x] = SE32(Rs1.W[x][31:sa]);
  }
} else {
  Rd = Rs1;
}
for RV64: x=1...0
```

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned int type of value stored in b

Returns value stored in unsigned long type

```
__RV_SRLI32(a, b)
```

SRLI32 (SIMD 32-bit Shift Right Logical Immediate)

Type: SIMD (RV64 Only)

# Syntax:

```
SRLI32 Rd, Rs1, imm5u
SRLI32.u Rd, Rs1, imm5u
```

## Purpose:

Do 32-bit elements logical right shift operations simultaneously. The shift amount is an immediate value. The .u form performs additional rounding up operations on the shifted results.

# **Description**:

The 32-bit data elements in Rs1 are right-shifted logically, that is, the shifted out bits are filled with zero. The shift amount is specified by the imm5u constant. For the rounding operation of the .u form, a value of 1 is added to the most significant discarded bit of each 32-bit data to calculate the final results. And the results are written to Rd.

# **Operations:**

```
sa = imm5u[4:0];
if (sa > 0) {
  if (`.u` form) { // SRLI32.u
    res[31:-1] = ZE33(Rs1.W[x][31:sa-1]) + 1;
    Rd.W[x] = res[31:0];
  else { // SRLI32
    Rd.W[x] = ZE32(Rs1.W[x][31:sa]);
  }
} else {
  Rd = Rs1;
}
for RV64: x=1...0
```

## **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned int type of value stored in b

Returns value stored in unsigned long type

```
__RV_SRLI32_U(a, b)
```

SRLI32.u (SIMD 32-bit Rounding Shift Right Logical Immediate)

Type: SIMD (RV64 Only)

Syntax:

```
SRLI32 Rd, Rs1, imm5u
SRLI32.u Rd, Rs1, imm5u
```

### Purpose:

Do 32-bit elements logical right shift operations simultaneously. The shift amount is an immediate value. The .u form performs additional rounding up operations on the shifted results.

#### **Description**:

The 32-bit data elements in Rs1 are right-shifted logically, that is, the shifted out bits are filled with zero. The shift amount is specified by the imm5u constant. For the rounding operation of the .u form, a value of 1 is added to the most significant discarded bit of each 32-bit data to calculate the final results. And the results are written to Rd.

# **Operations:**

```
sa = imm5u[4:0];
if (sa > 0) {
   if (`.u` form) { // SRLI32.u
      res[31:-1] = ZE33(Rs1.W[x][31:sa-1]) + 1;
      Rd.W[x] = res[31:0];
   else { // SRLI32
      Rd.W[x] = ZE32(Rs1.W[x][31:sa]);
   }
} else {
   Rd = Rs1;
}
for RV64: x=1...0
```

## **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned int type of value stored in b

Returns value stored in unsigned long type

#### **Functions**

## \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KSLL32 (unsigned long a, unsigned int b)

KSLL32 (SIMD 32-bit Saturating Shift Left Logical)

Type: SIMD (RV64 Only)

## Syntax:

```
KSLL32 Rd, Rs1, Rs2
```

# Purpose:

Do 32-bit elements logical left shift operations with saturation simultaneously. The shift amount is a variable from a GPR.

# **Description**:

The 32-bit data elements in Rs1 are left-shifted logically. The shifted out bits are filled with zero and the shift amount is specified by the low-order 5-bits of the value in the Rs2 register. Any shifted value greater

than 2<sup>31</sup>-1 is saturated to 2<sup>31</sup>-1. Any shifted value smaller than -2<sup>31</sup> is saturated to -2<sup>31</sup>. And the saturated results are written to Rd. If any saturation is performed, set OV bit to 1.

#### **Operations:**

```
sa = Rs2[4:0];
if (sa != 0) {
  res[(31+sa):0] = Rs1.W[x] << sa;
  if (res > (2^31)-1) {
    res = 0x7ffffffff; OV = 1;
  } else if (res < -2^31) {
    res = 0x80000000; OV = 1;
  }
  Rd.W[x] = res[31:0];
} else {
  Rd = Rs1;
}
for RV64: x=1...0</pre>
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned int type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KSLRA32 (unsigned long a, int b)

KSLRA32 (SIMD 32-bit Shift Left Logical with Saturation or Shift Right Arithmetic)

**Type**: SIMD (RV64 Only)

# Syntax:

```
KSLRA32 Rd, Rs1, Rs2
KSLRA32.u Rd, Rs1, Rs2
```

# Purpose:

Do 32-bit elements logical left (positive) or arithmetic right (negative) shift operation with Q31 saturation for the left shift. The .u form performs additional rounding up operations for the right shift.

#### **Description**:

The 32-bit data elements of Rs1 are left-shifted logically or right-shifted arithmetically based on the value of Rs2[5:0]. Rs2[5:0] is in the signed range of [-25, 25-1]. A positive Rs2[5:0] means logical left shift and a negative Rs2[5:0] means arithmetic right shift. The shift amount is the absolute value of Rs2[5:0]. However, the behavior of Rs2[5:0]==-25 (0x20) is defined to be equivalent to the behavior of Rs2[5:0]==-(25-1) (0x21). The left-shifted results are saturated to the 32-bit signed integer range of [-2^31, 2^31-1]. For the .u form of the instruction, the right-shifted results are added a 1 to the most significant discarded bit position for rounding effect. After the shift, saturation, or rounding, the final results are written to Rd. If any saturation happens, this instruction sets the OV flag. The value of Rs2[31:6] will not affect this instruction.

# **Operations:**

```
if (Rs2[5:0] < 0) {
    sa = -Rs2[5:0];
```

(continues on next page)

(continued from previous page)

```
sa = (sa == 32)? 31 : sa;
if (`.u` form) {
    res[31:-1] = SE33(Rs1.W[x][31:sa-1]) + 1;
    Rd.W[x] = res[31:0];
} else {
    Rd.W[x] = SE32(Rs1.W[x][31:sa]);
}
else {
    sa = Rs2[4:0];
    res[(31+sa):0] = Rs1.W[x] <<(logic) sa;
    if (res > (2^31)-1) {
        res[31:0] = 0x7ffffffff; 0V = 1;
} else if (res < -2^31) {
        res[31:0] = 0x80000000; 0V = 1;
}
Rd.W[x] = res[31:0];
}
for RV64: x=1...0</pre>
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] int type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KSLRA32\_U (unsigned long a, int b)

KSLRA32.u (SIMD 32-bit Shift Left Logical with Saturation or Rounding Shift Right Arithmetic)

Type: SIMD (RV64 Only)

#### Syntax:

```
KSLRA32 Rd, Rs1, Rs2
KSLRA32.u Rd, Rs1, Rs2
```

### **Purpose**:

Do 32-bit elements logical left (positive) or arithmetic right (negative) shift operation with Q31 saturation for the left shift. The .u form performs additional rounding up operations for the right shift.

## **Description**:

The 32-bit data elements of Rs1 are left-shifted logically or right-shifted arithmetically based on the value of Rs2[5:0]. Rs2[5:0] is in the signed range of [-25, 25-1]. A positive Rs2[5:0] means logical left shift and a negative Rs2[5:0] means arithmetic right shift. The shift amount is the absolute value of Rs2[5:0]. However, the behavior of Rs2[5:0]==-25 (0x20) is defined to be equivalent to the behavior of Rs2[5:0]==-(25-1) (0x21). The left-shifted results are saturated to the 32-bit signed integer range of [-2^31, 2^31-1]. For the .u form of the instruction, the right-shifted results are added a 1 to the most significant discarded bit position for rounding effect. After the shift, saturation, or rounding, the final results are written to Rd. If any saturation happens, this instruction sets the OV flag. The value of Rs2[31:6] will not affect this instruction.

## **Operations:**

```
if (Rs2[5:0] < 0) {
 sa = -Rs2[5:0];
 sa = (sa == 32)? 31 : sa;
 if (`.u` form) {
   res[31:-1] = SE33(Rs1.W[x][31:sa-1]) + 1;
   Rd.W[x] = res[31:0];
 } else {
   Rd.W[x] = SE32(Rs1.W[x][31:sa]);
} else {
 sa = Rs2[4:0];
 res[(31+sa):0] = Rs1.W[x] <<(logic) sa;
 if (res > (2^31)-1) {
   res[31:0] = 0x7ffffffff; OV = 1;
 } else if (res < -2^31) {
   res[31:0] = 0x80000000; OV = 1;
 Rd.W[x] = res[31:0];
for RV64: x=1...0
```

- a [in] unsigned long type of value stored in a
- **b** [in] int type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SLL32 (unsigned long a, unsigned int b)

SLL32 (SIMD 32-bit Shift Left Logical)

Type: SIMD (RV64 Only)

### Syntax:

```
SLL32 Rd, Rs1, Rs2
```

#### **Purpose**:

Do 32-bit elements logical left shift operations simultaneously. The shift amount is a variable from a GPR.

# **Description**:

The 32-bit elements in Rs1 are left-shifted logically. And the results are written to Rd. The shifted out bits are filled with zero and the shift amount is specified by the low-order 5-bits of the value in the Rs2 register.

#### **Operations:**

```
sa = Rs2[4:0];
Rd.W[x] = Rs1.W[x] << sa;
for RV64: x=1...0</pre>
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned int type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SRA32 (unsigned long a, unsigned int b)

SRA32 (SIMD 32-bit Shift Right Arithmetic)

```
Type: SIMD (RV64 Only)
```

#### Syntax:

```
SRA32 Rd, Rs1, Rs2
SRA32.u Rd, Rs1, Rs2
```

## Purpose:

Do 32-bit element arithmetic right shift operations simultaneously. The shift amount is a variable from a GPR. The .u form performs additional rounding up operations on the shifted results.

## **Description**:

The 32-bit data elements in Rs1 are right-shifted arithmetically, that is, the shifted out bits are filled with the sign-bit of the data elements. The shift amount is specified by the low-order 5-bits of the value in the Rs2 register. For the rounding operation of the .u form, a value of 1 is added to the most significant discarded bit of each 32-bit data element to calculate the final results. And the results are written to Rd.

## **Operations:**

```
sa = Rs2[4:0];
if (sa > 0) {
  if (`.u` form) { // SRA32.u
    res[31:-1] = SE33(Rs1.W[x][31:sa-1]) + 1;
    Rd.W[x] = res[31:0];
  else { // SRA32
    Rd.W[x] = SE32(Rs1.W[x][31:sa])
  }
} else {
  Rd = Rs1;
}
for RV64: x=1...0
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b [in]** unsigned int type of value stored in b

Returns value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SRA32\_U (unsigned long a, unsigned int b)

SRA32.u (SIMD 32-bit Rounding Shift Right Arithmetic)

**Type**: SIMD (RV64 Only)

## Syntax:

```
SRA32 Rd, Rs1, Rs2
SRA32.u Rd, Rs1, Rs2
```

#### **Purpose:**

Do 32-bit element arithmetic right shift operations simultaneously. The shift amount is a variable from a GPR. The .u form performs additional rounding up operations on the shifted results.

# **Description:**

The 32-bit data elements in Rs1 are right-shifted arithmetically, that is, the shifted out bits are filled with the sign-bit of the data elements. The shift amount is specified by the low-order 5-bits of the value in the Rs2 register. For the rounding operation of the .u form, a value of 1 is added to the most significant discarded bit of each 32-bit data element to calculate the final results. And the results are written to Rd.

# **Operations:**

```
sa = Rs2[4:0];
if (sa > 0) {
  if (`.u` form) { // SRA32.u
    res[31:-1] = SE33(Rs1.W[x][31:sa-1]) + 1;
    Rd.W[x] = res[31:0];
  else { // SRA32
    Rd.W[x] = SE32(Rs1.W[x][31:sa])
  }
} else {
  Rd = Rs1;
}
for RV64: x=1...0
```

### **Parameters**

- a [in] unsigned long type of value stored in a
- **b [in]** unsigned int type of value stored in b

**Returns** value stored in unsigned long type

## \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SRL32 (unsigned long a, unsigned int b)

SRL32 (SIMD 32-bit Shift Right Logical)

Type: SIMD (RV64 Only)

# Syntax:

```
SRL32 Rd, Rs1, Rs2
SRL32.u Rd, Rs1, Rs2
```

# Purpose:

Do 32-bit element logical right shift operations simultaneously. The shift amount is a variable from a GPR. The .u form performs additional rounding up operations on the shifted results.

## **Description**:

The 32-bit data elements in Rs1 are right-shifted logically, that is, the shifted out bits are filled with zero. The shift amount is specified by the low-order 5-bits of the value in the Rs2 register. For the rounding operation of the .u form, a value of 1 is added to the most significant discarded bit of each 32-bit data element to calculate the final results. And the results are written to Rd.

#### **Operations:**

```
sa = Rs2[4:0];
if (sa > 0) {
   if (`.u` form) { // SRA32.u
     res[31:-1] = ZE33(Rs1.W[x][31:sa-1]) + 1;
   Rd.W[x] = res[31:0];
   else { // SRA32
     Rd.W[x] = ZE32(Rs1.W[x][31:sa])
   }
} else {
   Rd = Rs1;
}
for RV64: x=1...0
```

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned int type of value stored in b

Returns value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SRL32\_U (unsigned long a, unsigned int b)

SRL32.u (SIMD 32-bit Rounding Shift Right Logical)

Type: SIMD (RV64 Only)

Syntax:

```
SRL32 Rd, Rs1, Rs2
SRL32.u Rd, Rs1, Rs2
```

#### Purpose:

Do 32-bit element logical right shift operations simultaneously. The shift amount is a variable from a GPR. The .u form performs additional rounding up operations on the shifted results.

# **Description**:

The 32-bit data elements in Rs1 are right-shifted logically, that is, the shifted out bits are filled with zero. The shift amount is specified by the low-order 5-bits of the value in the Rs2 register. For the rounding operation of the .u form, a value of 1 is added to the most significant discarded bit of each 32-bit data element to calculate the final results. And the results are written to Rd.

# **Operations:**

```
sa = Rs2[4:0];
if (sa > 0) {
  if (`.u` form) { // SRA32.u
    res[31:-1] = ZE33(Rs1.W[x][31:sa-1]) + 1;
    Rd.W[x] = res[31:0];
  else { // SRA32
    Rd.W[x] = ZE32(Rs1.W[x][31:sa])
  }
} else {
  Rd = Rs1;
}
for RV64: x=1...0
```

- a [in] unsigned long type of value stored in a
- **b [in]** unsigned int type of value stored in b

**Returns** value stored in unsigned long type

# (RV64 Only) SIMD 32-bit Miscellaneous Instructions

```
__STATIC_FORCEINLINE unsigned long __RV_KABS32 (unsigned long a)

__STATIC_FORCEINLINE unsigned long __RV_SMAX32 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_SMIN32 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_UMAX32 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_UMIN32 (unsigned long a, unsigned long b)

group NMSIS_Core_DSP_Intrinsic_RV64_SIMD_32B_MISC

(RV64 Only) SIMD 32-bit Miscellaneous Instructions

there are 5 (RV64 Only) SIMD 32-bit Miscellaneous Instructions
```

# **Functions**

```
__STATIC_FORCEINLINE unsigned long __RV_KABS32 (unsigned long a)
```

KABS32 (Scalar 32-bit Absolute Value with Saturation)

Type: DSP (RV64 Only) 24 20 19 15 14 12 11 7 KABS32 10010 Rs1 000 Rd 6 0 GE80B 1111111

#### Syntax:

```
KABS32 Rd, Rs1
```

#### Purpose:

Get the absolute value of signed 32-bit integer elements in a general register.

# **Description:**

This instruction calculates the absolute value of signed 32-bit integer elements stored in Rs1. The results are written to Rd. This instruction with the minimum negative integer input of 0x80000000 will produce a saturated output of maximum positive integer of 0x7fffffff and the OV flag will be set to 1.

# **Operations:**

```
if (Rs1.W[x] >= 0) {
  res[x] = Rs1.W[x];
} else {
  If (Rs1.W[x] == 0x80000000) {
```

(continues on next page)

(continued from previous page)

```
res[x] = 0x7ffffffff;
    OV = 1;
} else {
    res[x] = -Rs1.W[x];
}
Rd.W[x] = res[x];
for RV64: x=1...0
```

Parameters a – [in] unsigned long type of value stored in a

Returns value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SMAX32 (unsigned long a, unsigned long b)

SMAX32 (SIMD 32-bit Signed Maximum)

Type: SIMD (RV64 Only)

Syntax:

```
SMAX32 Rd, Rs1, Rs2
```

## Purpose:

Do 32-bit signed integer elements finding maximum operations simultaneously.

# **Description**:

This instruction compares the 32-bit signed integer elements in Rs1 with the 32-bit signed integer elements in Rs2 and selects the numbers that is greater than the other one. The selected results are written to Rd.

#### **Operations:**

```
Rd.W[x] = (Rs1.W[x] > Rs2.W[x])? Rs1.W[x] : Rs2.W[x];
for RV64: x=1...0
```

## **Parameters**

- a [in] unsigned long type of value stored in a
- **b [in]** unsigned long type of value stored in b

Returns value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_SMIN32 (unsigned long a, unsigned long b)

SMIN32 (SIMD 32-bit Signed Minimum)

Type: SIMD (RV64 Only)

Syntax:

```
SMIN32 Rd, Rs1, Rs2
```

## Purpose:

Do 32-bit signed integer elements finding minimum operations simultaneously.

## **Description**:

This instruction compares the 32-bit signed integer elements in Rs1 with the 32-bit signed integer elements in Rs2 and selects the numbers that is less than the other one. The selected results are written to Rd.

## **Operations:**

```
Rd.W[x] = (Rs1.W[x] < Rs2.W[x])? Rs1.W[x] : Rs2.W[x];
for RV64: x=1...0
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b [in]** unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UMAX32 (unsigned long a, unsigned long b)

UMAX32 (SIMD 32-bit Unsigned Maximum)

Type: SIMD (RV64 Only)

# Syntax:

```
UMAX32 Rd, Rs1, Rs2
```

#### Purpose:

Do 32-bit unsigned integer elements finding maximum operations simultaneously.

## **Description**:

This instruction compares the 32-bit unsigned integer elements in Rs1 with the 32-bit unsigned integer elements in Rs2 and selects the numbers that is greater than the other one. The selected results are written to Rd.

## **Operations:**

```
Rd.W[x] = (Rs1.W[x] u> Rs2.W[x])? Rs1.W[x] : Rs2.W[x];
for RV64: x=1...0
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_UMIN32 (unsigned long a, unsigned long b)

UMIN32 (SIMD 32-bit Unsigned Minimum)

Type: SIMD (RV64 Only)

#### Syntax:

```
UMIN32 Rd, Rs1, Rs2
```

# Purpose:

Do 32-bit unsigned integer elements finding minimum operations simultaneously.

# **Description**:

This instruction compares the 32-bit unsigned integer elements in Rs1 with the 32-bit unsigned integer elements in Rs2 and selects the numbers that is less than the other one. The selected results are written to Rd.

## **Operations:**

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b [in]** unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# (RV64 Only) SIMD Q15 Saturating Multiply Instructions

```
__STATIC_FORCEINLINE unsigned long __RV_KDMBB16 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_KDMBT16 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_KDMTT16 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_KDMABB16 (unsigned long t, unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_KDMABT16 (unsigned long t, unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_KDMATT16 (unsigned long t, unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_KDMATT16 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_KHMBB16 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_KHMBT16 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_KHMTT16 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_KHMTT16 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_KHMTT16 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_KHMTT16 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_KHMTT16 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_KHMTT16 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_KHMTT16 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_KHMTT16 (unsigned long a, unsigned long b)
```

#### **Functions**

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KDMBB16 (unsigned long a, unsigned long b)

KDMBB16 (SIMD Signed Saturating Double Multiply B16 x B16)

```
Type: SIMD (RV64 only)
```

#### Syntax:

```
KDMxy16 Rd, Rs1, Rs2 (xy = BB, BT, TT)
```

## Purpose:

Multiply the signed Q15 integer contents of two 16-bit data in the corresponding portion of the 32-bit chunks in registers and then double and saturate the Q31 results into the 32-bit chunks in the destination register. If saturation happens, an overflow flag OV will be set.

# **Description**:

Multiply the top or bottom 16-bit Q15 content of the 32-bit portions in Rs1 with the top or bottom 16-bit Q15 content of the 32-bit portions in Rs2. The Q30 results are then doubled and saturated into Q31 values. The Q31 values are then written into the 32-bit chunks in Rd. When both the two Q15 inputs are 0x8000, saturation will happen. The result will be saturated to 0x7FFFFFFF and the overflow flag OV will be set.

#### **Operations:**

```
// KDMBB16: (x,y,z)=(0,0,0),(2,2,1)
// KDMBT16: (x,y,z)=(0,1,0),(2,3,1)
// KDMTT16: (x,y,z)=(1,1,0),(3,3,1)
aop[z] = Rs1.H[x]; bop[z] = Rs2.H[y];
If (0x8000 != aop[z] | 0x8000 != bop[z]) {
    Mresult[z] = aop[z] * bop[z];
    resQ31[z] = Mresult[z] << 1;
} else {
    resQ31[z] = 0x7FFFFFFF;
    OV = 1;
}
Rd.W[z] = resQ31[z];
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

## \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KDMBT16 (unsigned long a, unsigned long b)

KDMBT16 (SIMD Signed Saturating Double Multiply B16 x T16)

```
Type: SIMD (RV64 only)
```

# Syntax:

```
KDMxy16 Rd, Rs1, Rs2 (xy = BB, BT, TT)
```

# Purpose :

Multiply the signed Q15 integer contents of two 16-bit data in the corresponding portion of the 32-bit chunks in registers and then double and saturate the Q31 results into the 32-bit chunks in the destination register. If saturation happens, an overflow flag OV will be set.

#### **Description**:

Multiply the top or bottom 16-bit Q15 content of the 32-bit portions in Rs1 with the top or bottom 16-bit Q15 content of the 32-bit portions in Rs2. The Q30 results are then doubled and saturated into Q31 values. The Q31 values are then written into the 32-bit chunks in Rd. When both the two Q15 inputs are 0x8000, saturation will happen. The result will be saturated to 0x7FFFFFFF and the overflow flag OV will be set.

#### **Operations:**

```
// KDMBB16: (x,y,z)=(0,0,0),(2,2,1)
// KDMBT16: (x,y,z)=(0,1,0),(2,3,1)
// KDMTT16: (x,y,z)=(1,1,0),(3,3,1)
aop[z] = Rs1.H[x]; bop[z] = Rs2.H[y];
If (0x8000 != aop[z] | 0x8000 != bop[z]) {
    Mresult[z] = aop[z] * bop[z];
    resQ31[z] = Mresult[z] << 1;
} else {
    resQ31[z] = 0x7FFFFFFF;
    OV = 1;
}
Rd.W[z] = resQ31[z];</pre>
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

## \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KDMTT16 (unsigned long a, unsigned long b)

KDMTT16 (SIMD Signed Saturating Double Multiply T16 x T16)

```
Type: SIMD (RV64 only)
```

#### Syntax:

```
KDMxy16 Rd, Rs1, Rs2 (xy = BB, BT, TT)
```

## Purpose:

Multiply the signed Q15 integer contents of two 16-bit data in the corresponding portion of the 32-bit chunks in registers and then double and saturate the Q31 results into the 32-bit chunks in the destination register. If saturation happens, an overflow flag OV will be set.

#### **Description**:

Multiply the top or bottom 16-bit Q15 content of the 32-bit portions in Rs1 with the top or bottom 16-bit Q15 content of the 32-bit portions in Rs2. The Q30 results are then doubled and saturated into Q31 values. The Q31 values are then written into the 32-bit chunks in Rd. When both the two Q15 inputs are 0x8000, saturation will happen. The result will be saturated to 0x7FFFFFFF and the overflow flag OV will be set.

#### **Operations:**

```
// KDMBB16: (x,y,z)=(0,0,0),(2,2,1)

// KDMBT16: (x,y,z)=(0,1,0),(2,3,1)

// KDMTT16: (x,y,z)=(1,1,0),(3,3,1)

aop[z] = Rs1.H[x]; bop[z] = Rs2.H[y];

If (0x8000 != aop[z] | 0x8000 != bop[z]) {

    Mresult[z] = aop[z] * bop[z];

    resQ31[z] = Mresult[z] << 1;

} else {

    resQ31[z] = 0x7FFFFFFF;

    OV = 1;

} Rd.W[z] = resQ31[z];
```

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

```
__STATIC_FORCEINLINE unsigned long __RV_KDMABB16 (unsigned long t, unsigned long a, unsigned long b)
```

KDMABB16 (SIMD Signed Saturating Double Multiply Addition B16 x B16)

```
Type: SIMD (RV64 only)
```

#### **Syntax:**

```
KDMAxy16 Rd, Rs1, Rs2 (xy = BB, BT, TT)
```

## Purpose:

Multiply the signed Q15 integer contents of two 16-bit data in the corresponding portion of the 32-bit chunks in registers and then double and saturate the Q31 results, add the results with the values of the corresponding 32-bit chunks from the destination register and write the saturated addition results back into the corresponding 32-bit chunks of the destination register. If saturation happens, an overflow flag OV will be set.

#### **Description**:

Multiply the top or bottom 16-bit Q15 content of the 32-bit portions in Rs1 with the top or bottom 16-bit Q15 content of the corresponding 32-bit portions in Rs2. The Q30 results are then doubled and saturated into Q31 values. The Q31 values are then added with the content of the corresponding 32-bit portions of Rd. If the addition results are beyond the Q31 number range (- $2^31 < 2^31 - 2^31 - 1$ ), they are saturated to the range and the OV flag is set to 1. The results after saturation are written back to Rd. When both the two Q15 inputs are 0x8000, saturation will happen and the overflow flag OV will be set.

## **Operations:**

```
// KDMABB16: (x,y,z)=(0,0,0),(2,2,1)

// KDMABT16: (x,y,z)=(0,1,0),(2,3,1)

// KDMATT16: (x,y,z)=(1,1,0),(3,3,1)

aop[z] = Rs1.H[x]; bop[z] = Rs2.H[y];

If (0x8000 != aop[z] | 0x8000 != bop[z]) {

   Mresult[z] = aop[z] * bop[z];

   resQ31[z] = Mresult[z] << 1;
```

(continues on next page)

(continued from previous page)

```
} else {
    resQ31[z] = 0x7FFFFFFF;
    OV = 1;
}
resadd[z] = Rd.W[z] + resQ31[z];
if (resadd[z] > (2^31)-1) {
    resadd[z] = (2^31)-1;
    OV = 1;
} else if (resadd[z] < -2^31) {
    resadd[z] = -2^31;
    OV = 1;
}
Rd.W[z] = resadd[z];</pre>
```

#### **Parameters**

- t [in] unsigned long type of value stored in t
- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

Returns value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KDMABT16 (unsigned long t, unsigned long a, unsigned long b)

KDMABT16 (SIMD Signed Saturating Double Multiply Addition B16 x T16)

Type: SIMD (RV64 only)

## Syntax:

```
KDMAxy16 Rd, Rs1, Rs2 (xy = BB, BT, TT)
```

## Purpose:

Multiply the signed Q15 integer contents of two 16-bit data in the corresponding portion of the 32-bit chunks in registers and then double and saturate the Q31 results, add the results with the values of the corresponding 32-bit chunks from the destination register and write the saturated addition results back into the corresponding 32-bit chunks of the destination register. If saturation happens, an overflow flag OV will be set.

#### **Description**:

Multiply the top or bottom 16-bit Q15 content of the 32-bit portions in Rs1 with the top or bottom 16-bit Q15 content of the corresponding 32-bit portions in Rs2. The Q30 results are then doubled and saturated into Q31 values. The Q31 values are then added with the content of the corresponding 32-bit portions of Rd. If the addition results are beyond the Q31 number range (- $2^31 < 2^31 - 1$ ), they are saturated to the range and the OV flag is set to 1. The results after saturation are written back to Rd. When both the two Q15 inputs are 0x8000, saturation will happen and the overflow flag OV will be set.

## **Operations:**

```
// KDMABB16: (x,y,z)=(0,0,0),(2,2,1)

// KDMABT16: (x,y,z)=(0,1,0),(2,3,1)

// KDMATT16: (x,y,z)=(1,1,0),(3,3,1) (continues on next page)
```

(continues on next page)

(continued from previous page)

```
aop[z] = Rs1.H[x]; bop[z] = Rs2.H[y];
If (0x8000 != aop[z] | 0x8000 != bop[z]) {
    Mresult[z] = aop[z] * bop[z];
    resQ31[z] = Mresult[z] << 1;
} else {
    resQ31[z] = 0x7FFFFFFF;
    OV = 1;
}
resadd[z] = Rd.W[z] + resQ31[z];
if (resadd[z] > (2^31)-1) {
    resadd[z] = (2^31)-1;
    OV = 1;
} else if (resadd[z] < -2^31) {
    resadd[z] = -2^31;
    OV = 1;
}
Rd.W[z] = resadd[z];</pre>
```

#### **Parameters**

- t [in] unsigned long type of value stored in t
- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KDMATT16 (unsigned long t, unsigned long a, unsigned long b)

KDMATT16 (SIMD Signed Saturating Double Multiply Addition T16 x T16)

Type: SIMD (RV64 only)

# Syntax:

```
KDMAxy16 Rd, Rs1, Rs2 (xy = BB, BT, TT)
```

# Purpose:

Multiply the signed Q15 integer contents of two 16-bit data in the corresponding portion of the 32-bit chunks in registers and then double and saturate the Q31 results, add the results with the values of the corresponding 32-bit chunks from the destination register and write the saturated addition results back into the corresponding 32-bit chunks of the destination register. If saturation happens, an overflow flag OV will be set.

# **Description**:

Multiply the top or bottom 16-bit Q15 content of the 32-bit portions in Rs1 with the top or bottom 16-bit Q15 content of the corresponding 32-bit portions in Rs2. The Q30 results are then doubled and saturated into Q31 values. The Q31 values are then added with the content of the corresponding 32-bit portions of Rd. If the addition results are beyond the Q31 number range ( $-2^31 <= 2^31-1$ ), they are saturated to the range and the OV flag is set to 1. The results after saturation are written back to Rd. When both the two Q15 inputs are 0x8000, saturation will happen and the overflow flag OV will be set.

#### **Operations:**

```
// KDMABB16: (x,y,z)=(0,0,0),(2,2,1)
// KDMABT16: (x,y,z)=(0,1,0),(2,3,1)
// KDMATT16: (x,y,z)=(1,1,0),(3,3,1)
aop[z] = Rs1.H[x]; bop[z] = Rs2.H[y];
If (0x8000 != aop[z] | 0x8000 != bop[z]) {
 Mresult[z] = aop[z] * bop[z];
 resQ31[z] = Mresult[z] << 1;
} else {
 resQ31[z] = 0x7FFFFFF;
 OV = 1;
resadd[z] = Rd.W[z] + resQ31[z];
if (resadd[z] > (2^31)-1) {
 resadd[z] = (2^31)-1;
 OV = 1;
} else if (resadd[z] < -2^31) {
 resadd[z] = -2^31;
 OV = 1:
Rd.W[z] = resadd[z];
```

#### **Parameters**

- t [in] unsigned long type of value stored in t
- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

## \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KHMBB16 (unsigned long a, unsigned long b)

KHMBB16 (SIMD Signed Saturating Half Multiply B16 x B16)

```
Type: SIMD (RV64 Only)
```

#### Syntax:

```
KHMxy16 Rd, Rs1, Rs2 (xy = BB, BT, TT)
```

# Purpose:

Multiply the signed Q15 integer contents of two 16-bit data in the corresponding portion of the 32-bit chunks in registers and then right-shift 15 bits to turn the Q30 results into Q15 numbers again and saturate the Q15 results into the destination register. If saturation happens, an overflow flag OV will be set.

#### **Description**:

Multiply the top or bottom 16-bit Q15 content of the 32-bit portions in Rs1 with the top or bottom 16-bit Q15 content of the 32-bit portion in Rs2. The Q30 results are then right-shifted 15- bits and saturated into Q15 values. The 32-bit Q15 values are then written into the 32-bit chunks in Rd. When both the two Q15 inputs are 0x8000, saturation will happen. The result will be saturated to 0x7FFF and the overflow flag OV will be set.

# **Operations:**

```
// KHMBB16: (x,y,z)=(0,0,0),(2,2,1)
// KHMBT16: (x,y,z)=(0,1,0),(2,3,1)
// KHMTT16: (x,y,z)=(1,1,0),(3,3,1)
aop = Rs1.H[x]; bop = Rs2.H[y];
If (0x8000 != aop | 0x8000 != bop) {
    Mresult[31:0] = aop * bop;
    res[15:0] = Mresult[30:15];
} else {
    res[15:0] = 0x7FFF;
    OV = 1;
}
Rd.W[z] = SE32(res[15:0]);
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KHMBT16 (unsigned long a, unsigned long b)

KHMBT16 (SIMD Signed Saturating Half Multiply B16 x T16)

```
Type: SIMD (RV64 Only)
```

Syntax:

```
KHMxy16 Rd, Rs1, Rs2 (xy = BB, BT, TT)
```

#### Purpose:

Multiply the signed Q15 integer contents of two 16-bit data in the corresponding portion of the 32-bit chunks in registers and then right-shift 15 bits to turn the Q30 results into Q15 numbers again and saturate the Q15 results into the destination register. If saturation happens, an overflow flag OV will be set.

# **Description**:

Multiply the top or bottom 16-bit Q15 content of the 32-bit portions in Rs1 with the top or bottom 16-bit Q15 content of the 32-bit portion in Rs2. The Q30 results are then right-shifted 15- bits and saturated into Q15 values. The 32-bit Q15 values are then written into the 32-bit chunks in Rd. When both the two Q15 inputs are 0x8000, saturation will happen. The result will be saturated to 0x7FFF and the overflow flag OV will be set.

# **Operations:**

```
// KHMBB16: (x,y,z)=(0,0,0),(2,2,1)
// KHMBT16: (x,y,z)=(0,1,0),(2,3,1)
// KHMTT16: (x,y,z)=(1,1,0),(3,3,1)
aop = Rs1.H[x]; bop = Rs2.H[y];
If (0x8000 != aop | 0x8000 != bop) {
    Mresult[31:0] = aop * bop;
    res[15:0] = Mresult[30:15];
} else {
    res[15:0] = 0x7FFF;
    OV = 1;
```

(continues on next page)

(continued from previous page)

```
}
Rd.W[z] = SE32(res[15:0]);
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

## \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_KHMTT16 (unsigned long a, unsigned long b)

KHMTT16 (SIMD Signed Saturating Half Multiply T16 x T16)

Type: SIMD (RV64 Only)

## Syntax:

```
KHMxy16 Rd, Rs1, Rs2 (xy = BB, BT, TT)
```

#### Purpose:

Multiply the signed Q15 integer contents of two 16-bit data in the corresponding portion of the 32-bit chunks in registers and then right-shift 15 bits to turn the Q30 results into Q15 numbers again and saturate the Q15 results into the destination register. If saturation happens, an overflow flag OV will be set.

## **Description**:

Multiply the top or bottom 16-bit Q15 content of the 32-bit portions in Rs1 with the top or bottom 16-bit Q15 content of the 32-bit portion in Rs2. The Q30 results are then right-shifted 15- bits and saturated into Q15 values. The 32-bit Q15 values are then written into the 32-bit chunks in Rd. When both the two Q15 inputs are 0x8000, saturation will happen. The result will be saturated to 0x7FFF and the overflow flag OV will be set.

# **Operations:**

```
// KHMBB16: (x,y,z)=(0,0,0),(2,2,1)
// KHMBT16: (x,y,z)=(0,1,0),(2,3,1)
// KHMTT16: (x,y,z)=(1,1,0),(3,3,1)
aop = Rs1.H[x]; bop = Rs2.H[y];
If (0x8000 != aop | 0x8000 != bop) {
    Mresult[31:0] = aop * bop;
    res[15:0] = Mresult[30:15];
} else {
    res[15:0] = 0x7FFF;
    OV = 1;
}
Rd.W[z] = SE32(res[15:0]);
```

## **Parameters**

- a [in] unsigned long type of value stored in a
- $\mathbf{b} [\mathbf{in}]$  unsigned long type of value stored in  $\mathbf{b}$

**Returns** value stored in unsigned long type

# (RV64 Only) 32-bit Multiply Instructions

```
__STATIC_FORCEINLINE long __RV_SMBB32 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE long __RV_SMBT32 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE long __RV_SMTT32 (unsigned long a, unsigned long b)

group NMSIS_Core_DSP_Intrinsic_RV64_32B_MULT

(RV64 Only) 32-bit Multiply Instructions
there is 3 RV64 Only) 32-bit Multiply Instructions
```

#### **Functions**

```
__STATIC_FORCEINLINE long __RV_SMBB32 (unsigned long a, unsigned long b)
```

SMBB32 (Signed Multiply Bottom Word & Bottom Word)

Type: DSP (RV64 Only)

#### Syntax:

```
SMBB32 Rd, Rs1, Rs2
SMBT32 Rd, Rs1, Rs2
SMTT32 Rd, Rs1, Rs2
```

# Purpose:

Multiply the signed 32-bit element of a register with the signed 32-bit element of another register and write the 64-bit result to a third register.

- SMBB32: bottom\*bottom
- SMBT32: bottom\*top
- SMTT32: top\*top

# **Description**:

For the SMBB32 instruction, it multiplies the bottom 32-bit element of Rs1 with the bottom 32-bit element of Rs2. It is actually an alias of MULSR64 instruction. For the SMBT32 instruction, it multiplies the bottom 32-bit element of Rs1 with the top 32-bit element of Rs2. For the SMTT32 instruction, it multiplies the top 32-bit element of Rs1 with the top 32-bit element of Rs2. The 64-bit multiplication result is written to Rd. The 32-bit contents of Rs1 and Rs2 are treated as signed integers.

# **Operations:**

```
res = Rs1.W[0] * Rs2.W[0]; // SMBB32 res = Rs1.W[0] * Rs2.w[1]; // SMBT32 res = 

→Rs1.W[1] * Rs2.W[1]; // SMTT32 Rd = res;
```

# **Parameters**

• a – [in] unsigned long type of value stored in a

• **b** – [in] unsigned long type of value stored in b

**Returns** value stored in long type

# \_\_STATIC\_FORCEINLINE long \_\_RV\_SMBT32 (unsigned long a, unsigned long b)

SMBT32 (Signed Multiply Bottom Word & Top Word)

Type: DSP (RV64 Only)

# Syntax:

```
SMBB32 Rd, Rs1, Rs2
SMBT32 Rd, Rs1, Rs2
SMTT32 Rd, Rs1, Rs2
```

#### Purpose:

Multiply the signed 32-bit element of a register with the signed 32-bit element of another register and write the 64-bit result to a third register.

- SMBB32: bottom\*bottom
- SMBT32: bottom\*top
- SMTT32: top\*top

# **Description**:

For the SMBB32 instruction, it multiplies the bottom 32-bit element of Rs1 with the bottom 32-bit element of Rs2. It is actually an alias of MULSR64 instruction. For the SMBT32 instruction, it multiplies the bottom 32-bit element of Rs1 with the top 32-bit element of Rs2. For the SMTT32 instruction, it multiplies the top 32-bit element of Rs1 with the top 32-bit element of Rs2. The 64-bit multiplication result is written to Rd. The 32-bit contents of Rs1 and Rs2 are treated as signed integers.

## **Operations:**

```
res = Rs1.W[0] * Rs2.W[0]; // SMBB32 res = Rs1.W[0] * Rs2.w[1]; // SMBT32 res = 

→Rs1.W[1] * Rs2.W[1];

// SMTT32 Rd = res;
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in long type

## \_\_STATIC\_FORCEINLINE long \_\_RV\_SMTT32 (unsigned long a, unsigned long b)

SMTT32 (Signed Multiply Top Word & Top Word)

Type: DSP (RV64 Only)

# Syntax:

```
SMBB32 Rd, Rs1, Rs2
SMBT32 Rd, Rs1, Rs2
SMTT32 Rd, Rs1, Rs2
```

# Purpose:

Multiply the signed 32-bit element of a register with the signed 32-bit element of another register and write the 64-bit result to a third register.

- SMBB32: bottom\*bottom
- SMBT32: bottom\*top
- SMTT32: top\*top

# **Description**:

For the SMBB32 instruction, it multiplies the bottom 32-bit element of Rs1 with the bottom 32-bit element of Rs2. It is actually an alias of MULSR64 instruction. For the SMBT32 instruction, it multiplies the bottom 32-bit element of Rs1 with the top 32-bit element of Rs2. For the SMTT32 instruction, it multiplies the top 32-bit element of Rs1 with the top 32-bit element of Rs2. The 64-bit multiplication result is written to Rd. The 32-bit contents of Rs1 and Rs2 are treated as signed integers.

# **Operations:**

```
res = Rs1.W[0] * Rs2.W[0]; // SMBB32 res = Rs1.W[0] * Rs2.w[1]; // SMBT32 res = Rs1.W[1] * Rs2.W[1]; // SMTT32 Rd = res;
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

Returns value stored in long type

# (RV64 Only) 32-bit Multiply & Add Instructions

```
__STATIC_FORCEINLINE long __RV_KMABB32 (long t, unsigned long a, unsigned long b)

__STATIC_FORCEINLINE long __RV_KMABT32 (long t, unsigned long a, unsigned long b)

__STATIC_FORCEINLINE long __RV_KMATT32 (long t, unsigned long a, unsigned long b)

group NMSIS_Core_DSP_Intrinsic_RV64_32B_MULT_ADD

(RV64 Only) 32-bit Multiply & Add Instructions

there are 3 (RV64 Only) 32-bit Multiply & Add Instructions
```

## **Functions**

```
__STATIC_FORCEINLINE long __RV_KMABB32 (long t, unsigned long a, unsigned long b)
```

KMABB32 (Saturating Signed Multiply Bottom Words & Add)

```
Type: DSP (RV64 Only)
```

#### Syntax:

```
KMABB32 Rd, Rs1, Rs2
KMABT32 Rd, Rs1, Rs2
KMATT32 Rd, Rs1, Rs2
```

#### Purpose:

Multiply the signed 32-bit element in a register with the 32-bit element in another register and add the result to the content of 64-bit data in the third register. The addition result may be saturated and is written to the third register.

```
• KMABB32: rd + bottom*bottom
```

- KMABT32: rd + bottom\*top
- KMATT32: rd + top\*top

# **Description**:

For the KMABB32 instruction, it multiplies the bottom 32-bit element in Rs1 with the bottom 32-bit element in Rs2. For the KMABT32 instruction, it multiplies the bottom 32-bit element in Rs1 with the top 32-bit element in Rs2. For the KMATT32 instruction, it multiplies the top 32-bit element in Rs1 with the top 32-bit element in Rs2. The multiplication result is added to the content of 64-bit data in Rd. If the addition result is beyond the Q63 number range ( $-2^63 \le Q63 \le 2^63-1$ ), it is saturated to the range and the OV bit is set to 1. The result after saturation is written to Rd. The 32-bit contents of Rs1 and Rs2 are treated as signed integers.

## **Operations:**

```
res = Rd + (Rs1.W[0] * Rs2.W[0]); // KMABB32
res = Rd + (Rs1.W[0] * Rs2.W[1]); // KMABT32
res = Rd + (Rs1.W[1] * Rs2.W[1]); // KMATT32
if (res > (2^63)-1) {
    res = (2^63)-1;
    OV = 1;
} else if (res < -2^63) {
    res = -2^63;
    OV = 1;
}
Rd = res;
*Exceptions:* None</pre>
```

# **Parameters**

- t [in] long type of value stored in t
- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in long type

# \_\_STATIC\_FORCEINLINE long \_\_RV\_KMABT32 (long t, unsigned long a, unsigned long b)

KMABT32 (Saturating Signed Multiply Bottom & Top Words & Add)

```
Type: DSP (RV64 Only)
```

#### Syntax:

```
KMABB32 Rd, Rs1, Rs2
KMABT32 Rd, Rs1, Rs2
KMATT32 Rd, Rs1, Rs2
```

## Purpose:

Multiply the signed 32-bit element in a register with the 32-bit element in another register and add the result to the content of 64-bit data in the third register. The addition result may be saturated and is written to the third register.

- KMABB32: rd + bottom\*bottom
- KMABT32: rd + bottom\*top
- KMATT32: rd + top\*top

#### **Description**:

For the KMABB32 instruction, it multiplies the bottom 32-bit element in Rs1 with the bottom 32-bit element in Rs2. For the KMABT32 instruction, it multiplies the bottom 32-bit element in Rs1 with the top 32-bit element in Rs2. For the KMATT32 instruction, it multiplies the top 32-bit element in Rs1 with the top 32-bit element in Rs2. The multiplication result is added to the content of 64-bit data in Rd. If the addition result is beyond the Q63 number range ( $-2^63 \le Q63 \le 2^63-1$ ), it is saturated to the range and the OV bit is set to 1. The result after saturation is written to Rd. The 32-bit contents of Rs1 and Rs2 are treated as signed integers.

## **Operations:**

```
res = Rd + (Rs1.W[0] * Rs2.W[0]); // KMABB32
res = Rd + (Rs1.W[0] * Rs2.W[1]); // KMABT32
res = Rd + (Rs1.W[1] * Rs2.W[1]); // KMATT32
if (res > (2^63)-1) {
    res = (2^63)-1;
    OV = 1;
} else if (res < -2^63) {
    res = -2^63;
    OV = 1;
}
Rd = res;
*Exceptions:* None</pre>
```

#### **Parameters**

- t [in] long type of value stored in t
- a [in] unsigned long type of value stored in a
- **b [in]** unsigned long type of value stored in b

Returns value stored in long type

# \_\_STATIC\_FORCEINLINE long \_\_RV\_KMATT32 (long t, unsigned long a, unsigned long b)

KMATT32 (Saturating Signed Multiply Top Words & Add)

```
Type: DSP (RV64 Only)
```

#### Syntax:

```
KMABB32 Rd, Rs1, Rs2
KMABT32 Rd, Rs1, Rs2
KMATT32 Rd, Rs1, Rs2
```

# Purpose:

Multiply the signed 32-bit element in a register with the 32-bit element in another register and add the result to the content of 64-bit data in the third register. The addition result may be saturated and is written to the third register.

- KMABB32: rd + bottom\*bottom
- KMABT32: rd + bottom\*top
- KMATT32: rd + top\*top

#### **Description**:

For the KMABB32 instruction, it multiplies the bottom 32-bit element in Rs1 with the bottom 32-bit element in Rs2. For the KMABT32 instruction, it multiplies the bottom 32-bit element in Rs1 with the top 32-bit element in Rs2. For the KMATT32 instruction, it multiplies the top 32-bit element in Rs1 with the top 32-bit element in Rs2. The multiplication result is added to the content of 64-bit data in Rd. If the addition result is beyond the Q63 number range ( $-2^63 \le Q63 \le 2^63$ -1), it is saturated to the range and the OV bit is set to 1. The result after saturation is written to Rd. The 32-bit contents of Rs1 and Rs2 are treated as signed integers.

## **Operations:**

```
res = Rd + (Rs1.W[0] * Rs2.W[0]); // KMABB32
res = Rd + (Rs1.W[0] * Rs2.W[1]); // KMABT32
res = Rd + (Rs1.W[1] * Rs2.W[1]); // KMATT32
if (res > (2^63)-1) {
    res = (2^63)-1;
    OV = 1;
} else if (res < -2^63) {
    res = -2^63;
    OV = 1;
}
Rd = res;
*Exceptions:* None</pre>
```

#### **Parameters**

- t [in] long type of value stored in t
- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

Returns value stored in long type

# (RV64 Only) 32-bit Parallel Multiply & Add Instructions

```
__STATIC_FORCEINLINE long __RV_KMADA32 (long t, unsigned long a, unsigned long b)
__STATIC_FORCEINLINE long __RV_KMAXDA32 (long t, unsigned long a, unsigned long b)
__STATIC_FORCEINLINE long __RV_KMDA32 (unsigned long a, unsigned long b)
__STATIC_FORCEINLINE long __RV_KMXDA32 (unsigned long a, unsigned long b)
__STATIC_FORCEINLINE long __RV_KMADS32 (long t, unsigned long a, unsigned long b)
__STATIC_FORCEINLINE long __RV_KMADRS32 (long t, unsigned long a, unsigned long b)
__STATIC_FORCEINLINE long __RV_KMAXDS32 (long t, unsigned long a, unsigned long b)
__STATIC_FORCEINLINE long __RV_KMSDA32 (long t, unsigned long a, unsigned long b)
__STATIC_FORCEINLINE long __RV_KMSXDA32 (long t, unsigned long a, unsigned long b)
__STATIC_FORCEINLINE long __RV_SMDS32 (unsigned long a, unsigned long b)
__STATIC_FORCEINLINE long __RV_SMDRS32 (unsigned long a, unsigned long b)
__STATIC_FORCEINLINE long __RV_SMXDS32 (unsigned long a, unsigned long b)
group NMSIS_Core_DSP_Intrinsic_RV64_32B_PARALLEL_MAC
    (RV64 Only) 32-bit Parallel Multiply & Add Instructions
    there are 12 (RV64 Only) 32-bit Parallel Multiply & Add Instructions
```

# **Functions**

\_\_STATIC\_FORCEINLINE long \_\_RV\_KMADA32 (long t, unsigned long a, unsigned long b)

KMADA32 (Saturating Signed Multiply Two Words and Two Adds)

Type: DSP (RV64 Only)

# Syntax:

KMADA32 Rd, Rs1, Rs2 KMAXDA32 Rd, Rs1, Rs2

# Purpose:

Do two signed 32-bit multiplications from 32-bit data in two registers; and then adds the two 64-bit results and 64-bit data in a third register together. The addition result may be saturated.

- KMADA32: rd + top\*top + bottom\*bottom
- KMAXDA32: rd + top\*bottom + bottom\*top

# **Description**:

For the KMADA32 instruction, it multiplies the bottom 32-bit element in Rs1 with the bottom 32-bit element in Rs2 and then adds the result to the result of multiplying the top 32-bit element in Rs1 with the top 32-bit element in Rs2. It is actually an alias of the KMAR64 instruction. For the KMAXDA32 instruction, it multiplies the top 32-bit element in Rs1 with the bottom 32-bit element in Rs2 and then adds the result to the result of multiplying the bottom 32-bit element in Rs1 with the top 32-bit element in Rs2. The result is added to the content of 64-bit data in Rd. If the addition result is beyond the Q63 number range (- $2^63 < Q63 <$ 

#### **Operations:**

```
res = Rd + (Rs1.W[1] * Rs2.w[1]) + (Rs1.W[0] * Rs2.W[0]); // KMADA32
res = Rd + (Rs1.W[1] * Rs2.W[0]) + (Rs1.W[0] * Rs2.W[1]); // KMAXDA32
if (res > (2^63)-1) {
   res = (2^63)-1;
   OV = 1;
} else if (res < -2^63) {
   res = -2^63;
   OV = 1;
} Rd = res;</pre>
```

#### **Parameters**

- t [in] long type of value stored in t
- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in long type

# \_\_STATIC\_FORCEINLINE long \_\_RV\_KMAXDA32 (long t, unsigned long a, unsigned long b)

KMAXDA32 (Saturating Signed Crossed Multiply Two Words and Two Adds)

**Type**: DSP (RV64 Only)

# Syntax:

```
KMADA32 Rd, Rs1, Rs2
KMAXDA32 Rd, Rs1, Rs2
```

#### Purpose:

Do two signed 32-bit multiplications from 32-bit data in two registers; and then adds the two 64-bit results and 64-bit data in a third register together. The addition result may be saturated.

- KMADA32: rd + top\*top + bottom\*bottom
- KMAXDA32: rd + top\*bottom + bottom\*top

#### **Description**:

For the KMADA32 instruction, it multiplies the bottom 32-bit element in Rs1 with the bottom 32- bit element in Rs2 and then adds the result to the result of multiplying the top 32-bit element in Rs1 with the top 32-bit

element in Rs2. It is actually an alias of the KMAR64 instruction. For the KMAXDA32 instruction, it multiplies the top 32-bit element in Rs1 with the bottom 32-bit element in Rs2 and then adds the result to the result of multiplying the bottom 32-bit element in Rs1 with the top 32-bit element in Rs2. The result is added to the content of 64-bit data in Rd. If the addition result is beyond the Q63 number range ( $-2^63 \le 2^63-1$ ), it is saturated to the range and the OV bit is set to 1. The 64-bit result is written to Rd. The 32-bit contents of Rs1 and Rs2 are treated as signed integers.

# **Operations:**

```
res = Rd + (Rs1.W[1] * Rs2.w[1]) + (Rs1.W[0] * Rs2.W[0]); // KMADA32
res = Rd + (Rs1.W[1] * Rs2.W[0]) + (Rs1.W[0] * Rs2.W[1]); // KMAXDA32
if (res > (2^63)-1) {
   res = (2^63)-1;
   OV = 1;
} else if (res < -2^63) {
   res = -2^63;
   OV = 1;
}
Rd = res;</pre>
```

#### **Parameters**

- t [in] long type of value stored in t
- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in long type

# 

KMDA32 (Signed Multiply Two Words and Add)

Type: DSP (RV64 Only)

## Syntax:

```
KMDA32 Rd, Rs1, Rs2
KMXDA32 Rd, Rs1, Rs2
```

#### Purpose:

Do two signed 32-bit multiplications from the 32-bit element of two registers; and then adds the two 64-bit results together. The addition result may be saturated.

- KMDA32: top\*top + bottom\*bottom
- KMXDA32: top\*bottom + bottom\*top

#### **Description**:

For the KMDA32 instruction, it multiplies the bottom 32-bit element of Rs1 with the bottom 32-bit element of Rs2 and then adds the result to the result of multiplying the top 32-bit element of Rs1 with the top 32-bit element of Rs2. For the KMXDA32 instruction, it multiplies the bottom 32-bit element of Rs1 with the top 32-bit element of Rs2 and then adds the result to the result of multiplying the top 32-bit element of Rs1 with the bottom 32-bit element of Rs2. The addition result is checked for saturation. If saturation happens, the result is saturated to 2^63-1. The final result is written to Rd. The 32-bit contents are treated as signed integers.

## **Operations:**

```
if ((Rs1 != 0x8000000080000000) or (Rs2 != 0x8000000080000000)) {
  Rd = (Rs1.W[1] * Rs2.W[1]) + (Rs1.W[0] * Rs2.W[0]); // KMDA32
  Rd = (Rs1.W[1] * Rs2.W[0]) + (Rs1.W[0] * Rs2.W[1]); // KMXDA32
} else {
  Rd = 0x7fffffffffffffff;
  OV = 1;
}
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

Returns value stored in long type

```
__STATIC_FORCEINLINE long __RV_KMXDA32 (unsigned long a, unsigned long b)
```

KMXDA32 (Signed Crossed Multiply Two Words and Add)

```
Type: DSP (RV64 Only)
```

# Syntax:

```
KMDA32 Rd, Rs1, Rs2
KMXDA32 Rd, Rs1, Rs2
```

# Purpose:

Do two signed 32-bit multiplications from the 32-bit element of two registers; and then adds the two 64-bit results together. The addition result may be saturated.

- KMDA32: top\*top + bottom\*bottom
- KMXDA32: top\*bottom + bottom\*top

# **Description:**

For the KMDA32 instruction, it multiplies the bottom 32-bit element of Rs1 with the bottom 32-bit element of Rs2 and then adds the result to the result of multiplying the top 32-bit element of Rs1 with the top 32-bit element of Rs2. For the KMXDA32 instruction, it multiplies the bottom 32-bit element of Rs1 with the top 32-bit element of Rs2 and then adds the result to the result of multiplying the top 32-bit element of Rs1 with the bottom 32-bit element of Rs2. The addition result is checked for saturation. If saturation happens, the result is saturated to 2^63-1. The final result is written to Rd. The 32-bit contents are treated as signed integers.

# **Operations:**

```
if ((Rs1 != 0x8000000080000000) or (Rs2 != 0x8000000080000000)) {
   Rd = (Rs1.W[1] * Rs2.W[1]) + (Rs1.W[0] * Rs2.W[0]); // KMDA32
   Rd = (Rs1.W[1] * Rs2.W[0]) + (Rs1.W[0] * Rs2.W[1]); // KMXDA32
} else {
   Rd = 0x7ffffffffffffff;
   OV = 1;
}
```

#### **Parameters**

• a – [in] unsigned long type of value stored in a

• **b** – [in] unsigned long type of value stored in b

**Returns** value stored in long type

```
__STATIC_FORCEINLINE long __RV_KMADS32 (long t, unsigned long a, unsigned long b)
```

KMADS32 (Saturating Signed Multiply Two Words & Subtract & Add)

```
Type: DSP (RV64 Only)
```

## Syntax:

```
KMADS32 Rd, Rs1, Rs2
KMADRS32 Rd, Rs1, Rs2
KMAXDS32 Rd, Rs1, Rs2
```

#### Purpose:

Do two signed 32-bit multiplications from 32-bit elements in two registers; and then perform a subtraction operation between the two 64-bit results. Then add the subtraction result to 64-bit data in a third register. The addition result may be saturated.

- KMADS32: rd + (top\*top bottom\*bottom)
- KMADRS32: rd + (bottom\*bottom top\*top)
- KMAXDS32: rd + (top\*bottom bottom\*top)

# **Description**:

For the KMADS32 instruction, it multiplies the bottom 32-bit element in Rs1 with the bottom 32-bit element in Rs2 and then subtracts the result from the result of multiplying the top 32-bit element in Rs1 with the top 32-bit element in Rs2. For the KMADRS32 instruction, it multiplies the top 32-bit element in Rs1 with the top 32-bit element in Rs2 and then subtracts the result from the result of multiplying the bottom 32-bit element in Rs1 with the bottom 32-bit element in Rs2. For the KMAXDS32 instruction, it multiplies the bottom 32-bit element in Rs1 with the top 32-bit element in Rs2 and then subtracts the result from the result of multiplying the top 32-bit element in Rs1 with the bottom 32-bit element in Rs2. The subtraction result is then added to the content of 64-bit data in Rd. If the addition result is beyond the Q63 number range  $(-2^63 \le 2^63 \le$ 

a. The 64-bit result after saturation is written to Rd. The 32-bit contents of Rs1 and Rs2 are treated as signed integers.

#### **Operations:**

```
res = Rd + (Rs1.W[1] * Rs2.W[1]) - (Rs1.W[0] * Rs2.W[0]); // KMADS32
res = Rd + (Rs1.W[0] * Rs2.W[0]) - (Rs1.W[1] * Rs2.W[1]); // KMADRS32
res = Rd + (Rs1.W[1] * Rs2.W[0]) - (Rs1.W[0] * Rs2.W[1]); // KMAXDS32
if (res > (2^63)-1) {
   res = (2^63)-1;
   OV = 1;
} else if (res < -2^63) {
   res = -2^63;
   OV = 1;
} Rd = res;</pre>
```

#### **Parameters**

• t – [in] long type of value stored in t

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in long type

```
__STATIC_FORCEINLINE long __RV_KMADRS32 (long t, unsigned long a, unsigned long b)
```

KMADRS32 (Saturating Signed Multiply Two Words & Reverse Subtract & Add)

```
Type: DSP (RV64 Only)
```

#### Syntax:

```
KMADS32 Rd, Rs1, Rs2
KMADRS32 Rd, Rs1, Rs2
KMAXDS32 Rd, Rs1, Rs2
```

# Purpose:

Do two signed 32-bit multiplications from 32-bit elements in two registers; and then perform a subtraction operation between the two 64-bit results. Then add the subtraction result to 64-bit data in a third register. The addition result may be saturated.

- KMADS32: rd + (top\*top bottom\*bottom)
- KMADRS32: rd + (bottom\*bottom top\*top)
- KMAXDS32: rd + (top\*bottom bottom\*top)

#### **Description**:

For the KMADS32 instruction, it multiplies the bottom 32-bit element in Rs1 with the bottom 32-bit element in Rs2 and then subtracts the result from the result of multiplying the top 32-bit element in Rs1 with the top 32-bit element in Rs2. For the KMADRS32 instruction, it multiplies the top 32-bit element in Rs1 with the top 32-bit element in Rs2 and then subtracts the result from the result of multiplying the bottom 32-bit element in Rs1 with the bottom 32-bit element in Rs2. For the KMAXDS32 instruction, it multiplies the bottom 32-bit element in Rs1 with the top 32-bit element in Rs2 and then subtracts the result from the result of multiplying the top 32-bit element in Rs1 with the bottom 32-bit element in Rs2. The subtraction result is then added to the content of 64-bit data in Rd. If the addition result is beyond the Q63 number range  $(-2^63 \le 2^63 \le$ 

a. The 64-bit result after saturation is written to Rd. The 32-bit contents of Rs1 and Rs2 are treated as signed integers.

# **Operations:**

```
res = Rd + (Rs1.W[1] * Rs2.W[1]) - (Rs1.W[0] * Rs2.W[0]); // KMADS32
res = Rd + (Rs1.W[0] * Rs2.W[0]) - (Rs1.W[1] * Rs2.W[1]); // KMADRS32
res = Rd + (Rs1.W[1] * Rs2.W[0]) - (Rs1.W[0] * Rs2.W[1]); // KMAXDS32
if (res > (2^63)-1) {
    res = (2^63)-1;
    OV = 1;
} else if (res < -2^63) {
    res = -2^63;
    OV = 1;
}
Rd = res;</pre>
```

#### **Parameters**

- t [in] long type of value stored in t
- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in long type

```
__STATIC_FORCEINLINE long __RV_KMAXDS32 (long t, unsigned long a, unsigned long b)
```

KMAXDS32 (Saturating Signed Crossed Multiply Two Words & Subtract & Add)

```
Type: DSP (RV64 Only)
```

#### Syntax:

```
KMADS32 Rd, Rs1, Rs2
KMADRS32 Rd, Rs1, Rs2
KMAXDS32 Rd, Rs1, Rs2
```

## Purpose:

Do two signed 32-bit multiplications from 32-bit elements in two registers; and then perform a subtraction operation between the two 64-bit results. Then add the subtraction result to 64-bit data in a third register. The addition result may be saturated.

- KMADS32: rd + (top\*top bottom\*bottom)
- KMADRS32: rd + (bottom\*bottom top\*top)
- KMAXDS32: rd + (top\*bottom bottom\*top)

#### **Description**:

For the KMADS32 instruction, it multiplies the bottom 32-bit element in Rs1 with the bottom 32-bit element in Rs2 and then subtracts the result from the result of multiplying the top 32-bit element in Rs1 with the top 32-bit element in Rs2. For the KMADRS32 instruction, it multiplies the top 32-bit element in Rs1 with the top 32-bit element in Rs2 and then subtracts the result from the result of multiplying the bottom 32-bit element in Rs1 with the bottom 32-bit element in Rs2. For the KMAXDS32 instruction, it multiplies the bottom 32-bit element in Rs1 with the top 32-bit element in Rs2 and then subtracts the result from the result of multiplying the top 32-bit element in Rs1 with the bottom 32-bit element in Rs2. The subtraction result is then added to the content of 64-bit data in Rd. If the addition result is beyond the Q63 number range  $(-2^63 \le 2^63 \le 2^63 \le 1)$ , it is saturated to the range and the OV bit is set to

a. The 64-bit result after saturation is written to Rd. The 32-bit contents of Rs1 and Rs2 are treated as signed integers.

# **Operations:**

```
res = Rd + (Rs1.W[1] * Rs2.W[1]) - (Rs1.W[0] * Rs2.W[0]); // KMADS32
res = Rd + (Rs1.W[0] * Rs2.W[0]) - (Rs1.W[1] * Rs2.W[1]); // KMADRS32
res = Rd + (Rs1.W[1] * Rs2.W[0]) - (Rs1.W[0] * Rs2.W[1]); // KMAXDS32
if (res > (2^63)-1) {
   res = (2^63)-1;
   OV = 1;
} else if (res < -2^63) {
   res = -2^63;
   OV = 1;
}
Rd = res;</pre>
```

#### **Parameters**

- t [in] long type of value stored in t
- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in long type

# \_\_STATIC\_FORCEINLINE long \_\_RV\_KMSDA32 (long t, unsigned long a, unsigned long b)

KMSDA32 (Saturating Signed Multiply Two Words & Add & Subtract)

Type: DSP (RV64 Only)

#### Syntax:

```
KMSDA32 Rd, Rs1, Rs2
KMSXDA32 Rd, Rs1, Rs2
```

## Purpose:

Do two signed 32-bit multiplications from the 32-bit element of two registers; and then subtracts the two 64-bit results from a third register. The subtraction result may be saturated.

- KMSDA: rd top\*top bottom\*bottom
- KMSXDA: rd top\*bottom bottom\*top

## **Description**:

For the KMSDA32 instruction, it multiplies the bottom 32-bit element of Rs1 with the bottom 32-bit element of Rs2 and multiplies the top 32-bit element of Rs1 with the top 32-bit element of Rs2. For the KMSXDA32 instruction, it multiplies the bottom 32-bit element of Rs1 with the top 32-bit element of Rs2 and multiplies the top 32-bit element of Rs1 with the bottom 32-bit element of Rs2. The two 64-bit multiplication results are then subtracted from the content of Rd. If the subtraction result is beyond the Q63 number range (- $2^63 < 2^63 < 2^63 < 1$ ), it is saturated to the range and the OV bit is set to 1. The result after saturation is written to Rd. The 32-bit contents are treated as signed integers.

# **Operations**:

```
res = Rd - (Rs1.W[1] * Rs2.W[1]) - (Rs1.W[0] * Rs2.W[0]); // KMSDA32
res = Rd - (Rs1.W[1] * Rs2.W[0]) - (Rs1.W[0] * Rs2.W[1]); // KMSXDA32
if (res > (2^63)-1) {
  res = (2^63)-1;
  OV = 1;
} else if (res < -2^63) {
  res = -2^63;
  OV = 1;
} Rd = res;</pre>
```

# **Parameters**

- t [in] long type of value stored in t
- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in long type

# \_\_STATIC\_FORCEINLINE long \_\_RV\_KMSXDA32 (long t, unsigned long a, unsigned long b)

KMSXDA32 (Saturating Signed Crossed Multiply Two Words & Add & Subtract)

```
Type: DSP (RV64 Only)
```

#### Syntax:

```
KMSDA32 Rd, Rs1, Rs2
KMSXDA32 Rd, Rs1, Rs2
```

## Purpose:

Do two signed 32-bit multiplications from the 32-bit element of two registers; and then subtracts the two 64-bit results from a third register. The subtraction result may be saturated.

- KMSDA: rd top\*top bottom\*bottom
- KMSXDA: rd top\*bottom bottom\*top

## **Description**:

For the KMSDA32 instruction, it multiplies the bottom 32-bit element of Rs1 with the bottom 32-bit element of Rs2 and multiplies the top 32-bit element of Rs1 with the top 32-bit element of Rs2. For the KMSXDA32 instruction, it multiplies the bottom 32-bit element of Rs1 with the top 32-bit element of Rs2 and multiplies the top 32-bit element of Rs1 with the bottom 32-bit element of Rs2. The two 64-bit multiplication results are then subtracted from the content of Rd. If the subtraction result is beyond the Q63 number range (- $2^63 < 2^63 < 2^63 < 1$ ), it is saturated to the range and the OV bit is set to 1. The result after saturation is written to Rd. The 32-bit contents are treated as signed integers.

#### **Operations:**

```
res = Rd - (Rs1.W[1] * Rs2.W[1]) - (Rs1.W[0] * Rs2.W[0]); // KMSDA32
res = Rd - (Rs1.W[1] * Rs2.W[0]) - (Rs1.W[0] * Rs2.W[1]); // KMSXDA32
if (res > (2^63)-1) {
   res = (2^63)-1;
   OV = 1;
} else if (res < -2^63) {
   res = -2^63;
   OV = 1;
}
Rd = res;</pre>
```

#### **Parameters**

- t [in] long type of value stored in t
- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in long type

# \_\_STATIC\_FORCEINLINE long \_\_RV\_SMDS32 (unsigned long a, unsigned long b)

SMDS32 (Signed Multiply Two Words and Subtract)

```
Type: DSP (RV64 Only)
```

Syntax:

```
SMDS32 Rd, Rs1, Rs2
SMDRS32 Rd, Rs1, Rs2
SMXDS32 Rd, Rs1, Rs2
```

#### Purpose:

Do two signed 32-bit multiplications from the 1 32-bit element of two registers; and then perform a subtraction operation between the two 64-bit results.

```
SMDS32: top*top - bottom*bottom
SMDRS32: bottom*bottom - top*top
SMXDS32: top*bottom - bottom*top
```

# **Description**:

For the SMDS32 instruction, it multiplies the bottom 32-bit element of Rs1 with the bottom 32-bit element of Rs2 and then subtracts the result from the result of multiplying the top 32-bit element of Rs1 with the top 32-bit element of Rs2. For the SMDRS32 instruction, it multiplies the top 32-bit element of Rs1 with the top 32-bit element of Rs2 and then subtracts the result from the result of multiplying the bottom 32-bit element of Rs1 with the bottom 32-bit element of Rs2. For the SMXDS32 instruction, it multiplies the bottom 32-bit element of Rs1 with the top 32-bit element of Rs2 and then subtracts the result from the result of multiplying the top 32-bit element of Rs1 with the bottom 32-bit element of Rs2. The subtraction result is written to Rd. The 32-bit contents of Rs1 and Rs2 are treated as signed integers.

# **Operations:**

```
Rt = (Rs1.W[1] * Rs2.W[1]) - (Rs1.W[0] * Rs2.W[0]); // SMDS32

Rt = (Rs1.W[0] * Rs2.W[0]) - (Rs1.W[1] * Rs2.W[1]); // SMDRS32

Rt = (Rs1.W[1] * Rs2.W[0]) - (Rs1.W[0] * Rs2.W[1]); // SMXDS32
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in long type

# \_\_STATIC\_FORCEINLINE long \_\_RV\_SMDRS32 (unsigned long a, unsigned long b)

SMDRS32 (Signed Multiply Two Words and Reverse Subtract)

Type: DSP (RV64 Only)

# Syntax:

```
SMDS32 Rd, Rs1, Rs2
SMDRS32 Rd, Rs1, Rs2
SMXDS32 Rd, Rs1, Rs2
```

#### Purpose:

Do two signed 32-bit multiplications from the 1 32-bit element of two registers; and then perform a subtraction operation between the two 64-bit results.

```
SMDS32: top*top - bottom*bottom
SMDRS32: bottom*bottom - top*top
SMXDS32: top*bottom - bottom*top
```

#### **Description**:

For the SMDS32 instruction, it multiplies the bottom 32-bit element of Rs1 with the bottom 32-bit element of Rs2 and then subtracts the result from the result of multiplying the top 32-bit element of Rs1 with the top 32-bit element of Rs2. For the SMDRS32 instruction, it multiplies the top 32-bit element of Rs1 with the top 32-bit element of Rs2 and then subtracts the result from the result of multiplying the bottom 32-bit element of Rs1 with the bottom 32-bit element of Rs2. For the SMXDS32 instruction, it multiplies the bottom 32-bit element of Rs1 with the top 32-bit element of Rs2 and then subtracts the result from the result of multiplying the top 32-bit element of Rs1 with the bottom 32-bit element of Rs2. The subtraction result is written to Rd. The 32-bit contents of Rs1 and Rs2 are treated as signed integers.

# **Operations:**

```
Rt = (Rs1.W[1] * Rs2.W[1]) - (Rs1.W[0] * Rs2.W[0]); // SMDS32
Rt = (Rs1.W[0] * Rs2.W[0]) - (Rs1.W[1] * Rs2.W[1]); // SMDRS32
Rt = (Rs1.W[1] * Rs2.W[0]) - (Rs1.W[0] * Rs2.W[1]); // SMXDS32
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in long type

```
__STATIC_FORCEINLINE long __RV_SMXDS32 (unsigned long a, unsigned long b)
```

SMXDS32 (Signed Crossed Multiply Two Words and Subtract)

```
Type: DSP (RV64 Only)
```

#### Syntax:

```
SMDS32 Rd, Rs1, Rs2
SMDRS32 Rd, Rs1, Rs2
SMXDS32 Rd, Rs1, Rs2
```

## Purpose:

Do two signed 32-bit multiplications from the 1 32-bit element of two registers; and then perform a subtraction operation between the two 64-bit results.

- SMDS32: top\*top bottom\*bottom
- SMDRS32: bottom\*bottom top\*top
- SMXDS32: top\*bottom bottom\*top

# **Description**:

For the SMDS32 instruction, it multiplies the bottom 32-bit element of Rs1 with the bottom 32-bit element of Rs2 and then subtracts the result from the result of multiplying the top 32-bit element of Rs1 with the top 32-bit element of Rs2. For the SMDRS32 instruction, it multiplies the top 32-bit element of Rs1 with the top 32-bit element of Rs2 and then subtracts the result from the result of multiplying the bottom 32-bit element of Rs1 with the bottom 32-bit element of Rs2. For the SMXDS32 instruction, it multiplies the bottom 32-bit element of Rs1 with the top 32-bit element of Rs2 and then subtracts the result from the result of multiplying the top 32-bit element of Rs1 with the bottom 32-bit element of Rs2. The subtraction result is written to Rd. The 32-bit contents of Rs1 and Rs2 are treated as signed integers.

#### **Operations:**

```
Rt = (Rs1.W[1] * Rs2.W[1]) - (Rs1.W[0] * Rs2.W[0]); // SMDS32

Rt = (Rs1.W[0] * Rs2.W[0]) - (Rs1.W[1] * Rs2.W[1]); // SMDRS32

Rt = (Rs1.W[1] * Rs2.W[0]) - (Rs1.W[0] * Rs2.W[1]); // SMXDS32
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

Returns value stored in long type

# (RV64 Only) Non-SIMD 32-bit Shift Instructions

```
__RV_SRAIW_U(a, b)

group NMSIS_Core_DSP_Intrinsic_RV64_NON_SIMD_32B_SHIFT

(RV64 Only) Non-SIMD 32-bit Shift Instructions
there are 1 (RV64 Only) Non-SIMD 32-bit Shift Instructions
```

#### **Defines**

```
__RV_SRAIW_U(a, b)
SRAIW.u (Rounding Shift Right Arithmetic Immediate Word)
Type: DSP (RV64 only)
Syntax:
```

```
SRAIW.u Rd, Rs1, imm5u
```

#### Purpose:

Perform a 32-bit arithmetic right shift operation with rounding. The shift amount is an immediate value.

#### **Description**:

This instruction right-shifts the lower 32-bit content of Rs1 arithmetically. The shifted out bits are filled with the sign-bit Rs1(31) and the shift amount is specified by the imm5u constant. For the rounding operation, a value of 1 is added to the most significant discarded bit of the data to calculate the final result. And the result is sign-extended and written to Rd.

#### **Operations:**

```
sa = imm5u;
if (sa != 0) {
  res[31:-1] = SE33(Rs1[31:(sa-1)]) + 1;
  Rd = SE32(res[31:0]);
} else {
  Rd = SE32(Rs1.W[0]);
}
```

# **Parameters**

• a – [in] int type of value stored in a

• **b** – [in] unsigned int type of value stored in b

Returns value stored in long type

## 32-bit Packing Instructions

```
__STATIC_FORCEINLINE unsigned long __RV_PKBB32 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_PKBT32 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_PKTT32 (unsigned long a, unsigned long b)

__STATIC_FORCEINLINE unsigned long __RV_PKTB32 (unsigned long a, unsigned long b)

group NMSIS_Core_DSP_Intrinsic_RV64_32B_PACK
32-bit Packing Instructions
```

# Functions

```
__STATIC_FORCEINLINE unsigned long __RV_PKBB32 (unsigned long a, unsigned long b)
```

PKBB32 (Pack Two 32-bit Data from Both Bottom Half)

**Type**: DSP (RV64 Only)

There are four 32-bit packing instructions here

#### Syntax:

```
PKBB32 Rd, Rs1, Rs2
PKBT32 Rd, Rs1, Rs2
PKTT32 Rd, Rs1, Rs2
PKTB32 Rd, Rs1, Rs2
```

## Purpose:

Pack 32-bit data from 64-bit chunks in two registers.

- PKBB32: bottom.bottom
- PKBT32: bottom.top
- PKTT32: top.top
- PKTB32: top.bottom

#### **Description**:

 $(PKBB32) \ moves \ Rs1.W[0] \ to \ Rd.W[1] \ and \ moves \ Rs2.W[0] \ to \ Rd.W[0]. \ (PKBT32) \ moves \ Rs1.W[0] \ to \ Rd.W[1] \ and \ moves \ Rs2.W[1] \ to \ Rd.W[1] \ to \ Rd.W[0]. \ (PKTB32) \ moves \ Rs1.W[1] \ to \ Rd.W[0].$ 

# **Operations:**

```
Rd = CONCAT(Rs1.W[_*0*_], Rs2.W[_*0*_]); // PKBB32
Rd = CONCAT(Rs1.W[_*0*_], Rs2.W[_*1*_]); // PKBT32
Rd = CONCAT(Rs1.W[_*1*_], Rs2.W[_*1*_]); // PKTT32
Rd = CONCAT(Rs1.W[_*1*_], Rs2.W[_*0*_]); // PKTB32
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_PKBT32 (unsigned long a, unsigned long b)

PKBT32 (Pack Two 32-bit Data from Bottom and Top Half)

Type: DSP (RV64 Only)

# Syntax:

```
PKBB32 Rd, Rs1, Rs2
PKBT32 Rd, Rs1, Rs2
PKTT32 Rd, Rs1, Rs2
PKTB32 Rd, Rs1, Rs2
```

#### Purpose:

Pack 32-bit data from 64-bit chunks in two registers.

- PKBB32: bottom.bottom
- PKBT32: bottom.top
- PKTT32: top.top
- PKTB32: top.bottom

# **Description**:

(PKBB32) moves Rs1.W[0] to Rd.W[1] and moves Rs2.W[0] to Rd.W[0]. (PKBT32) moves Rs1.W[0] to Rd.W[1] and moves Rs2.W[1] to Rd.W[0]. (PKTT32) moves Rs1.W[1] to Rd.W[1] and moves Rs2.W[1] to Rd.W[0]. (PKTB32) moves Rs1.W[1] to Rd.W[1] and moves Rs2.W[0] to Rd.W[0].

#### **Operations:**

```
Rd = CONCAT(Rs1.W[_*0*_], Rs2.W[_*0*_]); // PKBB32
Rd = CONCAT(Rs1.W[_*0*_], Rs2.W[_*1*_]); // PKBT32
Rd = CONCAT(Rs1.W[_*1*_], Rs2.W[_*1*_]); // PKTT32
Rd = CONCAT(Rs1.W[_*1*_], Rs2.W[_*0*_]); // PKTB32
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b [in]** unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_PKTT32 (unsigned long a, unsigned long b)

PKTT32 (Pack Two 32-bit Data from Both Top Half)

Type: DSP (RV64 Only)

#### Syntax:

```
PKBB32 Rd, Rs1, Rs2
PKBT32 Rd, Rs1, Rs2
PKTT32 Rd, Rs1, Rs2
PKTB32 Rd, Rs1, Rs2
```

# Purpose:

Pack 32-bit data from 64-bit chunks in two registers.

- PKBB32: bottom.bottom
- PKBT32: bottom.top
- PKTT32: top.top
- PKTB32: top.bottom

## **Description**:

 $(PKBB32) \ moves \ Rs1.W[0] \ to \ Rd.W[1] \ and \ moves \ Rs2.W[0] \ to \ Rd.W[0]. \ (PKBT32) \ moves \ Rs1.W[0] \ to \ Rd.W[1] \ and \ moves \ Rs2.W[1] \ to \ Rd.W[1] \ to \ Rd.W[1] \ to \ Rd.W[1] \ to \ Rd.W[0].$ 

#### **Operations:**

```
Rd = CONCAT(Rs1.W[_*0*_], Rs2.W[_*0*_]); // PKBB32
Rd = CONCAT(Rs1.W[_*0*_], Rs2.W[_*1*_]); // PKBT32
Rd = CONCAT(Rs1.W[_*1*_], Rs2.W[_*1*_]); // PKTT32
Rd = CONCAT(Rs1.W[_*1*_], Rs2.W[_*0*_]); // PKTB32
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_PKTB32 (unsigned long a, unsigned long b)

PKTB32 (Pack Two 32-bit Data from Top and Bottom Half)

Type: DSP (RV64 Only)

#### Syntax:

```
PKBB32 Rd, Rs1, Rs2
PKBT32 Rd, Rs1, Rs2
PKTT32 Rd, Rs1, Rs2
PKTB32 Rd, Rs1, Rs2
```

# Purpose:

Pack 32-bit data from 64-bit chunks in two registers.

- PKBB32: bottom.bottom
- PKBT32: bottom.top
- PKTT32: top.top
- PKTB32: top.bottom

#### **Description**:

(PKBB32) moves Rs1.W[0] to Rd.W[1] and moves Rs2.W[0] to Rd.W[0]. (PKBT32) moves Rs1.W[0] to Rd.W[1] and moves Rs2.W[1] to Rd.W[0]. (PKTT32) moves Rs1.W[1] to Rd.W[1] and moves Rs2.W[1] to Rd.W[0]. (PKTB32) moves Rs1.W[1] to Rd.W[1] and moves Rs2.W[0] to Rd.W[0].

# **Operations:**

```
Rd = CONCAT(Rs1.W[_*0*_], Rs2.W[_*0*_]); // PKBB32

Rd = CONCAT(Rs1.W[_*0*_], Rs2.W[_*1*_]); // PKBT32

Rd = CONCAT(Rs1.W[_*1*_], Rs2.W[_*1*_]); // PKTT32

Rd = CONCAT(Rs1.W[_*1*_], Rs2.W[_*0*_]); // PKTB32
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long type

```
group NMSIS_Core_DSP_Intrinsic_RV64_ONLY
```

RV64 Only Instructions.

#### **Nuclei Customized Default DSP Instructions**

This is Nuclei customized DSP instructions for both RV32 and RV64

## **Functions**

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_EXPD80 (unsigned long a)

EXPD80 (Expand and Copy Byte 0 to 32bit(when rv32) or 64bit(when rv64))

Type: DSP Syntax:

```
EXPD80 Rd, Rs1
```

## Purpose:

When rv32, Copy 8-bit data from 32-bit chunks into 4 bytes in a register. When rv64, Copy 8-bit data from 64-bit chunks into 8 bytes in a register.

#### **Description**:

Moves Rs1.B[0][7:0] to Rd.[0][7:0], Rd.[1][7:0], Rd.[2][7:0], Rd.[3][7:0]

#### **Operations:**

```
Rd.W[x][31:0] = CONCAT(Rs1.B[0][7:0], Rs1.B[0][7:0], Rs1.B[0][7:0], Rs1.B[0][7:0], Rs1.B[0][7:0]); for RV32: x=0
```

Parameters a - [in] unsigned long type of value stored in a

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_EXPD81 (unsigned long a)

EXPD81 (Expand and Copy Byte 1 to 32bit(rv32) or 64bit(when rv64))

Type: DSP Syntax:

```
EXPD81 Rd, Rs1
```

# Purpose:

Copy 8-bit data from 32-bit chunks into 4 bytes in a register.

#### **Description**:

Moves Rs1.B[1][7:0] to Rd.[0][7:0], Rd.[1][7:0], Rd.[2][7:0], Rd.[3][7:0]

## **Operations:**

```
Rd.W[x][31:0] = CONCAT(Rs1.B[1][7:0], Rs1.B[1][7:0], Rs1.B[1][7:0], Rs1.

→B[1][7:0]);

for RV32: x=0
```

Parameters a – [in] unsigned long type of value stored in a

**Returns** value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_EXPD82 (unsigned long a)

EXPD82 (Expand and Copy Byte 2 to 32bit(rv32) or 64bit(when rv64))

Type: DSP
Syntax:

```
EXPD82 Rd, Rs1
```

#### Purpose:

Copy 8-bit data from 32-bit chunks into 4 bytes in a register.

# **Description**:

Moves Rs1.B[2][7:0] to Rd.[0][7:0], Rd.[1][7:0], Rd.[2][7:0], Rd.[3][7:0]

# **Operations:**

```
Rd.W[x][31:0] = CONCAT(Rs1.B[2][7:0], Rs1.B[2][7:0], Rs1.B[2][7:0]
```

Parameters a – [in] unsigned long type of value stored in a

Returns value stored in unsigned long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_EXPD83 (unsigned long a)

EXPD83 (Expand and Copy Byte 3 to 32bit(rv32) or 64bit(when rv64))

Type: DSP Syntax:

```
EXPD83 Rd, Rs1
```

## Purpose:

Copy 8-bit data from 32-bit chunks into 4 bytes in a register.

# **Description**:

Moves Rs1.B[3][7:0] to Rd.[0][7:0], Rd.[1][7:0], Rd.[2][7:0], Rd.[3][7:0]

## **Operations:**

```
Rd.W[x][31:0] = CONCAT(Rs1.B[3][7:0], Rs1.B[3][7:0], Rs1.B[3][7:0]
```

Parameters a - [in] unsigned long type of value stored in a

Returns value stored in unsigned long type

#### Nuclei Customized N1/N2/N3 DSP Instructions

```
__STATIC_FORCEINLINE unsigned long long __RV_DKHM8 (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DKHM16 (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DKABS8 (unsigned long long a)
__STATIC_FORCEINLINE unsigned long long __RV_DKABS16 (unsigned long long a)
__STATIC_FORCEINLINE unsigned long long __RV_DKSLRA8 (unsigned long long a, int b)
__STATIC_FORCEINLINE unsigned long long __RV_DKSLRA16 (unsigned long long a, int b)
__STATIC_FORCEINLINE unsigned long long __RV_DKADD8 (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DKADD16 (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DKSUB8 (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DKSUB16 (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DKHMX8 (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DKHMX16 (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DSMMUL (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DSMMUL_U (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DKWMMUL (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DKWMMUL_U (unsigned long long a,
unsigned long long b)
```

```
__STATIC_FORCEINLINE unsigned long long __RV_DKABS32 (unsigned long long a)
__STATIC_FORCEINLINE unsigned long long __RV_DKSLRA32 (unsigned long long a, int b)
__STATIC_FORCEINLINE unsigned long long __RV_DKADD32 (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DKSUB32 (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DRADD16 (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DSUB16 (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DRADD32 (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DSUB32 (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DMSR16 (unsigned long a, unsigned long b)
__STATIC_FORCEINLINE unsigned long long __RV_DMSR17 (unsigned long a, unsigned long b)
__STATIC_FORCEINLINE unsigned long long __RV_DMSR33 (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DMXSR33 (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE unsigned long __RV_DREDAS16 (unsigned long long a)
__STATIC_FORCEINLINE unsigned long __RV_DREDSA16 (unsigned long long a)
__STATIC_FORCEINLINE int16_t __RV_DKCLIP64 (unsigned long long a)
__STATIC_FORCEINLINE unsigned long long __RV_DKMDA (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DKMXDA (unsigned long long a,
unsigned long long b)
```

```
__STATIC_FORCEINLINE unsigned long long __RV_DSMDRS (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DSMXDS (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE long long __RV_DSMBB32 (unsigned long long a, unsigned long long b)
__STATIC_FORCEINLINE long long __RV_DSMBB32_SRA14 (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE long long __RV_DSMBB32_SRA32 (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE long long __RV_DSMBT32 (unsigned long long a, unsigned long long b)
__STATIC_FORCEINLINE long long __RV_DSMBT32_SRA14 (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE long long __RV_DSMBT32_SRA32 (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE long long __RV_DSMTT32 (unsigned long long a, unsigned long long b)
__STATIC_FORCEINLINE long long __RV_DSMTT32_SRA14 (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE long long __RV_DSMTT32_SRA32 (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DPKBB32 (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DPKBT32 (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DPKTT32 (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DPKTB32 (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DPKTB16 (unsigned long long a,
unsigned long long b)
```

```
__STATIC_FORCEINLINE unsigned long long __RV_DPKBB16 (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DPKBT16 (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DPKTT16 (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DSRA16 (unsigned long long a,
unsigned long b)
__STATIC_FORCEINLINE unsigned long long __RV_DADD16 (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DADD32 (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DSMBB16 (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DSMBT16 (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DSMTT16 (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DRCRSA16 (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DRCRSA32 (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DRCRAS16 (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DRCRAS32 (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DKCRAS16 (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DKCRSA16 (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DRSUB16 (unsigned long long a,
unsigned long long b)
```

```
__STATIC_FORCEINLINE unsigned long long __RV_DSTSA32 (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DSTAS32 (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DKCRSA32 (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DKCRAS32 (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DCRSA32 (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DCRAS32 (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DKSTSA16 (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DKSTAS16 (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DRSUB32 (unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DPACK32 (signed long a, signed long b)
__STATIC_FORCEINLINE unsigned long long __RV_DSUNPKD810 (unsigned long long a)
__STATIC_FORCEINLINE unsigned long long __RV_DSUNPKD820 (unsigned long long a)
__STATIC_FORCEINLINE unsigned long long __RV_DSUNPKD830 (unsigned long long a)
__STATIC_FORCEINLINE unsigned long long __RV_DSUNPKD831 (unsigned long long a)
__STATIC_FORCEINLINE unsigned long long __RV_DSUNPKD832 (unsigned long long a)
__STATIC_FORCEINLINE unsigned long long __RV_DZUNPKD810 (unsigned long long a)
__STATIC_FORCEINLINE unsigned long long __RV_DZUNPKD820 (unsigned long long a)
__STATIC_FORCEINLINE unsigned long long __RV_DZUNPKD830 (unsigned long long a)
```

```
__STATIC_FORCEINLINE unsigned long long __RV_DZUNPKD831 (unsigned long long a)
__STATIC_FORCEINLINE unsigned long long __RV_DZUNPKD832 (unsigned long long a)
__RV_DSCLIP8(a, b)
__RV_DSCLIP16(a, b)
__RV_DSCLIP32(a, b)
__STATIC_FORCEINLINE unsigned long long __RV_DKMMAC (unsigned long long t,
unsigned long long a, unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DKMMAC_U (unsigned long long t,
unsigned long long a, unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DKMMSB (unsigned long long t,
unsigned long long a, unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DKMMSB_U (unsigned long long t,
unsigned long long a, unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DKMADA (unsigned long long t,
unsigned long long a, unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DKMAXDA (unsigned long long t,
unsigned long long a, unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DKMADS (unsigned long long t,
unsigned long long a, unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DKMADRS (unsigned long long t,
unsigned long long a, unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DKMAXDS (unsigned long long t,
unsigned long long a, unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DKMSDA (unsigned long long t,
unsigned long long a, unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DKMSXDA (unsigned long long t,
unsigned long long a, unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DSMAQA (unsigned long long t,
unsigned long long a, unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DSMAQA_SU (unsigned long long t,
unsigned long long a, unsigned long long b)
```

```
__STATIC_FORCEINLINE unsigned long long __RV_DUMAQA (unsigned long long t,
unsigned long long a, unsigned long long b)
__STATIC_FORCEINLINE long long __RV_DKMDA32 (unsigned long long a, unsigned long long b)
__STATIC_FORCEINLINE long long __RV_DKMXDA32 (unsigned long long a, unsigned long long b)
__STATIC_FORCEINLINE long long __RV_DKMADA32 (long long t, unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE long long __RV_DKMAXDA32 (long long t, unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE long long __RV_DKMADS32 (long long t, unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE long long __RV_DKMADRS32 (long long t, unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE long long __RV_DKMAXDS32 (long long t, unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE long long __RV_DKMSDA32 (long long t, unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE long long __RV_DKMSXDA32 (long long t, unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE long long __RV_DSMDS32 (unsigned long long a, unsigned long long b)
__STATIC_FORCEINLINE long long __RV_DSMDRS32 (unsigned long long a, unsigned long long b)
__STATIC_FORCEINLINE long long __RV_DSMXDS32 (unsigned long long a, unsigned long long b)
__STATIC_FORCEINLINE long long __RV_DSMALDA (long long t, unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE long long __RV_DSMALXDA (long long t, unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE long long __RV_DSMALDS (long long t, unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE long long __RV_DSMALDRS (long long t, unsigned long long a,
unsigned long long b)
```

```
__STATIC_FORCEINLINE long long __RV_DSMALXDS (long long t, unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE long long __RV_DSMSLDA (long long t, unsigned long long a,
unsigned long long b)
 __STATIC_FORCEINLINE long long __RV_DSMSLXDA (long long t, unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE long long __RV_DDSMAQA (long long t, unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE long long __RV_DDSMAQA_SU (long long t, unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE long long __RV_DDUMAQA (long long t, unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE long __RV_DSMA32_U (unsigned long long a, unsigned long long b)
__STATIC_FORCEINLINE long __RV_DSMXS32_U (unsigned long long a, unsigned long long b)
__STATIC_FORCEINLINE long __RV_DSMXA32_U (unsigned long long a, unsigned long long b)
STATIC FORCEINLINE long RV DSMS32 U (unsigned long long a, unsigned long long b)
__STATIC_FORCEINLINE long __RV_DSMADA16 (long long t, unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE long __RV_DSMAXDA16 (long long t, unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE unsigned long long __RV_DKSMS32_U (unsigned long long t,
unsigned long long a, unsigned long long b)
__STATIC_FORCEINLINE long __RV_DMADA32 (long long t, unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE long long __RV_DSMALBB (long long t, unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE long long __RV_DSMALBT (long long t, unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE long long __RV_DSMALTT (long long t, unsigned long long a,
unsigned long long b)
```

```
__STATIC_FORCEINLINE long long __RV_DKMABB32 (long long t, unsigned long long a,
unsigned long long b)
__STATIC_FORCEINLINE long long __RV_DKMABT32 (long long t, unsigned long long a,
unsigned long long b)
 __STATIC_FORCEINLINE long long __RV_DKMATT32 (long long t, unsigned long long a,
unsigned long long b)
group NMSIS_Core_DSP_Intrinsic_NUCLEI_N1
    (RV32 only) Nuclei Customized N1 DSP Instructions
```

This is Nuclei customized DSP N1 instructions only for RV32

#### **Functions**

```
__STATIC_FORCEINLINE unsigned long long __RV_DKHM8 (unsigned long long a,
unsigned long long b)
```

DKHM8 (64-bit SIMD Signed Saturating Q7 Multiply)

Type: SIMD

# Syntax:

```
DKHM8 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

# Purpose:

Do Q7xQ7 element multiplications simultaneously. The Q14 results are then reduced to Q7 numbers again.

#### **Description**:

For the DKHM8 instruction, multiply the top 8-bit Q7 content of 16-bit chunks in Rs1 with the top 8-bit Q7 content of 16-bit chunks in Rs2. At the same time, multiply the bottom 8-bit Q7 content of 16-bit chunks in Rs1 with the bottom 8-bit Q7 content of 16-bit chunks in Rs2.

The Q14 results are then right-shifted 7-bits and saturated into Q7 values. The Q7 results are then written into Rd. When both the two Q7 inputs of a multiplication are 0x80, saturation will happen. The result will be saturated to 0x7F and the overflow flag OV will be set.

## **Operations:**

```
op1t = Rs1.B[x+1]; op2t = Rs2.B[x+1]; // top
op1b = Rs1.B[x]; op2b = Rs2.B[x]; // bottom
for ((aop,bop,res) in [(op1t,op2t,rest), (op1b,op2b,resb)]) {
 if (0x80 != aop | 0x80 != bop) {
   res = (aop s*bop) >> 7;
 } else {
   res= 0x7F;
   OV = 1;
 }
}
```

(continues on next page)

(continued from previous page)

```
Rd.H[x/2] = concat(rest, resb);
for RV32, x=0,2,4,6
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

# \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKHM16 (unsigned long long a, unsigned long long b)

DKHM16 (64-bit SIMD Signed Saturating Q15 Multiply)

Type: SIMD

#### Syntax:

```
DKHM16 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

#### Purpose:

Do Q15xQ15 element multiplications simultaneously. The Q30 results are then reduced to Q15 numbers again.

#### **Description**:

For the DKHM16 instruction, multiply the top 16-bit Q15 content of 32-bit chunks in Rs1 with the top 16-bit Q15 content of 32-bit chunks in Rs2. At the same time, multiply the bottom 16-bit Q15 content of 32-bit chunks in Rs1 with the bottom 16-bit Q15 content of 32-bit chunks in Rs2.

The Q30 results are then right-shifted 15-bits and saturated into Q15 values. The Q15 results are then written into Rd. When both the two Q15 inputs of a multiplication are 0x8000, saturation will happen. The result will be saturated to 0x7FFF and the overflow flag OV will be set.

#### **Operations:**

```
op1t = Rs1.H[x+1]; op2t = Rs2.H[x+1]; // top
op1b = Rs1.H[x]; op2b = Rs2.H[x]; // bottom
for ((aop,bop,res) in [(op1t,op2t,rest), (op1b,op2b,resb)]) {
   if (0x8000 != aop | 0x8000 != bop) {
     res = (aop s* bop) >> 15;
   } else {
     res= 0x7FFF;
     OV = 1;
   }
}
Rd.W[x/2] = concat(rest, resb);
for RV32: x=0, 2
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

# \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKABS8 (unsigned long long a)

DKABS8 (64-bit SIMD 8-bit Saturating Absolute)

Type: SIMD

# Syntax:

```
DKABS8 Rd, Rs1
# Rd, Rs1 are all even/odd pair of registers
```

# Purpose:

Get the absolute value of 8-bit signed integer elements simultaneously.

#### **Description**:

This instruction calculates the absolute value of 8-bit signed integer elements stored in Rs1 and writes the element results to Rd. If the input number is 0x80, this instruction generates 0x7f as the output and sets the OV bit to 1.

#### **Operations:**

```
src = Rs1.B[x];
if (src == 0x80) {
    src = 0x7f;
    OV = 1;
} else if (src[7] == 1)
    src = -src;
}
Rd.B[x] = src;
for RV32: x=7...0,
```

Parameters a – [in] unsigned long long type of value stored in a

**Returns** value stored in unsigned long long type

#### \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKABS16 (unsigned long long a)

DKABS16 (64-bit SIMD 16-bit Saturating Absolute)

Type: SIMD

#### Syntax:

```
DKABS16 Rd, Rs1
# Rd, Rs1 are all even/odd pair of registers
```

# Purpose:

Get the absolute value of 16-bit signed integer elements simultaneously.

#### **Description**:

This instruction calculates the absolute value of 16-bit signed integer elements stored in Rs1 and writes the element results to Rd. If the input number is 0x8000, this instruction generates 0x7fff as the output and sets the OV bit to 1.

### **Operations:**

```
src = Rs1.H[x];
if (src == 0x8000) {
    src = 0x7ffff;
    OV = 1;
} else if (src[15] == 1)
    src = -src;
}
Rd.H[x] = src;
for RV32: x=3...0,
```

Parameters a – [in] unsigned long long type of value stored in a

**Returns** value stored in unsigned long long type

# \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKSLRA8 (unsigned long long a, int b)

DKSLRA8 (64-bit SIMD 8-bit Shift Left Logical with Saturation or Shift Right Arithmetic)

Type: SIMD

#### Syntax:

```
DKSLRA8 Rd, Rs1, Rs2
# Rd, Rs1 are all even/odd pair of registers
```

# Purpose:

Do 8-bit elements logical left (positive) or arithmetic right (negative) shift operation with Q7 saturation for the left shift.

### **Description**:

The 8-bit data elements of Rs1 are left-shifted logically or right-shifted arithmetically based on the value of Rs2[3:0]. Rs2[3:0] is in the signed range of [-2^3, 2^3-1]. A positive Rs2[3:0] means logical left shift and a negative Rs2[3:0] means arithmetic right shift. The shift amount is the absolute value of Rs2[3:0]. However, the behavior of Rs2[3:0]==-2^3 (0x8) is defined to be equivalent to the behavior of Rs2[3:0]==-(2^3-1) (0x9). The left-shifted results are saturated to the 8-bit signed integer range of [-2^7, 2^7-1]. If any saturation happens, this instruction sets the OV flag. The value of Rs2[31:4] will not affect this instruction.

#### **Operations:**

```
if (Rs2[3:0] < 0) {
    sa = -Rs2[3:0];
    sa = (sa == 8)? 7 : sa;
    Rd.B[x] = SE8(Rs1.B[x][7:sa]);
} else {
    sa = Rs2[2:0];
    res[(7+sa):0] = Rs1.B[x] <<(logic) sa;
    if (res > (2^7)-1) {
        res[7:0] = 0x7f; 0V = 1;
    } else if (res < -2^7) {
        res[7:0] = 0x80; 0V = 1;
    }
    Rd.B[x] = res[7:0];
}
for RV32: x=7...0,</pre>
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] int type of value stored in b

**Returns** value stored in unsigned long long type

# \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKSLRA16 (unsigned long long a, int b)

DKSLRA16 (64-bit SIMD 16-bit Shift Left Logical with Saturation or Shift Right Arithmetic)

Type: SIMD

#### Syntax:

```
DKSLRA16 Rd, Rs1, Rs2
# Rd, Rs1 are all even/odd pair of registers
```

#### Purpose:

Do 16-bit elements logical left (positive) or arithmetic right (negative) shift operation with Q15 saturation for the left shift.

#### **Description**:

The 16-bit data elements of Rs1 are left-shifted logically or right-shifted arithmetically based on the value of Rs2[4:0]. Rs2[4:0] is in the signed range of  $[-2^4, 2^4-1]$ . A positive Rs2[4:0] means logical left shift and a negative Rs2[4:0] means arithmetic right shift. The shift amount is the absolute value of Rs2[4:0]. However, the behavior of Rs2[4:0]==-2^4 (0x10) is defined to be equivalent to the behavior of Rs2[4:0]==-(2^4-1) (0x11). The left-shifted results are saturated to the 16-bit signed integer range of  $[-2^15, 2^15-1]$ . After the shift, saturation, or rounding, the final results are written to Rd. If any saturation happens, this instruction sets the OV flag. The value of Rs2[31:5] will not affect this instruction.

#### **Operations:**

```
if (Rs2[4:0] < 0) {
    sa = -Rs2[4:0];
    sa = (sa == 16)? 15 : sa;
    Rd.H[x] = SE16(Rs1.H[x][15:sa]);
} else {
    sa = Rs2[3:0];
    res[(15+sa):0] = Rs1.H[x] <<(logic) sa;
    if (res > (2^15)-1) {
        res[15:0] = 0x7fff; 0V = 1;
    } else if (res < -2^15) {
        res[15:0] = 0x8000; 0V = 1;
    }
    d.H[x] = res[15:0];
}
for RV32: x=3...0,</pre>
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] int type of value stored in b

**Returns** value stored in unsigned long long type

# \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKADD8 (unsigned long long a, unsigned long long b)

DKADD8 (64-bit SIMD 8-bit Signed Saturating Addition)

Type: SIMD

# Syntax:

```
DKADD8 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

#### Purpose:

Do 8-bit signed integer element saturating additions simultaneously.

#### **Description**:

This instruction adds the 8-bit signed integer elements in Rs1 with the 8-bit signed integer elements in Rs2. If any of the results are beyond the Q7 number range  $(-2^7 <= Q7 <= 2^7-1)$ , they are saturated to the range and the OV bit is set to 1. The saturated results are written to Rd.

# **Operations:**

```
res[x] = Rs1.B[x] + Rs2.B[x];
if (res[x] > 127) {
    res[x] = 127;
    OV = 1;
} else if (res[x] < -128) {
    res[x] = -128;
    OV = 1;
}
Rd.B[x] = res[x];
for RV32: x=7...0,</pre>
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

# \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKADD16 (unsigned long long a, unsigned long long b)

DKADD16 (64-bit SIMD 16-bit Signed Saturating Addition)

Type: SIMD

# Syntax:

```
DKADD16 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

#### Purpose:

Do 16-bit signed integer element saturating additions simultaneously.

# **Description**:

This instruction adds the 16-bit signed integer elements in Rs1 with the 16-bit signed integer elements in Rs2. If any of the results are beyond the Q15 number range ( $-2^15 \le 2^15 \le 2^15 \le 1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to Rd.

# **Operations:**

```
res[x] = Rs1.H[x] + Rs2.H[x];
if (res[x] > 32767) {
   res[x] = 32767;
   OV = 1;
} else if (res[x] < -32768) {
   res[x] = -32768;
   OV = 1;
}
Rd.H[x] = res[x];
for RV32: x=3...0,</pre>
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

```
__STATIC_FORCEINLINE unsigned long long __RV_DKSUB8 (unsigned long long a, unsigned long long b)
```

DKSUB8 (64-bit SIMD 8-bit Signed Saturating Subtraction)

Type: SIMD

# Syntax:

```
DKSUB8 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

#### Purpose:

Do 8-bit signed elements saturating subtractions simultaneously.

# **Description**:

This instruction subtracts the 8-bit signed integer elements in Rs2 from the 8-bit signed integer elements in Rs1. If any of the results are beyond the Q7 number range ( $-2^7 \le Q7 \le 2^7-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to Rd.

#### **Operations:**

```
res[x] = Rs1.B[x] - Rs2.B[x];
if (res[x] > (2^7)-1) {
  res[x] = (2^7)-1;
  OV = 1;
} else if (res[x] < -2^7) {
  res[x] = -2^7;
  OV = 1;
}
Rd.B[x] = res[x];
for RV32: x=7...0,</pre>
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- b [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

```
__STATIC_FORCEINLINE unsigned long long __RV_DKSUB16 (unsigned long long a, unsigned long long b)
```

DKSUB16 (64-bit SIMD 16-bit Signed Saturating Subtraction)

Type: SIMD

### Syntax:

```
DKSUB16 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

#### Purpose:

Do 16-bit signed integer elements saturating subtractions simultaneously.

#### **Description**:

This instruction subtracts the 16-bit signed integer elements in Rs2 from the 16-bit signed integer elements in Rs1. If any of the results are beyond the Q15 number range ( $-2^15 \le 2^15 \le 1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to Rd.

#### **Operations:**

```
res[x] = Rs1.H[x] - Rs2.H[x];
if (res[x] > (2^15)-1) {
   res[x] = (2^15)-1;
   OV = 1;
} else if (res[x] < -2^15) {
   res[x] = -2^15;
   OV = 1;
}
Rd.H[x] = res[x];
for RV32: x=3...0,</pre>
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

#### group NMSIS\_Core\_DSP\_Intrinsic\_NUCLEI\_N2

(RV32 only) Nuclei Customized N2 DSP Instructions

This is Nuclei customized DSP N2 instructions only for RV32

#### **Defines**

```
__RV_DSCLIP8(a, b)
```

DSCLIP8 (8-bit Signed Saturation and Clip)

Type: SIMD

# Syntax:

```
DSCLIP8 Rd, Rs1, imm3u[2:0]
# Rd, Rs1 are all even/odd pair of registers
```

### Purpose:

Limit the 8-bit signed integer elements of a register into a signed range simultaneously.

#### **Description:**

This instruction limits the 8-bit signed integer elements stored in Rs1 into a signed integer range between -2^imm3u and 2^imm3u-1, and writes the limited results to Rd. For example, if imm3u is 3, the 8-bit input values should be saturated between 7 and -8. If saturation is performed, set OV bit to 1.

# **Operations:**

```
src = Rs1.B[x];
if (src > (2^imm3u)-1) {
    src = (2^imm3u)-1;
    OV = 1;
} else if (src < -2^imm3u) {
    src = -2^imm3u;
    OV = 1;
}
Rd.B[x] = src
x=7...0</pre>
```

# **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

# **\_\_RV\_DSCLIP16**(a, b)

DSCLIP16 (16-bit Signed Saturation and Clip)

Type: SIMD

# Syntax:

```
DSCLIP16 Rd, Rs1, imm4u[3:0]
# Rd, Rs1 are all even/odd pair of registers
```

# Purpose:

Limit the 16-bit signed integer elements of a register into a signed range simultaneously.

# **Description**:

This instruction limits the 16-bit signed integer elements stored in Rs1 into a signed integer range between -2^imm4u and 2^imm4u-1, and writes the limited results to Rd. For example, if imm4u is 3, the 32-bit input values should be saturated between 7 and -8. If saturation is performed, set OV bit to 1.

# **Operations:**

```
src = Rs1.H[x];
if (src > (2^imm4u)-1) {
    src = (2^imm4u)-1;
    OV = 1;
} else if (src < -2^imm4u) {
    src = -2^imm4u;
    OV = 1;
}
Rd.H[x] = src
x=3...0</pre>
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

```
__RV_DSCLIP32(a, b)
```

DSCLIP32 (32-bit Signed Saturation and Clip)

Type: SIMD

### Syntax:

```
DSCLIP32 Rd, Rs1, imm5u[4:0]
# Rd, Rs1 are all even/odd pair of registers
```

# Purpose:

Limit the 32-bit signed integer elements of a register into a signed range simultaneously.

#### **Description**:

This instruction limits the 32-bit signed integer elements stored in Rs1 into a signed integer range between -2^imm5u and 2^imm5u-1, and writes the limited results to Rd. For example, if imm5u is 3, the 32-bit input values should be saturated between 7 and -8. If saturation is performed, set OV bit to 1.

# **Operations:**

```
src = Rs1.W[x];
if (src > (2^imm5u)-1) {
    src = (2^imm5u)-1;
    OV = 1;
} else if (src < -2^imm5u) {
    src = -2^imm5u;
    OV = 1;
}
Rd.W[x] = src
x=1...0</pre>
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

#### **Functions**

```
__STATIC_FORCEINLINE unsigned long long __RV_DKHMX8 (unsigned long long a, unsigned long long b)
```

DKHMX8 (64-bit SIMD Signed Crossed Saturating Q7 Multiply)

Type: SIMD

# Syntax:

```
DKHMX8 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

#### Purpose:

Do Q7xQ7 element crossed multiplications simultaneously. The Q15 results are then reduced to Q7 numbers again.

#### **Description**:

For the KHM8 instruction, multiply the top 8-bit Q7 content of 16-bit chunks in Rs1 with the bottom 8-bit Q7 content of 16-bit chunks in Rs2. At the same time, multiply the bottom 8-bit Q7 content of 16-bit chunks in Rs1 with the top 8-bit Q7 content of 16-bit chunks in Rs2.

The Q14 results are then right-shifted 7-bits and saturated into Q7 values. The Q7 results are then written into Rd. When both the two Q7 inputs of a multiplication are 0x80, saturation will happen. The result will be saturated to 0x7F and the overflow flag OV will be set.

#### **Operations:**

```
op1t = Rs1.B[x+1]; op2t = Rs2.B[x]; // top
op1b = Rs1.B[x]; op2b = Rs2.B[x+1]; // bottom
for ((aop,bop,res) in [(op1t,op2t,rest), (op1b,op2b,resb)]) {
   if (0x80 != aop | 0x80 != bop) {
     res = (aop s* bop) >> 7;
   } else {
     res= 0x7F;
     OV = 1;
   }
}
Rd.H[x/2] = concat(rest, resb);
for RV32, x=0,2,4,6
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

Returns value stored in unsigned long long type

```
__STATIC_FORCEINLINE unsigned long long __RV_DKHMX16 (unsigned long long a, unsigned long long b)
```

DKHMX16 (64-bit SIMD Signed Crossed Saturating Q15 Multiply)

Type: SIMD

#### Syntax:

```
DKHMX16 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

#### Purpose:

Do Q15xQ15 element crossed multiplications simultaneously. The Q31 results are then reduced to Q15 numbers again.

# **Description**:

For the KHMX16 instruction, multiply the top 16-bit Q15 content of 32-bit chunks in Rs1 with the bottom 16-bit Q15 content of 32-bit chunks in Rs2. At the same time, multiply the bottom 16-bit Q15 content of 32-bit chunks in Rs1 with the top 16-bit Q15 content of 32-bit chunks in Rs2.

The Q30 results are then right-shifted 15-bits and saturated into Q15 values. The Q15 results are then written into Rd. When both the two Q15 inputs of a multiplication are 0x8000, saturation will happen. The result will be saturated to 0x7FFF and the overflow flag OV will be set.

#### **Operations:**

```
op1t = Rs1.H[x+1]; op2t = Rs2.H[x]; // top
op1b = Rs1.H[x]; op2b = Rs2.H[x+1]; // bottom
for ((aop,bop,res) in [(op1t,op2t,rest), (op1b,op2b,resb)]) {
   if (0x8000 != aop | 0x8000 != bop) {
     res = (aop s* bop) >> 15;
   } else {
     res= 0x7FFF;
     OV = 1;
   }
}
Rd.W[x/2] = concat(rest, resb);
for RV32, x=0,2
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DSMMUL (unsigned long long a, unsigned long long b)

DSMMUL (64-bit MSW 32x32 Signed Multiply)

Type: SIMD

Syntax:

```
DSMMUL Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

#### Purpose:

Do MSW 32x32 element signed multiplications simultaneously. The results are written into Rd.

#### **Description**:

This instruction multiplies the 32-bit elements of Rs1 with the 32-bit elements of Rs2 and writes the most significant 32-bit multiplication results to the corresponding 32-bit elements of Rd. The 32-bit elements of Rs1 and Rs2 are treated as signed integers. The .u form of the instruction rounds up the most significant 32-bit of the 64-bit multiplication results by adding a 1 to bit 31 of the results.

#### **Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; // bottom
for ((aop,bop,res) in [(op1t,op2t,rest), (op1b,op2b,resb)]) {
   res = (aop s* bop)[63:32];
}
Rd = concat(rest, resb);
x=0
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b [in]** unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

```
__STATIC_FORCEINLINE unsigned long long __RV_DSMMUL_U (unsigned long long a, unsigned long long b)
```

DSMMUL.u (64-bit MSW 32x32 Unsigned Multiply)

**Type**: SIMD

# Syntax:

```
DSMMUL.u Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

#### Purpose:

Do MSW 32x32 element unsigned multiplications simultaneously. The results are written into Rd.

# **Description**:

This instruction multiplies the 32-bit elements of Rs1 with the 32-bit elements of Rs2 and writes the most significant 32-bit multiplication results to the corresponding 32-bit elements of Rd. The 32-bit elements of Rs1 and Rs2 are treated as unsigned integers. The .u form of the instruction rounds up the most significant 32-bit of the 64-bit multiplication results by adding a 1 to bit 31 of the results.

# **Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; // bottom
for ((aop,bop,res) in [(op1t,op2t,rest), (op1b,op2b,resb)]) {
```

(continues on next page)

(continued from previous page)

```
res = RUND(aop u* bop)[63:32];
}
Rd = concat(rest, resb);
x=0
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

# \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKWMMUL (unsigned long long a, unsigned long long b)

DKWMMUL (64-bit MSW 32x32 Signed Multiply & Double)

Type: SIMD

#### Syntax:

```
DKWMMUL Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

## Purpose:

Do MSW 32x32 element signed multiplications simultaneously and double. The results are written into Rd.

# **Description**:

This instruction multiplies the 32-bit elements of Rs1 with the 32-bit elements of Rs2. It then shifts the multiplication results one bit to the left and takes the most significant 32-bit results. If the shifted result is greater than 2^31-1, it is saturated to 2^31-1 and the OV flag is set to 1. The final element result is written to Rd. The 32-bit elements of Rs1 and Rs2 are treated as signed integers. The .u form of the instruction additionally rounds up the 64-bit multiplication results by adding a 1 to bit 30 before the shift and saturation operations.

# **Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; // bottom
for ((aop,bop,res) in [(op1t,op2t,rest), (op1b,op2b,resb)]) {
    res = sat.q31((aop s* bop) << 1)[63:32];
}
Rd = concat(rest, resb);
x=0</pre>
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

```
__STATIC_FORCEINLINE unsigned long long __RV_DKWMMUL_U (unsigned long long a, unsigned long long b)
```

DKWMMUL.u (64-bit MSW 32x32 Unsigned Multiply & Double)

Type: SIMD

#### Syntax:

```
DKWMMUL.u Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

#### Purpose:

Do MSW 32x32 element unsigned multiplications simultaneously and double. The results are written into Rd.

# **Description**:

This instruction multiplies the 32-bit elements of Rs1 with the 32-bit elements of Rs2. It then shifts the multiplication results one bit to the left and takes the most significant 32-bit results. If the shifted result is greater than 2^31-1, it is saturated to 2^31-1 and the OV flag is set to 1. The final element result is written to Rd. The 32-bit elements of Rs1 and Rs2 are treated as signed integers. The .u form of the instruction additionally rounds up the 64-bit multiplication results by adding a 1 to bit 30 before the shift and saturation operations.

### **Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; // bottom
for ((aop,bop,res) in [(op1t,op2t,rest), (op1b,op2b,resb)]) {
   res = sat.q31(RUND(aop u* bop) << 1)[63:32];
}
Rd = concat(rest, resb);
x=0</pre>
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

#### \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKABS32 (unsigned long long a)

DKABS32 (64-bit SIMD 32-bit Saturating Absolute)

Type: SIMD

#### Syntax:

```
DKABS32 Rd, Rs1
# Rd, Rs1 are all even/odd pair of registers
```

#### Purpose:

Get the absolute value of 32-bit signed integer elements simultaneously.

# **Description**:

This instruction calculates the absolute value of 32-bit signed integer elements stored in Rs1 and writes the element results to Rd. If the input number is 0x8000\_0000, this instruction generates 0x7fff\_ffff as the output and sets the OV bit to 1.

#### **Operations:**

```
src = Rs1.W[x];
if (src == 0x8000_0000) {
    src = 0x7fff_ffff;
    OV = 1;
} else if (src[31] == 1)
    src = -src;
}
Rd.W[x] = src;
x=1...0
```

Parameters a – [in] unsigned long long type of value stored in a

**Returns** value stored in unsigned long long type

# \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKSLRA32 (unsigned long long a, int b)

DKSLRA32 (64-bit SIMD 32-bit Shift Left Logical with Saturation or Shift Right Arithmetic)

Type: SIMD

### Syntax:

```
DKSLRA32 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

#### Purpose:

Do 31-bit elements logical left (positive) or arithmetic right (negative) shift operation with Q31 saturation for the left shift.

#### **Description**:

The 31-bit data elements of Rs1 are left-shifted logically or right-shifted arithmetically based on the value of Rs2[5:0]. Rs2[5:0] is in the signed range of [-2 $^5$ , 2 $^5$ -1]. A positive Rs2[5:0] means logical left shift and a negative Rs2[4:0] means arithmetic right shift. The shift amount is the absolute value of Rs2[5:0]. However, the behavior of Rs2[5:0]==-2 $^5$  (0x20) is defined to be equivalent to the behavior of Rs2[5:0]==-(2 $^5$ -1) (0x21).

#### **Operations:**

```
if (Rs2[5:0] < 0) {
    sa = -Rs2[5:0];
    sa = (sa == 32)? 31 : sa;
    Rd.W[x] = SE32(Rs1.W[x][31:sa]);
} else {
    sa = Rs2[4:0];
    res[(31+sa):0] = Rs1.W[x] <<(logic) sa;
    if (res > (2^31)-1) {
        res[31:0] = 0x7fff_ffff; OV = 1;
} else if (res < -2^31) {
        res[31:0] = 0x8000_0000; OV = 1;
}</pre>
```

(continues on next page)

(continued from previous page)

```
Rd.W[x] = res[31:0];
}
x=1...0
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] int type of value stored in b

**Returns** value stored in unsigned long long type

# \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKADD32 (unsigned long long a, unsigned long long b)

DKADD32(64-bit SIMD 32-bit Signed Saturating Addition)

Type: SIMD

# Syntax:

```
DKADD32 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

#### Purpose:

Do 32-bit signed integer element saturating additions simultaneously.

#### **Description**:

This instruction adds the 32-bit signed integer elements in Rs1 with the 32-bit signed integer elements in Rs2. If any of the results are beyond the Q31 number range ( $-2^31 \le 2^31-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to Rd.

# **Operations:**

```
res[x] = Rs1.W[x] + Rs2.W[x];
if (res[x] > 0x7fff_ffff) {
    res[x] = 0x7fff_ffff;
    OV = 1;
} else if (res[x] < 0x8000_0000) {
    res[x] = 0x8000_0000;
    OV = 1;
}
Rd.W[x] = res[x];
x=1...0</pre>
```

# **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKSUB32 (unsigned long long a, unsigned long long b)

DKSUB32 (64-bit SIMD 32-bit Signed Saturating Subtraction)

Type: SIMD

# Syntax:

```
DKSUB32 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

#### Purpose:

Do 32-bit signed integer element saturating subtractions simultaneously.

### **Description**:

This instruction subtracts the 32-bit signed integer elements in Rs2 from the 32-bit signed integer elements in Rs1. If any of the results are beyond the Q31 number range ( $-2^31 \le 2^31-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to Rd.

# **Operations:**

```
res[x] = Rs1.W[x] - Rs2.W[x];
if (res[x] > (2^31)-1) {
   res[x] = (2^31)-1;
   OV = 1;
} else if (res[x] < -2^31) {
   res[x] = -2^31;
   OV = 1;
}
Rd.W[x] = res[x];
x=1...0</pre>
```

# **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

# \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DRADD16 (unsigned long long a, unsigned long long b)

DRADD16 (64-bit SIMD 16-bit Halving Signed Addition)

Type: SIMD

#### Syntax:

```
DRADD16 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

# Purpose:

Do 16-bit signed integer element additions simultaneously. The results are halved to avoid overflow or saturation.

# **Description**:

This instruction adds the 16-bit signed integer elements in Rs1 with the 16-bit signed integer elements in Rs2. The results are first arithmetically right-shifted by 1 bit and then written to Rd.

#### **Operations:**

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

# \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DSUB16 (unsigned long long a, unsigned long long b)

DSUB16 (64-bit SIMD 16-bit Halving Signed Subtraction)

Type: SIMD

# Syntax:

```
DSUB16 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

# Purpose:

Do 16-bit integer element subtractions simultaneously.

# **Description**:

This instruction adds the 16-bit signed integer elements in Rs1 with the 16-bit signed integer elements in Rs2. The results are first arithmetically right-shifted by 1 bit and then written to Rd.

#### **Operations:**

# **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

# \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DRADD32 (unsigned long long a, unsigned long long b)

DRADD32 (64-bit SIMD 32-bit Halving Signed Addition)

Type: SIMD

# Syntax:

```
DRADD32 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

#### Purpose:

Do 32-bit signed integer element additions simultaneously. The results are halved to avoid overflow or saturation.

# **Description**:

This instruction adds the 32-bit signed integer elements in Rs1 with the 32-bit signed integer elements in Rs2. The results are first arithmetically right-shifted by 1 bit and then written to Rd.

# **Operations:**

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

# \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DSUB32 (unsigned long long a, unsigned long long b)

DSUB32 (64-bit SIMD 32-bit Halving Signed Subtraction)

Type: SIMD

#### Syntax:

```
DSUB32 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

#### Purpose:

Do 32-bit integer element subtractions simultaneously.

#### **Description**:

This instruction subtracts the 32-bit signed integer elements in Rs2 from the 32-bit signed integer elements in Rs1. The results are written to Rd.

# **Operations:**

```
 \begin{array}{l} Rd.W[x] = [(Rs1.E[x]) - (Rs2.E[x])]; \\ x=1...0  \end{array}
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

# \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DMSR16 (unsigned long a, unsigned long b)

DMSR16 (Signed Multiply Halfs with Right Shift 16-bit and Cross Multiply Halfs with Right Shift 16-bit)

Type: SIMD

#### Syntax:

```
DMSR16 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

#### Purpose:

Do two signed 16-bit multiplications and cross multiplications from the 16-bit elements of two registers; and each multiplications performs a right shift operation.

#### **Description**:

For the DMSR16 instruction, multiply the top 16-bit Q15 content of 32-bit chunks in Rs1 with the top 16-bit Q15 content of 32-bit chunks in Rs2, multiply the bottom 16-bit Q15 content of 32-bit chunks in Rs1 with the bottom 16-bit Q15 content of 32-bit chunks in Rs2. At the same time, multiply the top 16-bit Q15 content of 32-bit chunks in Rs1 with the bottom16-bit Q15 content of 32-bit chunks in Rs2 and multiply the bottom16-bit Q15 content of 32-bit chunks in Rs1 with the top16-bit Q15 content of 32-bit chunks in Rs2. The Q31 results are then right-shifted 16-bits and clipped to Q15 values. The Q15 results are then written into Rd.

#### **Operations:**

```
Rd.H[0] = (Rs1.H[0] s* Rs2.H[0]) s>> 16
Rd.H[1] = (Rs1.H[1] s* Rs2.H[1]) s>> 16
Rd.H[2] = (Rs1.H[1] s* Rs2.H[0]) s>> 16
Rd.H[3] = (Rs1.H[0] s* Rs2.H[1]) s>> 16
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long long type

```
__STATIC_FORCEINLINE unsigned long long __RV_DMSR17 (unsigned long a, unsigned long b)
```

DMSR17 (Signed Multiply Halfs with Right Shift 17-bit and Cross Multiply Halfs with Right Shift 17-bit)

Type: SIMD

#### Syntax:

```
DMSR17 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

# Purpose:

Do two signed 16-bit multiplications and cross multiplications from the 16-bit elements of two registers; and each multiplications performs a right shift operation.

#### **Description**:

For the DMSR17 instruction, multiply the top 16-bit Q15 content of 32-bit chunks in Rs1 with the top 16-bit Q15 content of 32-bit chunks in Rs2, multiply the bottom 16-bit Q15 content of 32-bit chunks in Rs1 with the bottom 16-bit Q15 content of 32-bit chunks in Rs2. At the same time, multiply the top 16-bit Q15 content of 32-bit chunks in Rs1 with the bottom 16-bit Q15 content of 32-bit chunks in Rs2 and multiply the bottom 16-bit Q15 content of 32-bit chunks in Rs1 with the top 16-bit Q15 content of 32-bit chunks in Rs2. The Q31 results are then right-shifted 17-bits and clipped to Q15 values. The Q15 results are then written into Rd.

### **Operations:**

```
Rd.H[0] = (Rs1.H[0] s* Rs2.H[0]) s>> 17

Rd.H[1] = (Rs1.H[1] s* Rs2.H[1]) s>> 17

Rd.H[2] = (Rs1.H[1] s* Rs2.H[0]) s>> 17

Rd.H[3] = (Rs1.H[0] s* Rs2.H[1]) s>> 17
```

#### **Parameters**

- a [in] unsigned long type of value stored in a
- **b** [in] unsigned long type of value stored in b

**Returns** value stored in unsigned long long type

# \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DMSR33 (unsigned long long a, unsigned long long b)

DMSR33 (Signed Multiply with Right Shift 33-bit and Cross Multiply with Right Shift 33-bit)

Type: SIMD

### Syntax:

```
DMSR33 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

#### Purpose:

Do two signed 32-bit multiplications from the 32-bit elements of two registers, and each multiplications performs a right shift operation.

#### **Description**:

For the DMSR33 instruction, multiply the top 32-bit Q31 content of 64-bit chunks in Rs1 with the top 32-bit Q31 content of 64-bit chunks in Rs2. At the same time, multiply the bottom 32-bit Q31 content of 64-bit chunks in Rs1 with the bottom 32-bit Q31 content of 64-bit. The Q64 results are then right-shifted 33-bits and clipped to Q31 values. The Q31 results are then written into Rd.

#### **Operations:**

```
Rd.W[0] = (Rs1.W[0] s* Rs2.W[0]) s>> 33
Rd.W[1] = (Rs1.W[1] s* Rs2.W[1]) s>> 33
```

# **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

# \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DMXSR33 (unsigned long long a, unsigned long long b)

DMXSR33 (Signed Multiply with Right Shift 33-bit and Cross Multiply with Right Shift 33-bit)

Type: SIMD

### Syntax:

```
DMXSR33 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

#### Purpose:

Do two signed 32-bit cross multiplications from the 32-bit elements of two registers, and each multiplications performs a right shift operation.

# **Description:**

For the DMXSR33 instruction, multiply the top 32-bit Q31 content of 64-bit chunks in Rs1 with the bottom 32-bit Q31 content of 64-bit chunks in Rs2. At the same time, multiply the bottom 32-bit Q31 content of 64-bit chunks in Rs1 with the top 32-bit Q31 content of 64-bit chunks in Rs2. The Q63 results are then right-shifted 33-bits and clipped to Q31 values. The Q31 results are then written into Rd.

# **Operations:**

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

# \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_DREDAS16 (unsigned long long a)

DREDAS16 (Reduced Addition and Reduced Subtraction)

Type: SIMD

#### Syntax:

```
DREDAS16 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

# Purpose:

Do halfs reduced subtraction and halfs reduced addition from a register. The result is written to Rd.

#### **Description**:

For the DREDAS16 instruction, subtract the top 16-bit Q15 element from the bottom 16-bit Q15 element of the bottom 32-bit Q31 content of 64-bit chunks in Rs1. At the same time, add the the top16-bit Q15 element with the bottom16-bit Q15 element of the top 32-bit Q31 content of 64-bit chunks in Rs1. The two Q15 results are then written into Rd.

#### **Operations:**

```
Rd.H[0] = Rs1.H[0] - Rs1.H[1]
Rd.H[1] = Rs1.H[2] + Rs1.H[3]
```

Parameters a – [in] unsigned long long type of value stored in a

Returns value stored in unsigned long type

#### \_\_STATIC\_FORCEINLINE unsigned long \_\_RV\_DREDSA16 (unsigned long long a)

DREDSA16 (Reduced Subtraction and Reduced Addition)

Type: SIMD

Syntax:

```
DREDSA16 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

# Purpose:

Do halfs reduced subtraction and halfs reduced addition from a register. The result is written to Rd.

#### **Description**:

For the DREDSA16 instruction, add the top 16-bit Q15 element from the bottom 16-bit Q15 element of the bottom 32-bit Q31 content of 64-bit chunks in Rs1. At the same time, subtract the the top16-bit Q15 element with the bottom16-bit Q15 element of the top 32-bit Q31 content of 64-bit chunks in Rs1. The two Q15 results are then written into Rd.

#### **Operations:**

```
Rd.H[0] = Rs1.H[0] + Rs1.H[1]
Rd.H[1] = Rs1.H[2] - Rs1.H[3]
```

Parameters a – [in] unsigned long longtype of value stored in a

**Returns** value stored in unsigned long type

```
__STATIC_FORCEINLINE int16_t __RV_DKCLIP64 (unsigned long long a)
```

DKCLIP64 (64-bit Clipped to 16-bit Saturation Value)

Type: SIMD

#### Syntax:

```
DKCLIP64 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

#### Purpose:

Do 15-bit element arithmetic right shift operations and limit result into 32-bit int, then do saturate operation to 16-bit and clip result to 16-bit Q15.

# **Description**:

For the DKCLIP64 instruction, shift the input 15 bits to the right and data convert the result to 32-bit int type, after which the input is saturated to limit the data to between 2^15-1 and -2^15. the result is converted to 16-bits q15 type. The final results are written to Rd.

#### **Operations:**

```
const int32_t max = (int32_t)((1U << 15U) - 1U);
const int32_t min = -1 - max ;
int32_t val = (int32_t)(Rs s>> 15);
if (val > max) {
   Rd = max;
} else if (val < min) {
   Rd = min;
} else {
   Rd = (int16_t)val;
}</pre>
```

**Parameters a** – [in] unsigned long long type of value stored in a

**Returns** value stored in int16\_t type

```
__STATIC_FORCEINLINE unsigned long long __RV_DKMDA (unsigned long long a, unsigned long long b)
```

DKMDA (Signed Multiply Two Halfs and Add)

Type: SIMD

# Syntax:

```
DKMDA Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

#### Purpose:

Do two signed 16-bit multiplications from the 32-bit elements of two registers; and then adds the two 32-bit results together. The addition result may be saturated.

#### **Description**:

This instruction multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2 and then adds the result to the result of multiplying the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. The addition result is checked for saturation. If saturation happens, the result is saturated to 2^31-1 The final results are written to Rd. The 16-bit contents are treated as signed integers

#### **Operations:**

```
if (Rs1.W[x] != 0x80008000) or (Rs2.W[x] != 0x80008000){
  Rd.W[x] = (Rs1.W[x].H[1] * Rs2.W[x].H[1]) + (Rs1.W[x].H[0] * Rs2.W[x].H[0]);
} else {
  Rd.W[x] = 0x7ffffffff;
  OV = 1;
}
x=1...0
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

# \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKMXDA (unsigned long long a, unsigned long long b)

DKMXDA (Signed Crossed Multiply Two Halfs and Add)

Type: SIMD

#### Syntax:

```
DKMXDA Rd, Rs1, Rs2
```

#### Purpose:

Do two signed 16-bit multiplications from the 32-bit elements of two registers; and then adds the two 32-bit results together. The addition result may be saturated.

• DKMXDA: top\*bottom + top\*bottom (per 32-bit element)

# **Description**:

This instruction multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 and then adds the result to the result of multiplying the top 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2. The addition result is checked for saturation. If saturation happens, the result is saturated to 2^31-1 The final results are written to Rd. The 16-bit contents are treated as signed integers.

#### **Operations:**

```
if (Rs1.W[x] != 0x80008000) or (Rs2.W[x] != 0x80008000){
Rd.W[x] = (Rs1.W[x].H[1] * Rs2.W[x].H[0]) + (Rs1.W[x].H[0] * Rs2.W[x].H[1]);
} else {
Rd.W[x] = 0x7ffffffff;
OV = 1;
}
x=1...0
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

```
__STATIC_FORCEINLINE unsigned long long __RV_DSMDRS (unsigned long long a, unsigned long long b)
```

DSMDRS (Signed Multiply Two Halfs and Reverse Subtract)

Type: SIMD

# Syntax:

```
DSMDRS Rd, Rs1, Rs2
```

#### Purpose:

Do two signed 16-bit multiplications from the 32-bit elements of two registers; and then perform a subtraction operation between the two 32-bit results.

• DSMDRS: bottom\*bottom - top\*top (per 32-bit element)

# **Description**:

This instruction multiplies the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 and then subtracts the result from the result of multiplying the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2. The subtraction result is written to the corresponding 32-bit element of Rd (The 16-bit contents of multiplication are treated as signed integers).

# **Operations:**

# **Parameters**

• a – [in] unsigned long long type of value stored in a

• **b** – [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

# \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DSMXDS (unsigned long long a, unsigned long long b)

DSMXDS (Signed Crossed Multiply Two Halfs and Subtract)

Type: SIMD

Syntax:

```
DSMXDS Rd, Rs1, Rs2
```

### Purpose:

Do two signed 16-bit multiplications from the 32-bit elements of two registers; and then perform a subtraction operation between the two 32-bit results.

• DSMXDS: top\*bottom - bottom\*top (per 32-bit element)

# **Description**:

This instruction multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2. The subtraction result is written to the corresponding 32-bit element of Rd. The 16-bit contents of multiplication are treated as signed integers.

# **Operations:**

# **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

# \_\_STATIC\_FORCEINLINE long long \_\_RV\_DSMBB32 (unsigned long long a, unsigned long long b)

DSMBB32 (Signed Multiply Bottom Word & Bottom Word)

Type: SIMD

Syntax:

```
DSMBB32 Rd, Rs1, Rs2
```

# Purpose:

Multiply the signed 32-bit element of a register with the signed 32-bit element of another register and write the 64-bit result to a third register.

• DSMBB32: bottom\*bottom

# **Description**:

This instruction multiplies the bottom 32-bit element of Rs1 with the bottom 32-bit element of Rs2. The 64-bit multiplication result is written to Rd. The 32-bit contents of Rs1 and Rs2 are treated as signed integers.

#### **Operations:**

```
res = (Rs1.W[0] * Rs2.W[0]);
Rd = res;
```

#### **Parameters**

- $\mathbf{a} [\mathbf{in}]$  unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in long long type

```
__STATIC_FORCEINLINE long long __RV_DSMBB32_SRA14 (unsigned long long a, unsigned long long b)
```

DSMBB32.sra14 (Signed Crossed Multiply Two Halfs and Subtract with Right Shift 14)

Type: SIMD

# Syntax:

```
DSMBB32.sra14 Rd, Rs1, Rs2
```

#### **Purpose**:

Multiply the signed 32-bit element of a register with the signed 32-bit element of another register, then right shift 14- bit, finally write the 64-bit result to a third register.

• DSMBB32.sra14: bottom\*bottom s>> 14

# **Description**:

This instruction multiplies the bottom 32-bit element of Rs1 with the bottom 32-bit element of Rs2. The 64-bit multiplication result is written to Rd after right shift 14-bit. The 32-bit contents of Rs1 and Rs2 are treated as signed integers.

# **Operations:**

```
res = (Rs1.W[0] * Rs2.W[0]) s>> 14;
Rd = res;
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in long long type

# \_\_STATIC\_FORCEINLINE long long \_\_RV\_DSMBB32\_SRA32 (unsigned long long a, unsigned long long b)

DSMBB32.sra32 (Signed Crossed Multiply Two Halfs and Subtract with Right Shift 32)

Type: SIMD

# Syntax:

```
DSMBB32.sra32 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

## Purpose:

Multiply the signed 32-bit element of a register with the signed 32-bit element of another register, then right shift 32- bit, finally write the 64-bit result to a third register.

• DSMBB32.sra32: bottom\*bottom s >> 32

#### **Description**:

This instruction multiplies the bottom 32-bit element of Rs1 with the bottom 32-bit element of Rs2. The 64-bit multiplication result is written to Rd after right shift 32-bit. The 32-bit contents of Rs1 and Rs2 are treated as signed integers.

# **Operations:**

```
res = (Rs1.W[0] * Rs2.W[0]) s>> 32;
Rd = res;
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in long long type

```
__STATIC_FORCEINLINE long long __RV_DSMBT32 (unsigned long long a, unsigned long long b)
```

SMBT32 (Signed Multiply Bottom Word & Top Word)

Type: SIMD

#### Syntax:

```
DSMBT32 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

# Purpose:

Multiply the signed 32-bit element of a register with the signed 32-bit element of another register and write the 64-bit result to a third register.

DSMBT32: bottom\*top

#### **Description**:

This instruction multiplies the bottom 32-bit element of Rs1 with the top 32-bit element of Rs2. The 64-bit multiplication result is written to Rd. The 32-bit contents of Rs1 and Rs2 are treated as signed integers.

# **Operations**:

```
res = (Rs1.W[0] * Rs2.W[0]);
Rd = res;
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in long long type

```
__STATIC_FORCEINLINE long long __RV_DSMBT32_SRA14 (unsigned long long a, unsigned long long b)
```

DSMBT32.sra14 (Signed Multiply Bottom Word & Top Word with Right Shift 14)

Type: SIMD

#### Syntax:

```
DSMBT32.sra14 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

#### Purpose:

Multiply the signed 32-bit element of a register with the signed 32-bit element of another register, then right shift 14- bit, finally write the 64-bit result to a third register.

• DSMBT32.sra14: bottom\*bottom s>> 14

#### **Description**:

This instruction multiplies the bottom 32-bit element of Rs1 with the top 32-bit element of Rs2. The 64-bit multiplication result is written to Rd after right shift 14-bit. The 32-bit contents of Rs1 and Rs2 are treated as signed integers.

# **Operations:**

```
res = (Rs1.W[0] * Rs2.W[0]) s>> 14;
Rd = res;
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in long long type

```
__STATIC_FORCEINLINE long long __RV_DSMBT32_SRA32 (unsigned long long a, unsigned long long b)
```

DSMBT32.sra32 (Signed Crossed Multiply Two Halfs and Subtract with Right Shift 32)

Type: SIMD

# Syntax:

```
DSMBT32.sra32 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

#### Purpose:

Multiply the signed 32-bit element of a register with the signed 32-bit element of another register, then right shift 32- bit, finally write the 64-bit result to a third register.

• DSMBT32.sra32: bottom\*bottom s>> 32

# **Description**:

This instruction multiplies the bottom 32-bit element of Rs1 with the top 32-bit element of Rs2. The 64-bit multiplication result is written to Rd after right shift 32-bit. The 32-bit contents of Rs1 and Rs2 are treated as signed integers.

# **Operations:**

```
res = (Rs1.W[0] * Rs2.W[0]) s>> 14;
Rd = res;
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in long long type

```
__STATIC_FORCEINLINE long long __RV_DSMTT32 (unsigned long long a, unsigned long long b)
```

DSMTT32 (Signed Multiply Top Word & Top Word)

Type: SIMD

# Syntax:

```
DSMTT32 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

#### Purpose:

Multiply the signed 32-bit element of a register with the signed 32-bit element of another register and write the 64-bit result to a third register.

• DSMTT32: top\*top

#### **Description**:

This instruction multiplies the top 32-bit element of Rs1 with the top 32-bit element of Rs2. The 64-bit multiplication result is written to Rd. The 32-bit contents of Rs1 and Rs2 are treated as signed integers.

# **Operations:**

```
res = Rs1.W[1] * Rs2.W[1];
Rd = res;
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in long long type

# \_\_STATIC\_FORCEINLINE long long \_\_RV\_DSMTT32\_SRA14 (unsigned long long a, unsigned long long b)

DSMTT32.sra14 (Signed Multiply Top Word & Top Word with Right Shift 14-bit)

Type: SIMD

# Syntax:

```
DSMTT32.sra14 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

## Purpose:

Multiply the signed 32-bit element of a register with the signed 32-bit element of another register, then right shift 14-bit, finally write the 64-bit result to a third register.

• DSMTT32.sra14: top\*top s>> 14

# **Description**:

This instruction multiplies the top 32-bit element of Rs1 with the top 32-bit element of Rs2. The 64-bit multiplication result is written to Rd after right shift 14-bit. The 32-bit contents of Rs1 and Rs2 are treated as signed integers.

# **Operations:**

```
res = Rs1.W[1] * Rs2.W[1] >> 14;
Rd = res;
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in long long type

```
__STATIC_FORCEINLINE long long __RV_DSMTT32_SRA32 (unsigned long long a, unsigned long long b)
```

DSMTT32.sra32 (Signed Multiply Top Word & Top Word with Right Shift 32-bit)

Type: SIMD

#### Syntax:

```
DSMTT32.sra32 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

# Purpose:

Multiply the signed 32-bit element of a register with the signed 32-bit element of another register, then right shift 32-bit, finally write the 64-bit result to a third register.

• DSMTT32.sra32: top\*top s>> 32

#### **Description**:

This instruction multiplies the top 32-bit element of Rs1 with the top 32-bit element of Rs2. The 64-bit multiplication result is written to Rd after right shift 32-bit. The 32-bit contents of Rs1 and Rs2 are treated as signed integers.

# **Operations:**

```
res = Rs1.W[1] * Rs2.W[1] >> 32;
Rd = res;
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in long long type

# \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DPKBB32 (unsigned long long a, unsigned long long b)

DPKBB32 (Pack Two 32-bit Data from Both Bottom Half)

Type: SIMD

#### Syntax:

```
DPKBB32 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

#### **Purpose**:

Pack 32-bit data from 64-bit chunks in two registers.

• DPKBB32: bottom.bottom

# **Description:**

This instruction moves Rs1.W[0] to Rd.W[1] and moves Rs2.W[0] to Rd.W[0].

# **Operations:**

```
Rd = CONCAT(Rs1.W[0], Rs2.W[0]);
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

Returns value stored in unsigned long long type

# $\_\_STATIC\_FORCEINLINE$ unsigned long long $\_\_RV\_DPKBT32$ (unsigned long long a, unsigned long long b)

DPKBT32 (Pack Two 32-bit Data from Bottom and Top Half)

Type: SIMD

# Syntax:

```
DPKBT32 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

# Purpose:

Pack 32-bit data from 64-bit chunks in two registers.

• DPKBT32: bottom.top

#### **Description:**

This instruction moves Rs1.W[0] to Rd.W[1] and moves Rs2.W[1] to Rd.W[0].

# **Operations:**

```
Rd = CONCAT(Rs1.W[0], Rs2.W[1]);
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

# \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DPKTT32 (unsigned long long a, unsigned long long b)

DPKTT32 (Pack Two 32-bit Data from Both Top Half)

Type: SIMD

# Syntax:

```
DPKTT32 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

#### Purpose:

Pack 32-bit data from 64-bit chunks in two registers.

• DPKTT32: top.top

# **Description**:

This instruction moves Rs1.W[1] to Rd.W[0] and moves Rs2.W[1] to Rd.W[0].

#### **Operations:**

```
Rd = CONCAT(Rs1.W[1], Rs2.W[1]);
```

# **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

# \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DPKTB32 (unsigned long long a, unsigned long long b)

DPKTB32 (Pack Two 32-bit Data from Top and Bottom Half)

Type: SIMD

# Syntax:

```
DPKTB32 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

### Purpose:

Pack 32-bit data from 64-bit chunks in two registers.

• DPKTB32: top.bottom

# **Description**:

This instruction moves Rs1.W[1] to Rd.W[1] and moves Rs2.W[0] to Rd.W[0].

# **Operations:**

```
Rd = CONCAT(Rs1.W[1], Rs2.W[0]);
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

# \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DPKTB16 (unsigned long long a, unsigned long long b)

DPKTB16 (Pack Two 32-bit Data from Top and Bottom Half)

Type: SIMD

# Syntax:

```
DPKTB16 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

#### **Purpose**:

Pack 16-bit data from 32-bit chunks in two registers.

• DPKTB16: top.bottom

#### **Description**:

This instruction moves Rs1.W[x] [31:16] to Rd.W[x] [31:16] and moves Rs2.W[x] [15:0] to Rd.W[x] [15:0].

# **Operations:**

```
Rd.W[x][31:0] = CONCAT(Rs1.W[x][31:16], Rs2.W[x][15:0]);
x=1...0
```

### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

# \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DPKBB16 (unsigned long long a, unsigned long long b)

DPKBB16 (Pack Two 16-bit Data from Both Bottom Half)

Type: SIMD

#### Syntax:

```
DPKBB16 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

# Purpose:

Pack 16-bit data from 32-bit chunks in two registers.

• PKBB16: bottom.bottom

# **Description**:

This instruction moves Rs1.W[x][15:0] to Rd.W[x][31:16] and moves Rs2.W[x][15:0] to Rd.W[x][15:0].

#### **Operations:**

```
Rd.W[x][31:0] = CONCAT(Rs1.W[x][15:0], Rs2.W[x][15:0]);
x=1...0
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

# \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DPKBT16 (unsigned long long a, unsigned long long b)

DPKBT16 (Pack Two 16-bit Data from Bottom and Top Half)

Type: SIMD

# Syntax:

```
DPKBT16 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

# **Purpose**:

Pack 16-bit data from 32-bit chunks in two registers.

• PKBT16: bottom.top

#### **Description**:

This instruction moves Rs1.W[x] [15:0] to Rd.W[x] [31:16] and moves Rs2.W[x] [31:16] to Rd.W[x] [15:0].

# **Operations:**

```
Rd.W[x][31:0] = CONCAT(Rs1.W[x][15:0], Rs2.W[x][31:16]);
x=1...0
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DPKTT16 (unsigned long long a, unsigned long long b)

DPKTT16 (Pack Two 16-bit Data from Both Top Half)

Type: SIMD

# Syntax:

```
DPKTT16 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

#### Purpose:

Pack 16-bit data from 32-bit chunks in two registers.

• PKTT16 top.top

# **Description**:

This instruction moves Rs1.W[x] [31:16] to Rd.W[x] [31:16] and moves Rs2.W[x] [31:16] to Rd.W[x] [15:0].

# **Operations:**

```
Rd.W[x][31:0] = CONCAT(Rs1.W[x][31:16], Rs2.W[x][31:16]);
x=1...0
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

# \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DSRA16 (unsigned long long a, unsigned long b)

DSRA16 (SIMD 16-bit Shift Right Arithmetic)

Type: SIMD

#### Syntax:

```
DSRA16 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

# Purpose:

Do 16-bit element arithmetic right shift operations simultaneously. The shift amount is a variable from a GPR.

#### **Description**:

The 16-bit data elements in Rs1 are right-shifted arithmetically, that is, the shifted out bits are filled with the sign-bit of the data elements. The shift amount is specified by the low-order 4-bits of the value in the Rs2 register. And the results are written to Rd.

### **Operations:**

```
sa = Rs2[3:0];
if (sa != 0)
{
```

(continues on next page)

(continued from previous page)

```
Rd.H[x] = SE16(Rs1.H[x][15:sa]);
} else {
Rd = Rs1;
}
x=3...0
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b [in]** unsigned long type of value stored in b

Returns value stored in unsigned long long type

# \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DADD16 (unsigned long long a, unsigned long long b)

DADD16 (16-bit Addition)

Type: SIMD

## Syntax:

```
DADD16 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

#### Purpose:

Do 16-bit integer element additions simultaneously.

# **Description**:

This instruction adds the 16-bit unsigned integer elements in Rs1 with the 16-bit unsigned integer elements in Rs2. And the results are written to Rd.

## **Operations:**

```
Rd.H[x] = Rs1.H[x] + Rs2.H[x];
 x=3...0
```

# **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

# \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DADD32 (unsigned long long a, unsigned long long b)

DADD32 (32-bit Addition)

Type: SIMD

# Syntax:

```
DADD32 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

Do 32-bit integer element additions simultaneously.

# **Description**:

This instruction adds the 32-bit integer elements in Rs1 with the 32-bit integer elements in Rs2, and then writes the 32-bit element results to Rd.

#### **Operations:**

```
Rd.W[x] = Rs1.W[x] + Rs2.W[x];
x=1...0
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

```
__STATIC_FORCEINLINE unsigned long long __RV_DSMBB16 (unsigned long long a, unsigned long long b)
```

DSMBB16 (Signed Multiply Bottom Half & Bottom Half)

Type: SIMD

# Syntax:

```
DSMBB16 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

# Purpose:

Multiply the signed 16-bit content of the 32-bit elements of a register with the signed 16-bit content of the 32-bit elements of another register and write the result to a third register.

• DSMBB16: W[x].bottom\*W[x].bottom

# **Description**:

For the DSMBB16 instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2. The multiplication results are written to Rd. The 16-bit contents of Rs1 and Rs2 are treated as signed integers.

# **Operations**:

```
Rd.W[x] = Rs1.W[x].H[0] * Rs2.W[x].H[0];
x=1...0
```

# **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

# \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DSMBT16 (unsigned long long a, unsigned long long b)

DSMBT16 (Signed Multiply Bottom Half & Top Half)

Type: SIMD Syntax:

```
DSMBT16 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

#### Purpose:

Multiply the signed 16-bit content of the 32-bit elements of a register with the signed 16-bit content of the 32-bit elements of another register and write the result to a third register.

• DSMBT16: W[x].bottom \*W[x].top

## **Description**:

For the DSMBT16 instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. The multiplication results are written to Rd. The 16-bit contents of Rs1 and Rs2 are treated as signed integers.

#### **Operations:**

```
Rd.W[x] = Rs1.W[x].H[0] * Rs2.W[x].H[1];
x=1...0
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

# \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DSMTT16 (unsigned long long a, unsigned long long b)

DSMTT16 (Signed Multiply Top Half & Top Half)

Type: SIMD

## Syntax:

```
DSMTT16 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

## Purpose:

Multiply the signed 16-bit content of the 32-bit elements of a register with the signed 16-bit content of the 32-bit elements of another register and write the result to a third register.

• DSMTT16: W[x].top \* W[x].top

#### **Description**:

For the DSMTT16 instruction, it multiplies the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. The multiplication results are written to Rd. The 16-bit contents of Rs1 and Rs2 are treated as signed integers.

#### **Operations:**

```
Rd.W[x] = Rs1.W[x].H[1] * Rs2.W[x].H[1];
x=1...0
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

# \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DRCRSA16 (unsigned long long a, unsigned long long b)

DRCRSA16 (16-bit Signed Halving Cross Subtraction & Addition)

Type: SIMD

#### Syntax:

```
DRCRSA16 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

#### Purpose:

Do 16-bit signed integer element subtraction and 16-bit signed integer element addition in a 32-bit chunk simultaneously. Operands are from crossed positions in 32-bit chunks. The results are halved to avoid overflow or saturation.

## **Description**:

This instruction subtracts the 16-bit signed integer in [31:16] of 32-bit chunks in Rs1 with the 16-bit signed integer in [15:0] of 32-bit chunks in Rs2, and adds the 16-bit signed integer in [31:16] of 32-bit chunks in Rs2 from the 16-bit signed integer in [15:0] of 32-bit chunks in Rs1. The element results are first logically right-shifted by 1 bit and then written to [31:16] of 32- bit chunks in Rd and [15:0] of 32-bit chunks in Rd.

## **Operations:**

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

# \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DRCRSA32 (unsigned long long a, unsigned long long b)

DRCRSA32 (32-bit Signed Halving Cross Subtraction & Addition)

Type: SIMD

Syntax:

```
DRCRSA32 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

Do 32-bit signed integer element subtraction and 32-bit signed integer element addition in a 64-bit chunk simultaneously. Operands are from crossed 32-bit elements. The results are halved to avoid overflow or saturation.

## **Description:**

This instruction subtracts the 32-bit signed integer element in [63:32] of Rs1 with the 32-bit signed integer element in [31:0] of Rs2, and adds the 32-bit signed integer element in [63:32] of Rs2 from the 32-bit signed integer element in [31:0] of Rs1. The element results are first arithmetically right-shifted by 1 bit and then written to [63:32] of Rd for addition and [31:0] of Rd for subtraction.

## **Operations:**

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

```
__STATIC_FORCEINLINE unsigned long long __RV_DRCRAS16 (unsigned long long a, unsigned long long b)
```

DRCRAS16 (16-bit Signed Halving Cross Addition & Subtraction)

Type: SIMD

# Syntax:

```
DRCRAS16 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

#### Purpose:

Do 16-bit signed integer element subtraction and 16-bit signed integer element addition in a 32-bit chunk simultaneously. Operands are from crossed positions in 32-bit chunks. The results are halved to avoid overflow or saturation.

# **Description**:

This instruction adds the 16-bit unsigned integer in [31:16] of 32-bit chunks in Rs1 with the 16-bit unsigned integer in [15:0] of 32-bit chunks in Rs2, and subtracts the 16-bit unsigned integer in [31:16] of 32-bit chunks in Rs2 from the 16-bit unsigned integer in [15:0] of 32-bit chunks in Rs1. The element results are first logically right-shifted by 1 bit and then written to [31:16] of 32-bit chunks in Rd and [15:0] of 32-bit chunks in Rd.

## **Operations:**

```
Rd.W[x][31:16] = (Rs1.W[x][31:16] + Rs2.W[x][15:0]) s>> 1;
Rd.W[x][15:0] = (Rs1.W[x][15:0] - Rs2.W[x][31:16]) s>> 1;
x=1...0
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

# \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DRCRAS32 (unsigned long long a, unsigned long long b)

DRCRAS32 (32-bit Signed Cross Addition & Subtraction)

Type: SIMD

# Syntax:

```
DRCRAS32 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

## Purpose:

Do 32-bit signed integer element addition and 32-bit signed integer element subtraction in a 64-bit chunk simultaneously. Operands are from crossed 32-bit elements. The results are halved to avoid overflow or saturation.

#### **Description:**

This instruction adds the 32-bit signed integer element in [63:32] of Rs1 with the 32-bit signed integer element in [31:0] of Rs2, and subtracts the 32-bit signed integer element in [63:32] of Rs2 from the 32-bit signed integer element in [31:0] of Rs1. The element results are first arithmetically right-shifted by 1 bit and then written to [63:32] of Rd for addition and [31:0] of Rd for subtraction.

## **Operations:**

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

# \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKCRAS16 (unsigned long long a, unsigned long long b)

DKCRAS16 (16-bit Signed Saturating Cross Addition & Subtraction)

Type: SIMD

#### Syntax:

```
DKCRAS16 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

#### Purpose:

Do 16-bit signed integer element saturating addition and 16-bit signed integer element saturating subtraction in a 32-bit chunk simultaneously. Operands are from crossed positions in 32-bit chunks.

## **Description**:

This instruction adds the 16-bit signed integer element in [31:16] of 32-bit chunks in Rs1 with the 16-bit signed integer element in [15:0] of 32-bit chunks in Rs2; at the same time, it subtracts the 16-bit signed integer element in [31:16] of 32-bit chunks in Rs2 from the 16-bit signed integer element in [15:0] of 32-bit chunks in Rs1. If any of the results are beyond the Q15 number range (- $2^15 < 2^15 - 2^15 - 1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to [31:16] of 32-bit chunks in Rd for subtraction and [15:0] of 32-bit chunks in Rd for addition.

#### **Operations:**

```
res1 = Rs1.W[x][31:16] - Rs2.W[x][15:0];
res2 = Rs1.W[x][15:0] + Rs2.W[x][31:16];
for (res in [res1, res2]) {
   if (res > (2^15)-1) {
      res = (2^15)-1;
      OV = 1;
   } else if (res < -2^15) {
      res = -2^15;
      OV = 1;
   }
}
Rd.W[x][31:16] = res1;
Rd.W[x][15:0] = res2;
x=1...0</pre>
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKCRSA16 (unsigned long long a, unsigned long long b)

DKCRSA16 (16-bit Signed Saturating Cross Subtraction & Addition)

Type: SIMD

#### Syntax:

```
DKCRSA16 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

#### Purpose:

Do 16-bit signed integer element saturating subtraction and 16-bit signed integer element saturating addition in a 32-bit chunk simultaneously. Operands are from crossed positions in 32-bit chunks.

## **Description**:

This instruction subtracts the 16-bit signed integer element in [15:0] of 32-bit chunks in Rs2 from the 16-bit signed integer element in [31:16] of 32-bit chunks in Rs1; at the same time, it adds the 16-bit signed integer element in [31:16] of 32-bit chunks in Rs2 with the 16-bit signed integer element in [15:0] of 32-bit chunks in Rs1. If any of the results are beyond the Q15 number range ( $-2^15 \le 2^15 \le 2^15$ 

#### **Operations:**

```
res1 = Rs1.W[x][31:16] + Rs2.W[x][15:0];
res2 = Rs1.W[x][15:0] - Rs2.W[x][31:16];
for (res in [res1, res2]) {
   if (res > (2^15)-1) {
      res = (2^15)-1;
      OV = 1;
   } else if (res < -2^15) {
      res = -2^15;
      OV = 1;
   }
}
Rd.W[x][31:16] = res1;
Rd.W[x][15:0] = res2;
x=1...0</pre>
```

## **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

```
__STATIC_FORCEINLINE unsigned long long __RV_DRSUB16 (unsigned long long a, unsigned long long b)
```

DRSUB16 (16-bit Signed Halving Subtraction)

Type: SIMD

# Syntax:

```
DRSUB16 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

# Purpose:

Do 16-bit signed integer element subtractions simultaneously. The results are halved to avoid overflow or saturation.

# **Description**:

This instruction subtracts the 16-bit signed integer elements in Rs2 from the 16-bit signed integer elements in Rs1. The results are first arithmetically right-shifted by 1 bit and then written to Rd.

#### **Operations:**

```
Rd.H[x] = (Rs1.H[x] - Rs2.H[x])  s>> 1;
 x=3...0
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

# \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DSTSA32 (unsigned long long a, unsigned long long b)

DSTSA32 (32-bit Straight Subtraction & Addition)

Type: SIMD Syntax:

```
DSTSA32 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

#### Purpose:

Do 32-bit integer element subtraction and 32-bit integer element addition in a 64-bit chunk simultaneously. Operands are from corresponding 32-bit elements.

## **Description**:

This instruction subtracts the 32-bit integer element in [63:32] of Rs2 from the 32-bit integer element in [63:32] of Rs1, and writes the result to [63:32] of Rd; at the same time, it adds the 32-bit integer element in [31:0] of Rs1 with the 32-bit integer element in [31:0] of Rs2, and writes the result to [31:0] of Rd.

#### **Operations:**

```
Rd.W[1] = Rs1.W[1] - Rs2.W[1];
Rd.W[0] = Rs1.W[0] + Rs2.W[0];
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

# \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DSTAS32 (unsigned long long a, unsigned long long b)

DSTAS32 (SIMD 32-bit Straight Addition & Subtractionn)

Type: SIMD

# Syntax:

```
DSTAS32 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

## Purpose:

Do 32-bit integer element addition and 32-bit integer element subtraction in a 64-bit chunk simultaneously. Operands are from corresponding 32-bit elements.

# **Description**:

This instruction adds the 32-bit integer element in [63:32] of Rs1 with the 32-bit integer element in [63:32] of Rs2, and writes the result to [63:32] of Rd; at the same time, it subtracts the 32-bit integer element in [31:0] of Rs2 from the 32-bit integer element in [31:0] of Rs1, and writes the result to [31:0] of Rd.

# **Operations:**

```
Rd.W[1] = Rs1.W[1] + Rs2.W[1];
Rd.W[0] = Rs1.W[0] - Rs2.W[0];
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

# \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKCRSA32 (unsigned long long a, unsigned long long b)

DKCRSA32 (32-bit Signed Saturating Cross Subtraction & Addition)

Type: SIMD

# Syntax:

```
DKCRSA32 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

#### Purpose:

Do 32-bit signed integer element saturating subtraction and 32-bit signed integer element saturating addition in a 64-bit chunk simultaneously. Operands are from crossed 32-bit elements.

# **Description**:

This instruction subtracts the 32-bit integer element in [31:0] of Rs2 from the 32-bit integer element in [63:32] of Rs1; at the same time, it adds the 32-bit integer element in [31:0] of Rs1 with the 32-bit integer element in [63:32] of Rs2. If any of the results are beyond the Q31 number range ( $-2^31 <= 2^31$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to [63:32] of Rd for subtraction and [31:0] of Rd for addition.

## **Operations:**

```
res[1] = Rs1.W[1] - Rs2.W[0];
res[0] = Rs1.W[0] + Rs2.W[1];
if (res[x] > (2^31)-1) {
    res[x] = (2^31)-1;
    OV = 1;
} else if (res < -2^31) {
    res[x] = -2^31;
    OV = 1;
}
Rd.W[1] = res[1];
Rd.W[0] = res[0];</pre>
```

## **Parameters**

- a [in] unsigned long long type of value stored in a
- $\mathbf{b} [\mathbf{in}]$  unsigned long long type of value stored in  $\mathbf{b}$

**Returns** value stored in unsigned long long type

```
__STATIC_FORCEINLINE unsigned long long __RV_DKCRAS32 (unsigned long long a, unsigned long long b)
```

DKCRAS32 (32-bit Signed Saturating Cross Addition & Subtraction)

Type: SIMD

Syntax:

```
DKCRAS32 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

#### Purpose:

Do 32-bit signed integer element saturating subtraction and 32-bit signed integer element saturating addition in a 64-bit chunk simultaneously. Operands are from crossed 32-bit elements.

## **Description**:

This instruction adds the 32-bit integer element in [31:0] of Rs2 from the 32-bit integer element in [63:32] of Rs1; at the same time, it subtracts the 32-bit integer element in [31:0] of Rs1 with the 32-bit integer element in [63:32] of Rs2. If any of the results are beyond the Q31 number range ( $-2^31 \le 2^31$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to [63:32] of Rd for subtraction and [31:0] of Rd for addition.

## **Operations:**

```
res[1] = Rs1.W[1] + Rs2.W[0];
res[0] = Rs1.W[0] - Rs2.W[1];
if (res[x] > (2^31)-1) {
    res[x] = (2^31)-1;
    OV = 1;
} else if (res < -2^31) {
    res[x] = -2^31;
    OV = 1;
}
Rd.W[1] = res[1];
Rd.W[0] = res[0];</pre>
```

## **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DCRSA32 (unsigned long long a, unsigned long long b)

DCRSA32 (32-bit Cross Subtraction & Addition)

Type: SIMD

# Syntax:

```
DCRSA32 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

Do 32-bit integer element subtraction and 32-bit integer element addition in a 64-bit chunk simultaneously. Operands are from crossed 32-bit elements.

## **Description:**

This instruction adds the 32-bit integer element in [63:32] of Rs1 with the 32-bit integer element in [31:0] of Rs2, and writes the result to [63:32] of Rd; at the same time, it subtracts the 32-bit integer element in [63:32] of Rs2 from the 32-bit integer element in [31:0] of Rs1, and writes the result to [31:0] of Rd.

# **Operations:**

```
res[1] = Rs1.W[1] - Rs2.W[0];
res[0] = Rs1.W[0] + Rs2.W[1];
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

```
__STATIC_FORCEINLINE unsigned long long __RV_DCRAS32 (unsigned long long a, unsigned long long b)
```

DCRAS32 (32-bit Cross Addition & Subtraction)

Type: SIMD

#### Syntax:

```
DCRAS32 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

# Purpose:

Do 32-bit integer element addition and 32-bit integer element subtraction in a 64-bit chunk simultaneously. Operands are from crossed 32-bit elements.

#### **Description**:

This instruction subtracts the 32-bit integer element in [63:32] of Rs1 with the 32-bit integer element in [31:0] of Rs2, and writes the result to [63:32] of Rd; at the same time, it adds the 32-bit integer element in [63:32] of Rs2 from the 32-bit integer element in [31:0] of Rs1, and writes the result to [31:0] of Rd.

#### **Operations:**

```
res[1] = Rs1.W[1] - Rs2.W[0];
res[0] = Rs1.W[0] + Rs2.W[1];
```

# **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

```
__STATIC_FORCEINLINE unsigned long long __RV_DKSTSA16 (unsigned long long a, unsigned long long b)
```

DKSTSA16 (16-bit Signed Saturating Straight Subtraction & Addition)

Type: SIMD

## Syntax:

```
DKSTSA16 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

#### Purpose:

Do 16-bit signed integer element saturating subtraction and 16-bit signed integer element saturating addition in a 32-bit chunk simultaneously. Operands are from corresponding positions in 32-bit chunks.

## **Description**:

This instruction subtracts the 16-bit signed integer element in [31:16] of 32-bit chunks in Rs2 from the 16-bit signed integer element in [31:16] of 32-bit chunks in Rs1; at the same time, it adds the 16-bit signed integer element in [15:0] of 32-bit chunks in Rs2 with the 16-bit signed integer element in [15:0] of 32-bit chunks in Rs1. If any of the results are beyond the Q15 number range ( $-2^15 <= 2^15-1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to [31:16] of 32-bit chunks in Rd for subtraction and [15:0] of 32-bit chunks in Rd for addition.

## **Operations:**

```
res1 = Rs1.W[x][31:16] - Rs2.W[x][31:16];
res2 = Rs1.W[x][15:0] + Rs2.W[x][15:0];
for (res in [res1, res2]) {
   if (res > (2^15)-1) {
      res = (2^15)-1;
      OV = 1;
    } else if (res < -2^15) {
      res = -2^15;
      OV = 1;
   }
}
Rd.W[x][31:16] = res1;
Rd.W[x][15:0] = res2;
x=1...0</pre>
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKSTAS16 (unsigned long long a, unsigned long long b)

DKSTAS16 (16-bit Signed Saturating Straight Addition & Subtraction)

Type: SIMD Syntax:

```
DKSTAS16 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

Do 16-bit signed integer element saturating addition and 16-bit signed integer element saturating subtraction in a 32-bit chunk simultaneously. Operands are from corresponding positions in 32-bit chunks.

#### **Description**:

This instruction adds the 16-bit signed integer element in [31:16] of 32-bit chunks in Rs1 with the 16-bit signed integer element in [31:16] of 32-bit chunks in Rs2; at the same time, it subtracts the 16-bit signed integer element in [15:0] of 32-bit chunks in Rs2 from the 16-bit signed integer element in [15:0] of 32-bit chunks in Rs1. If any of the results are beyond the Q15 number range (- $2^15 < 2^15 - 2^15 - 1$ ), they are saturated to the range and the OV bit is set to 1. The saturated results are written to [31:16] of 32-bit chunks in Rd for subtraction and [15:0] of 32-bit chunks in Rd for addition.

## **Operations:**

```
res1 = Rs1.W[x][31:16] + Rs2.W[x][31:16];
res2 = Rs1.W[x][15:0] - Rs2.W[x][15:0];
for (res in [res1, res2]) {
   if (res > (2^15)-1) {
      res = (2^15)-1;
      OV = 1;
    } else if (res < -2^15) {
      res = -2^15;
      OV = 1;
   }
}
Rd.W[x][31:16] = res1;
Rd.W[x][15:0] = res2;
x=1...0</pre>
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

# \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DRSUB32 (unsigned long long a, unsigned long long b)

DRSUB32 (32-bit Signed Halving Subtraction)

Type: SIMD

# Syntax:

```
DRSUB32 Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

#### Purpose:

Do 32-bit signed integer element subtractions simultaneously. The results are halved to avoid overflow or saturation.

## **Description**:

This instruction subtracts the 32-bit signed integer elements in Rs2 from the 32-bit signed integer elements in Rs1. The results are first arithmetically right-shifted by 1 bit and then written to Rd.

## **Operations:**

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

# \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DPACK32 (signed long a, signed long b)

DPACK32 (SIMD Pack Two 32-bit Data To 64-bit)

Type: SIMD

## Syntax:

```
DPACK32 Rd, Rs1, Rs2
# Rd is even/odd pair of register
```

## Purpose:

Pack two 32-bit datas which from two registers into a 64-bit data.

## **Description**:

This instruction moves 32-bit Rs1 to Rd.W[1] and moves 32-bit Rs2 to Rd.W[0].

## **Operations:**

```
Rd = CONCAT(Rs1.W , Rs2.W);
```

#### **Parameters**

- a [in] signed long type of value stored in a
- **b** [in] signed long type of value stored in b

**Returns** value stored in unsigned long long type

# \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DSUNPKD810 (unsigned long long a)

DSUNPKD810 (Signed Unpacking Bytes 1 & 0)

Type: SIMD

# Syntax:

```
DSUNPKD810 Rd, Rs1
# Rd, Rs1 are all even/odd pair of registers
```

Unpack byte 1 and byte 0 of 32-bit chunks in a register into two 16-bit signed halfwords of 32-bit chunks in a register.

## **Description:**

For the DSUNPKD810 instruction, it unpacks byte 1 and byte 0 of 32-bit chunks in Rs1 into two 16-bit signed halfwords and writes the results to the top part and the bottom part of 32-bit chunks in Rd.

## **Operations:**

```
Rd.W[m].H[1] = SE16(Rs1.W[m].B[1])
Rd.W[m].H[0] = SE16(Rs1.W[m].B[0])
```

Parameters a – [in] unsigned long long type of value stored in a

**Returns** value stored in unsigned long long type

# \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DSUNPKD820 (unsigned long long a)

DSUNPKD820 (Signed Unpacking Bytes 2 & 0)

Type: SIMD

## Syntax:

```
DSUNPKD820 Rd, Rs1
# Rd, Rs1 are all even/odd pair of registers
```

## Purpose:

Unpack byte 2 and byte 0 of 32-bit chunks in a register into two 16-bit signed halfwords of 32-bit chunks in a register.

## **Description:**

For the DSUNPKD820 instruction, it unpacks byte 2 and byte 0 of 32-bit chunks in Rs1 into two 16-bit signed halfwords and writes the results to the top part and the bottom part of 32-bit chunks in Rd.

# **Operations:**

```
Rd.W[m].H[1] = SE16(Rs1.W[m].B[2])
Rd.W[m].H[0] = SE16(Rs1.W[m].B[0])
```

**Parameters a – [in]** unsigned long long type of value stored in a

**Returns** value stored in unsigned long long type

# \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DSUNPKD830 (unsigned long long a)

DSUNPKD830 (Signed Unpacking Bytes 3 & 0)

Type: SIMD

#### Syntax:

```
DSUNPKD830 Rd, Rs1
# Rd, Rs1 are all even/odd pair of registers
```

Unpack byte 3 and byte 0 of 32-bit chunks in a register into two 16-bit signed halfwords of 32-bit chunks in a register.

## **Description:**

For the DSUNPKD830 instruction, it unpacks byte 3 and byte 0 of 32-bit chunks in Rs1 into two 16-bit signed halfwords and writes the results to the top part and the bottom part of 32-bit chunks in Rd.

## **Operations:**

```
Rd.W[m].H[1] = SE16(Rs1.W[m].B[3])
Rd.W[m].H[0] = SE16(Rs1.W[m].B[0])
```

Parameters a – [in] unsigned long long type of value stored in a

**Returns** value stored in unsigned long long type

# \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DSUNPKD831 (unsigned long long a)

DSUNPKD831 (Signed Unpacking Bytes 3 & 1)

Type: SIMD

## Syntax:

```
DSUNPKD831 Rd, Rs1
# Rd, Rs1 are all even/odd pair of registers
```

## Purpose:

Unpack byte 3 and byte 1 of 32-bit chunks in a register into two 16-bit signed halfwords of 32-bit chunks in a register.

## **Description:**

For the DSUNPKD831 instruction, it unpacks byte 3 and byte 1 of 32-bit chunks in Rs1 into two 16-bit signed halfwords and writes the results to the top part and the bottom part of 32-bit chunks in Rd.

# **Operations:**

```
Rd.W[m].H[1] = SE16(Rs1.W[m].B[3])
Rd.W[m].H[0] = SE16(Rs1.W[m].B[1])
```

**Parameters a – [in]** unsigned long long type of value stored in a

**Returns** value stored in unsigned long long type

# \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DSUNPKD832 (unsigned long long a)

DSUNPKD832 (Signed Unpacking Bytes 3 & 2)

Type: SIMD

# Syntax:

```
DSUNPKD832 Rd, Rs1
# Rd, Rs1 are all even/odd pair of registers
```

Unpack byte 3 and byte 2 of 32-bit chunks in a register into two 16-bit signed halfwords of 32-bit chunks in a register.

## **Description:**

For the DSUNPKD832 instruction, it unpacks byte 3 and byte 2 of 32-bit chunks in Rs1 into two 16-bit signed halfwords and writes the results to the top part and the bottom part of 32-bit chunks in Rd.

## **Operations:**

```
Rd.W[m].H[1] = SE16(Rs1.W[m].B[3])
Rd.W[m].H[0] = SE16(Rs1.W[m].B[2])
```

Parameters a – [in] unsigned long long type of value stored in a

**Returns** value stored in unsigned long long type

# \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DZUNPKD810 (unsigned long long a)

DZUNPKD810 (UnSigned Unpacking Bytes 1 & 0)

Type: SIMD

# Syntax:

```
DZUNPKD810 Rd, Rs1
# Rd, Rs1 are all even/odd pair of registers
```

## Purpose:

Unpack byte 1 and byte 0 of 32-bit chunks in a register into two 16-bit unsigned halfwords of 32-bit chunks in a register.

## **Description:**

For the DZUNPKD810 instruction, it unpacks byte 1 and byte 0 of 32-bit chunks in Rs1 into two 16-bit unsigned halfwords and writes the results to the top part and the bottom part of 32-bit chunks in Rd.

# **Operations:**

```
Rd.W[m].H[1] = SE16(Rs1.W[m].B[1])
Rd.W[m].H[0] = SE16(Rs1.W[m].B[0])
```

**Parameters a – [in]** unsigned long long type of value stored in a

**Returns** value stored in unsigned long long type

# \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DZUNPKD820 (unsigned long long a)

DZUNPKD820 (UnSigned Unpacking Bytes 2 & 0)

Type: SIMD

```
Syntax:
```

```
DZUNPKD820 Rd, Rs1
# Rd, Rs1 are all even/odd pair of registers
```

Unpack byte 2 and byte 0 of 32-bit chunks in a register into two 16-bit unsigned halfwords of 32-bit chunks in a register.

## **Description:**

For the DZUNPKD820 instruction, it unpacks byte 2 and byte 0 of 32-bit chunks in Rs1 into two 16-bit unsigned halfwords and writes the results to the top part and the bottom part of 32-bit chunks in Rd.

# **Operations:**

```
Rd.W[m].H[1] = SE16(Rs1.W[m].B[2])
Rd.W[m].H[0] = SE16(Rs1.W[m].B[0])
```

Parameters a – [in] unsigned long long type of value stored in a

**Returns** value stored in unsigned long long type

# \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DZUNPKD830 (unsigned long long a)

DZUNPKD830 (UnSigned Unpacking Bytes 3 & 0)

Type: SIMD

# Syntax:

```
DZUNPKD830 Rd, Rs1
# Rd, Rs1 are all even/odd pair of registers
```

## Purpose:

Unpack byte 3 and byte 0 of 32-bit chunks in a register into two 16-bit unsigned halfwords of 32-bit chunks in a register.

## **Description:**

For the DZUNPKD830 instruction, it unpacks byte 3 and byte 0 of 32-bit chunks in Rs1 into two 16-bit unsigned halfwords and writes the results to the top part and the bottom part of 32-bit chunks in Rd.

# **Operations:**

```
Rd.W[m].H[1] = SE16(Rs1.W[m].B[3])
Rd.W[m].H[0] = SE16(Rs1.W[m].B[0])
```

**Parameters a – [in]** unsigned long long type of value stored in a

**Returns** value stored in unsigned long long type

# \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DZUNPKD831 (unsigned long long a)

DZUNPKD831 (UnSigned Unpacking Bytes 3 & 1)

Type: SIMD

#### Syntax:

```
DZUNPKD831 Rd, Rs1
# Rd, Rs1 are all even/odd pair of registers
```

Unpack byte 3 and byte 1 of 32-bit chunks in a register into two 16-bit unsigned halfwords of 32-bit chunks in a register.

## **Description:**

For the DZUNPKD831 instruction, it unpacks byte 3 and byte 1 of 32-bit chunks in Rs1 into two 16-bit unsigned halfwords and writes the results to the top part and the bottom part of 32-bit chunks in Rd.

#### **Operations:**

```
Rd.W[m].H[1] = SE16(Rs1.W[m].B[3])
Rd.W[m].H[0] = SE16(Rs1.W[m].B[1])
```

Parameters a – [in] unsigned long long type of value stored in a

**Returns** value stored in unsigned long long type

## \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DZUNPKD832 (unsigned long long a)

DZUNPKD832 (UnSigned Unpacking Bytes 3 & 2)

Type: SIMD

## Syntax:

```
DZUNPKD832 Rd, Rs1
# Rd, Rs1 are all even/odd pair of registers
```

## Purpose:

Unpack byte 3 and byte 2 of 32-bit chunks in a register into two 16-bit unsigned halfwords of 32-bit chunks in a register.

## **Description:**

For the DZUNPKD832 instruction, it unpacks byte 3 and byte 2 of 32-bit chunks in Rs1 into two 16-bit unsigned halfwords and writes the results to the top part and the bottom part of 32-bit chunks in Rd.

# **Operations:**

```
Rd.W[m].H[1] = SE16(Rs1.W[m].B[3])
Rd.W[m].H[0] = SE16(Rs1.W[m].B[2])
```

**Parameters a – [in]** unsigned long long type of value stored in a

**Returns** value stored in unsigned long long type

# group NMSIS\_Core\_DSP\_Intrinsic\_NUCLEI\_N3

(RV32 only) Nuclei Customized N3 DSP Instructions

This is Nuclei customized DSP N3 instructions only for RV32

#### **Functions**

```
__STATIC_FORCEINLINE unsigned long long __RV_DKMMAC (unsigned long long t, unsigned long long a, unsigned long long b)
```

DKMMAC (64-bit MSW 32x32 Signed Multiply and Saturating Add)

Type: SIMD

#### Syntax:

```
DKMMAC Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

## Purpose:

Do MSW 32x32 element signed multiplications and saturating addition simultaneously. The results are written into Rd.

## **Description**:

This instruction multiplies the signed 32-bit elements of Rs1 with the signed 32-bit elements of Rs2 and adds the most significant 32-bit multiplication results with the signed 32-bit elements of Rd. If the addition result is beyond the Q31 number range ( $-2^31 \le 2^31-1$ ), it is saturated to the range and the OV bit is set to 1. The results after saturation are written to Rd. The .u form of the instruction additionally rounds up the most significant 32-bit of the 64-bit multiplication results by adding a 1 to bit 31 of the results.

# **Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; op3t = Rd.W[x+1] // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; op3b = Rd.W[x] // bottom
for ((aop,bop,dop,res) in [(op1t,op2t,op3t,rest), (op1b,op2b,op3b,resb)]) {
   res = sat.q31(dop + (aop s* bop)[63:32]);
}
Rd = concat(rest, resb);
x=0
```

#### **Parameters**

- t [in] unsigned long long type of value stored in t
- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

 $\_$ STATIC\_FORCEINLINE unsigned long long  $\_$ RV\_DKMMAC\_U (unsigned long long t, unsigned long long a, unsigned long long b)

DKMMAC.u (64-bit MSW 32x32 Unsigned Multiply and Saturating Add)

Type: SIMD

#### Syntax:

```
DKMMAC.u Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

Do MSW 32x32 element unsigned multiplications and saturating addition simultaneously. The results are written into Rd.

#### **Description**:

This instruction multiplies the signed 32-bit elements of Rs1 with the signed 32-bit elements of Rs2 and adds the most significant 32-bit multiplication results with the signed 32-bit elements of Rd. If the addition result is beyond the Q31 number range ( $-2^31 \le 2^31-1$ ), it is saturated to the range and the OV bit is set to 1. The results after saturation are written to Rd. The .u form of the instruction additionally rounds up the most significant 32-bit of the 64-bit multiplication results by adding a 1 to bit 31 of the results.

# **Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; op3t = Rd.W[x+1] // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; op3b = Rd.W[x] // bottom
for ((aop,bop,dop,res) in [(op1t,op2t,op3t,rest), (op1b,op2b,op3b,resb)]) {
   res = sat.q31(dop + RUND(aop u* bop)[63:32]);
}
Rd = concat(rest, resb);
x=0
```

#### **Parameters**

- t [in] unsigned long long type of value stored in t
- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

```
__STATIC_FORCEINLINE unsigned long long __RV_DKMMSB (unsigned long long t, unsigned long long a, unsigned long long b)
```

DKMMSB (64-bit MSW 32x32 Signed Multiply and Saturating Sub)

Type: SIMD

# Syntax:

```
DKMMSB Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

#### Purpose:

Do MSW 32x32 element signed multiplications and saturating subtraction simultaneously. The results are written into Rd.

# **Description**:

This instruction multiplies the signed 32-bit elements of Rs1 with the signed 32-bit elements of Rs2 and subtracts the most significant 32-bit multiplication results from the signed 32-bit elements of Rd. If the subtraction result is beyond the Q31 number range ( $-2^31 \le 2^31-1$ ), it is saturated to the range and the OV bit is set to 1. The results after saturation are written to Rd. The .u form of the instruction additionally rounds up the most significant 32-bit of the 64-bit multiplication results by adding a 1 to bit 31 of the results.

# **Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; op3t = Rd.W[x+1] // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; op3b = Rd.W[x] // bottom
for ((aop,bop,dop,res) in [(op1t,op2t,op3t,rest), (op1b,op2b,op3b,resb)]) {
   res = sat.q31(dop - (aop s* bop)[63:32]);
}
Rd = concat(rest, resb);
x=0
```

#### **Parameters**

- t [in] unsigned long long type of value stored in t
- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

Returns value stored in unsigned long long type

```
__STATIC_FORCEINLINE unsigned long long __RV_DKMMSB_U (unsigned long long t, unsigned long long a, unsigned long long b)
```

DKMMSB.u (64-bit MSW 32x32 Unsigned Multiply and Saturating Sub)

Type: SIMD

## Syntax:

```
DKMMSB.u Rd, Rs1, Rs2
# Rd, Rs1, Rs2 are all even/odd pair of registers
```

#### Purpose:

Do MSW 32x32 element unsigned multiplications and saturating subtraction simultaneously. The results are written into Rd.

#### **Description**:

This instruction multiplies the signed 32-bit elements of Rs1 with the signed 32-bit elements of Rs2 and subtracts the most significant 32-bit multiplication results from the signed 32-bit elements of Rd. If the subtraction result is beyond the Q31 number range ( $-2^31 \le 2^31 \le 2^$ 

#### **Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; op3t = Rd.W[x+1] // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; op3b = Rd.W[x] // bottom
for ((aop,bop,dop,res) in [(op1t,op2t,op3t,rest), (op1b,op2b,op3b,resb)]) {
   res = sat.q31(dop - (aop u* bop)[63:32]);
}
Rd = concat(rest, resb);
x=0
```

#### **Parameters**

- t [in] unsigned long long type of value stored in t
- a [in] unsigned long long type of value stored in a

• **b** – [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

```
__STATIC_FORCEINLINE unsigned long long __RV_DKMADA (unsigned long long t, unsigned long long a, unsigned long long b)
```

DKMADA (Saturating Signed Multiply Two Halfs and Two Adds)

Type: DSP

#### Syntax:

```
DKMADA Rd, Rs1, Rs2
```

#### Purpose:

Do two 16x16 with 32-bit signed double addition simultaneously. The results are written into Rd.

#### **Description**:

It multiplies the bottom 16-bit content of 32-bit elements in Rs1 with the bottom 16-bit content of 32-bit elements in Rs2 and then adds the result to the result of multiplying the top 16-bit content of 32-bit elements in Rs1 with the top 16-bit content of 32-bit elements in Rs2.

#### **Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; op3t = Rd.W[x+1] // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; op3b = Rd.W[x] // bottom

for ((aop,bop,dop,res) in [(op1t,op2t,op3t,rest), (op1b,op2b,op3b,resb)]) {
    mul1 = aop.H[1] s* bop.H[1];
    mul2 = aop.H[0] s* bop.H[0];
    res = sat.q31(dop + mul1 + mul2);
}
Rd = concat(rest, resb);
x=0
```

#### **Parameters**

- t [in] unsigned long long type of value stored in t
- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

# \_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DKMAXDA (unsigned long long t, unsigned long long a, unsigned long long b)

DKMAXDA (Two Cross 16x16 with 32-bit Signed Double Add)

Type: DSP Syntax:

```
DKMAXDA Rd, Rs1, Rs2
```

# Purpose:

Do two cross 16x16 with 32-bit signed double addition simultaneously. The results are written into Rd.

## **Description**:

It multiplies the top 16-bit content of 32-bit elements in Rs1 with the bottom 16-bit content of 32-bit elements in Rs2 and then adds the result to the result of multiplying the bottom 16-bit content of 32-bit elements in Rs1 with the top 16-bit content of 32-bit elements in elements in Rs2.

# **Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; op3t = Rd.W[x+1] // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; op3b = Rd.W[x] // bottom

for ((aop,bop,dop,res) in [(op1t,op2t,op3t,rest), (op1b,op2b,op3b,resb)]) {
    mul1 = aop.H[1] s* bop.H[0];
    mul2 = aop.H[0] s* bop.H[1];
    res = sat.q31(dop + mul1 + mul2);
}
Rd = concat(rest, resb);
x=0
```

#### **Parameters**

- t [in] unsigned long long type of value stored in t
- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

```
__STATIC_FORCEINLINE unsigned long long __RV_DKMADS (unsigned long long t, unsigned long long a, unsigned long long b)
```

DKMADS (Two 16x16 with 32-bit Signed Add and Sub)

Type: DSP

## Syntax:

```
DKMADS Rd, Rs1, Rs2
```

## Purpose:

Do two 16x16 with 32-bit signed addition and subtraction simultaneously. The results are written into Rd.

#### **Description**:

It multiplies the bottom 16-bit content of 32-bit elements in Rs1 with the bottom 16-bit content of 32-bit elements in Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of 32-bit elements in Rs1 with the top 16-bit content of 32-bit elements in Rs2.

# **Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; op3t = Rd.W[x+1] // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; op3b = Rd.W[x] // bottom

for ((aop,bop,dop,res) in [(op1t,op2t,op3t,rest), (op1b,op2b,op3b,resb)]) {
   mul1 = aop.H[1] s* bop.H[1];
   mul2 = aop.H[0] s* bop.H[0];
   res = sat.q31(dop + mul1 - mul2);
}
```

(continues on next page)

(continued from previous page)

```
Rd = concat(rest, resb);
x=0
```

#### **Parameters**

- t [in] unsigned long long type of value stored in t
- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

```
__STATIC_FORCEINLINE unsigned long long __RV_DKMADRS (unsigned long long t, unsigned long long a, unsigned long long b)
```

DKMADRS (Two 16x16 with 32-bit Signed Add and Reversed Sub)

Type: DSP Syntax:

```
DKMADRS Rd, Rs1, Rs2
```

## Purpose:

Do two 16x16 with 32-bit signed addition and revered subtraction simultaneously. The results are written into Rd.

# **Description**:

it multiplies the top 16-bit content of 32-bit elements in Rs1 with the top 16-bit content of 32-bit elements in Rs2 and then subtracts the result from the result of multiplying the bottom 16-bit content of 32-bit elements in Rs1 with the bottom 16-bit content of 32- bit elements in Rs2

## **Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; op3t = Rd.W[x+1] // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; op3b = Rd.W[x] // bottom

for ((aop,bop,dop,res) in [(op1t,op2t,op3t,rest), (op1b,op2b,op3b,resb)]) {
    mul1 = aop.H[1] s* bop.H[1];
    mul2 = aop.H[0] s* bop.H[0];
    res = sat.q31(dop - mul1 + mul2);
}
Rd = concat(rest, resb);
x=0
```

# **Parameters**

- t [in] unsigned long long type of value stored in t
- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

```
__STATIC_FORCEINLINE unsigned long long __RV_DKMAXDS (unsigned long long t, unsigned long long a, unsigned long long b)
```

DKMAXDS (Saturating Signed Crossed Multiply Two Halfs & Subtract & Add)

Type: DSP Syntax:

```
DKMAXDS Rd, Rs1, Rs2
```

#### Purpose:

Do two cross 16x16 with 32-bit signed addition and subtraction simultaneously. The results are written into Rd.

## **Description**:

Do two signed 16-bit multiplications from 32-bit elements in two registers; and then perform a subtraction operation between the two 32-bit results. Then add the subtraction result to the corresponding 32-bit elements in a third register. The addition result may be saturated.

# **Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; op3t = Rd.W[x+1] // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; op3b = Rd.W[x] // bottom

for ((aop,bop,dop,res) in [(op1t,op2t,op3t,rest), (op1b,op2b,op3b,resb)]) {
    mul1 = aop.H[1] s* bop.H[0];
    mul2 = aop.H[0] s* bop.H[1];
    res = sat.q31(dop + mul1 - mul2);
}
Rd = concat(rest, resb);
x=0
```

#### **Parameters**

- t [in] unsigned long long type of value stored in t
- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

# $\_\_STATIC\_FORCEINLINE$ unsigned long long $\_\_RV\_DKMSDA$ (unsigned long long t, unsigned long long a, unsigned long long b)

DKMSDA (Two 16x16 with 32-bit Signed Double Sub)

Type: DSP Syntax:

```
DKMSDA Rd, Rs1, Rs2
```

#### Purpose:

Do two 16x16 with 32-bit signed double subtraction simultaneously. The results are written into Rd.

# **Description**:

it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2 and multiplies the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2.

#### **Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; op3t = Rd.W[x+1] // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; op3b = Rd.W[x] // bottom

for ((aop,bop,dop,res) in [(op1t,op2t,op3t,rest), (op1b,op2b,op3b,resb)]) {
    mul1 = aop.H[1] s* bop.H[0];
    mul2 = aop.H[0] s* bop.H[1];
    res = sat.q31(dop - mul1 - mul2);
}
Rd = concat(rest, resb);
x=0
```

#### **Parameters**

- t [in] unsigned long long type of value stored in t
- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

```
__STATIC_FORCEINLINE unsigned long long __RV_DKMSXDA (unsigned long long t, unsigned long long a, unsigned long long b)
```

DKMSXDA (Two Cross 16x16 with 32-bit Signed Double Sub)

Type: DSP

## Syntax:

```
DKMSXDA Rd, Rs1, Rs2
```

#### Purpose:

Do two cross 16x16 with 32-bit signed double subtraction simultaneously. The results are written into Rd.

# **Description**:

It multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 and multiplies the top 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2.

#### **Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; op3t = Rd.W[x+1] // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; op3b = Rd.W[x] // bottom

for ((aop,bop,dop,res) in [(op1t,op2t,op3t,rest), (op1b,op2b,op3b,resb)]) {
   mul1 = aop.H[1] s* bop.H[0];
   mul2 = aop.H[0] s* bop.H[1];
   res = sat.q31(dop - mul1 - mul2);
}
Rd = concat(rest, resb);
x=0
```

#### **Parameters**

- t [in] unsigned long long type of value stored in t
- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

```
__STATIC_FORCEINLINE unsigned long long __RV_DSMAQA (unsigned long long t, unsigned long long a, unsigned long long b)
```

DSMAQA (Four Signed 8x8 with 32-bit Signed Add)

Type: DSP

#### Syntax:

```
DSMAQA Rd, Rs1, Rs2
```

#### Purpose:

Do four signed 8x8 with 32-bit signed addition simultaneously. The results are written into Rd.

## **Description:**

This instruction multiplies the four signed 8-bit elements of 32-bit chunks of Rs1 with the four signed 8-bit elements of 32-bit chunks of Rs2 and then adds the four results together with the signed content of the corresponding 32-bit chunks of Rd. The final results are written back to the corresponding 32-bit chunks in Rd.

## **Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; op3t = Rd.W[x+1] // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; op3b = Rd.W[x] // bottom

for ((aop,bop,dop,res) in [(op1t,op2t,op3t,rest), (op1b,op2b,op3b,resb)]) {
    m0 = aop.B[0] s* bop.B[0];
    m1 = aop.B[1] s* bop.B[1];
    m2 = aop.B[2] s* bop.B[2];
    m3 = aop.B[3] s* bop.B[3];
    res = dop + m0 + m1 + m2 + m3;
}
Rd = concat(rest, resb);
x=0
```

# **Parameters**

- t [in] unsigned long long type of value stored in t
- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DSMAQA\_SU (unsigned long long t, unsigned long long a, unsigned long long b)

DSMAQA.SU (Four Signed 8 x Unsigned 8 with 32-bit Signed Add)

Type: DSP

#### Syntax:

```
DSMAQA.SU Rd, Rs1, Rs2
```

#### Purpose:

Do four Signed 8 x Unsigned 8 with 32-bit unsigned addition simultaneously. The results are written into Rd.

#### **Description**:

This instruction multiplies the four unsigned 8-bit elements of 32-bit chunks of Rs1 with the four signed 8-bit elements of 32-bit chunks of Rs2 and then adds the four results together with the unsigned content of the corresponding 32-bit chunks of Rd. The final results are written back to the corresponding 32-bit chunks in Rd.

#### **Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; op3t = Rd.W[x+1] // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; op3b = Rd.W[x] // bottom

for ((aop,bop,dop,res) in [(op1t,op2t,op3t,rest), (op1b,op2b,op3b,resb)]) {
    m0 = aop.B[0] su* bop.B[0];
    m1 = aop.B[1] su* bop.B[1];
    m2 = aop.B[2] su* bop.B[2];
    m3 = aop.B[3] su* bop.B[3];
    res = dop + m0 + m1 + m2 + m3;
}
Rd = concat(rest, resb);
x=0
```

#### **Parameters**

- t [in] unsigned long long type of value stored in t
- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

\_\_STATIC\_FORCEINLINE unsigned long long \_\_RV\_DUMAQA (unsigned long long t, unsigned long long a, unsigned long long b)

DUMAQA (Four Unsigned 8x8 with 32-bit Unsigned Add)

Type: DSP

## Syntax:

```
DUMAQA Rd, Rs1, Rs2
```

## Purpose:

Do four unsigned 8x8 with 32-bit unsigned addition simultaneously. The results are written into Rd.

#### **Description**:

This instruction multiplies the four unsigned 8-bit elements of 32-bit chunks of Rs1 with the four unsigned 8-bit elements of 32-bit chunks of Rs2 and then adds the four results together with the unsigned content

of the corresponding 32-bit chunks of Rd. The final results are written back to the corresponding 32-bit chunks in Rd.

# **Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; op3t = Rd.W[x+1] // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; op3b = Rd.W[x] // bottom

for ((aop,bop,dop,res) in [(op1t,op2t,op3t,rest), (op1b,op2b,op3b,resb)]) {
    m0 = aop.B[0] su* bop.B[0];
    m1 = aop.B[1] su* bop.B[1];
    m2 = aop.B[2] su* bop.B[2];
    m3 = aop.B[3] su* bop.B[3];
    res = dop + m0 + m1 + m2 + m3;
}
Rd = concat(rest, resb);
x=0
```

#### **Parameters**

- t [in] unsigned long long type of value stored in t
- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

```
__STATIC_FORCEINLINE long long __RV_DKMDA32 (unsigned long long a, unsigned long long b)
```

DKMDA32 (Two Signed 32x32 with 64-bit Saturation Add)

Type: DSP Syntax:

```
DKMDA32 Rd, Rs1, Rs2
```

#### Purpose:

Do two signed 32x32 add the signed multiplication results with Q63 saturation. The results are written into Rd.

#### **Description**:

For the KMDA32 instruction, it multiplies the bottom 32-bit element of Rs1 with the bottom 32-bit element of Rs2 and then adds the result to the result of multiplying the top 32-bit element of Rs1 with the top 32-bit element of Rs2.

# **Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; // bottom
t0 = op1b s* op2b;
t1 = op1t s* op2t;
Rd = concat(rest, resb);
x=0
```

# **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in long long type

```
__STATIC_FORCEINLINE long long __RV_DKMXDA32 (unsigned long long a, unsigned long long b)
```

DKMXDA32 (Two Cross Signed 32x32 with 64-bit Saturation Add)

Type: DSP
Syntax:

```
DKMXDA32 Rd, Rs1, Rs2
```

#### Purpose:

Do two cross signed 32x32 and add the signed multiplication results with Q63 saturation. The results are written into Rd.

## **Description:**

It multiplies the bottom 32-bit element of Rs1 with the top 32-bit element of Rs2 and then adds the result to the result of multiplying the top 32-bit element of Rs1 with the bottom 32-bit element of Rs2.

## **Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; // bottom
t01 = op1b s* op2t;
t10 = op1t s* op2b;
Rd = sat.q63(t01 + t10);
x=0
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in long long type

# \_\_STATIC\_FORCEINLINE long long \_\_RV\_DKMADA32 (long long t, unsigned long long a, unsigned long long b)

DKMADA32 (Two Signed 32x32 with 64-bit Saturation Add)

Type: DSP

# Syntax:

```
DKMADA32 Rd, Rs1, Rs2
```

## Purpose:

Do two signed 32x32 and add the signed multiplication results and a third register with Q63 saturation. The results are written into Rd.

# **Description**:

It multiplies the bottom 32-bit element of Rs1 with the bottom 32-bit element of Rs2 and then adds the result to the result of multiplying the top 32-bit element of Rs1 with the top 32-bit element of Rs2.

# **Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; // bottom
t01 = op1b s* op2b;
t10 = op1t s* op2t;
Rd = sat.q63(t01 + t10);
x=0
```

## **Parameters**

- t [in] long long type of value stored in t
- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in long long type

# \_\_STATIC\_FORCEINLINE long long \_\_RV\_DKMAXDA32 (long long t, unsigned long long a, unsigned long long b)

DKMAXDA32 (Two Cross Signed 32x32 with 64-bit Saturation Add)

Type: DSP

# Syntax:

```
DKMAXDA32 Rd, Rs1, Rs2
```

## **Purpose**:

Do two cross signed 32x32 and add the signed multiplication results and a third register with Q63 saturation. The results are written into Rd.

#### **Description**:

It multiplies the top 32-bit element in Rs1 with the bottom 32-bit element in Rs2 and then adds the result to the result of multiplying the bottom 32-bit element in Rs1 with the top 32-bit element in Rs2.

# **Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; // bottom
t01 = op1b s* op2t;
t10 = op1t s* op2b;
Rd = sat.q63(Rd + t01 + t10);
x=0
```

# **Parameters**

- t [in] long long type of value stored in t
- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in long long type

# \_\_STATIC\_FORCEINLINE long long \_\_RV\_DKMADS32 (long long t, unsigned long long a, unsigned long long b)

DKMADS32 (Two Signed 32x32 with 64-bit Saturation Add and Sub)

Type: DSP Syntax:

```
DKMADS32 Rd, Rs1, Rs2
```

#### Purpose:

Do two signed 32x32 and add the top signed multiplication results and subtraction bottom signed multiplication results and add a third register with Q63 saturation. The results are written into Rd.

## **Description**:

It multiplies the top 32-bit element in Rs1 with the bottom 32-bit element in Rs2 and then subtracts the result to the result of multiplying the top 32-bit element in Rs1 with the top 32-bit element in Rs2.

# **Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; // bottom

t0 = op1b s* op2b;
t1 = op1t s* op2t;
Rd = sat.q63(Rd - t0 + t1);
x=0
```

# **Parameters**

- t [in] long long type of value stored in t
- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in long long type

# \_\_STATIC\_FORCEINLINE long long \_\_RV\_DKMADRS32 (long long t, unsigned long long a, unsigned long long b)

DKMADRS32 (Two Signed 32x32 with 64-bit Saturation Revered Add and Sub)

Type: DSP Syntax:

```
DKMADRS32 Rd, Rs1, Rs2
```

# Purpose:

Do two signed 32x32 and add the signed multiplication results and a third register with Q63 saturation. The results are written into Rd.Do two signed 32x32 and subtraction the top signed multiplication results and add bottom signed multiplication results and add a third register with Q63 saturation. The results are written into Rd.

# **Description**:

It multiplies the top 32-bit element in Rs1 with the top 32-bit element in Rs2 and then subtracts the result from the result of multiplying the bottom 32-bit element in Rs1 with the bottom 32-bit element in Rs2.

## **Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; // bottom
t0 = op1b s* op2b;
t1 = op1t s* op2t;
Rd = sat.q63(Rd + t0 - t1);
x=0
```

## **Parameters**

- t [in] long long type of value stored in t
- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in long long type

# \_\_STATIC\_FORCEINLINE long long \_\_RV\_DKMAXDS32 (long long t, unsigned long long a, unsigned long long b)

DKMAXDS32 (Two Cross Signed 32x32 with 64-bit Saturation Add and Sub)

Type: DSP

# Syntax:

```
DKMAXDS32 Rd, Rs1, Rs2
```

## **Purpose**:

Do two signed 32x32 and add the top signed multiplication results and subtraction bottom signed multiplication results and add a third register with Q63 saturation. The results are written into Rd.

## **Description:**

It multiplies the bottom 32-bit element in Rs1 with the top 32-bit element in Rs2 and then subtracts the result from the result of multiplying the top 32-bit element in Rs1 with the bottom 32-bit element in Rs2.

# **Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; // bottom

t01 = op1b s* op2t;
t10 = op1t s* op2b;
Rd = sat.q63(Rd - t01 + t10);
x=0
```

#### **Parameters**

- t − [in] long long type of value stored in t
- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

Returns value stored in long long type

# \_\_STATIC\_FORCEINLINE long long \_\_RV\_DKMSDA32 (long long t, unsigned long long a, unsigned long long b)

DKMSDA32 (Two Signed 32x32 with 64-bit Saturation Sub)

Type: DSP Syntax:

```
DKMSDA32 Rd, Rs1, Rs2
```

#### Purpose:

Do two signed 32x32 and subtraction the top signed multiplication results and subtraction bottom signed multiplication results and add a third register with Q63 saturation. The results are written into Rd.

## **Description**:

It multiplies the bottom 32-bit element of Rs1 with the bottom 32-bit element of Rs2 and multiplies the top 32-bit element of Rs1 with the top 32-bit element of Rs2.

# **Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; // bottom

t0 = op1b s* op2b;
t1 = op1t s* op2t;
Rd = sat.q63(Rd - t0 - t1);
x=0
```

#### **Parameters**

- t [in] long long type of value stored in t
- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in long long type

# \_\_STATIC\_FORCEINLINE long long \_\_RV\_DKMSXDA32 (long long t, unsigned long long a, unsigned long long b)

DKMSXDA32 (Two Cross Signed 32x32 with 64-bit Saturation Sub)

Type: DSP Syntax:

```
DKMSXDA32 Rd, Rs1, Rs2
```

# Purpose:

Do two cross signed 32x32 and subtraction the top signed multiplication results and subtraction bottom signed multiplication results and add a third register with Q63 saturation. The results are written into Rd.

#### **Description:**

It multiplies the bottom 32-bit element of Rs1 with the top 32-bit element of Rs2 and multiplies the top 32-bit element of Rs1 with the bottom 32-bit element of Rs2.

#### **Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; // bottom

t0 = op1b s* op2t;
t1 = op1t s* op2b;
Rd = sat.q63(Rd - t0 - t1);
x=0
```

#### **Parameters**

- t [in] long long type of value stored in t
- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

Returns value stored in long long type

```
__STATIC_FORCEINLINE long long __RV_DSMDS32 (unsigned long long a, unsigned long long b)
```

DSMDS32 (Two Signed 32x32 with 64-bit Sub)

Type: DSP Syntax:

```
DSMDS32 Rd, Rs1, Rs2
```

#### **Purpose:**

Do two signed 32x32 and add the top signed multiplication results and subtraction bottom signed multiplication. The results are written into Rd.

# **Description**:

It multiplies the bottom 32-bit element of Rs1 with the bottom 32-bit element of Rs2 and then subtracts the result from the result of multiplying the top 32-bit element of Rs1 with the top 32-bit element of Rs2.

# **Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; // bottom

t0 = op1b s* op2t;
t1 = op1t s* op2b;
Rd = t1 - t0;
x=0
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in long long type

```
__STATIC_FORCEINLINE long long __RV_DSMDRS32 (unsigned long long a, unsigned long long b)
```

DSMDRS32 (Two Signed 32x32 with 64-bit Revered Sub)

Type: DSP Syntax:

```
DSMDRS32 Rd, Rs1, Rs2
```

# Purpose:

Do two signed 32x32 and subtraction the top signed multiplication results and add bottom signed multiplication. The results are written into Rd

# **Description**:

It multiplies the top 32-bit element of Rs1 with the top 32-bit element of Rs2 and then subtracts the result from the result of multiplying the bottom 32-bit element of Rs1 with the bottom 32-bit element of Rs2.

# **Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; // bottom

t0 = op1b s* op2b;
t1 = op1t s* op2t;
Rd = t1 - t0;
x=0
```

# **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in long long type

```
__STATIC_FORCEINLINE long long __RV_DSMXDS32 (unsigned long long a, unsigned long long b)
```

DSMXDS32 (Two Cross Signed 32x32 with 64-bit Sub)

Type: DSP Syntax:

```
DSMXDS32 Rd, Rs1, Rs2
```

# Purpose :

Do two cross signed 32x32 and add the top signed multiplication results and subtraction bottom signed multiplication. The results are written into Rd.

# **Description**:

It multiplies the bottom 32-bit element of Rs1 with the top 32-bit element of Rs2 and then subtracts the result from the result of multiplying the top 32-bit element of Rs1 with the bottom 32-bit element of Rs2.

# **Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; // bottom

t01 = op1b s* op2t;
t10 = op1t s* op2b;
Rd = t1 - t0;
x=0
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

Returns value stored in long long type

# \_\_STATIC\_FORCEINLINE long long \_\_RV\_DSMALDA (long long t, unsigned long long a, unsigned long long b)

DSMALDA (Four Signed 16x16 with 64-bit Add)

Type: DSP

### Syntax:

```
DSMALDA Rd, Rs1, Rs2
```

## Purpose:

Do four signed 16x16 and add signed multiplication results and a third register. The results are written into Rd.

# **Description**:

It multiplies the bottom 16-bit content of Rs1 with the bottom 16-bit content of Rs2 and then adds the result to the result of multiplying the top 16-bit content of Rs1 with the top 16-bit content of Rs2 with unlimited precision

# **Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; // bottom

m0 = op1b.H[0] s* op2b.H[0];
m1 = op1b.H[1] s* op2b.H[1];
m2 = op1t.H[0] s* op2t.H[0];
m3 = op1t.H[1] s* op2t.H[1];
Rd = Rd + m0 + m1 + m2 + m3;
x=0
```

#### **Parameters**

- t [in] long long type of value stored in t
- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in long long type

```
__STATIC_FORCEINLINE long long __RV_DSMALXDA (long long t, unsigned long long a, unsigned long long b)
```

DSMALXDA (Four Signed 16x16 with 64-bit Add)

Type: DSP Syntax:

```
DSMALXDA Rd, Rs1, Rs2
```

# Purpose:

Do four cross signed 16x16 and add signed multiplication results and a third register. The results are written into Rd.

# **Description**:

It multiplies the top 16-bit content of Rs1 with the bottom 16-bit content of Rs2 and then adds the result to the result of multiplying the bottom 16-bit content of Rs1 with the top 16-bit content of Rs2 with unlimited precision.

# **Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; // bottom

m0 = op1b.H[0] s* op2b.H[1];
m1 = op1b.H[1] s* op2b.H[0];
m2 = op1t.H[0] s* op2t.H[1];
m3 = op1t.H[1] s* op2t.H[0];
Rd = Rd + m0 + m1 + m2 + m3;
x=0
```

#### **Parameters**

- t [in] long long type of value stored in t
- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in long long type

# \_\_STATIC\_FORCEINLINE long long \_\_RV\_DSMALDS (long long t, unsigned long long a, unsigned long long b)

DSMALDS (Four Signed 16x16 with 64-bit Add and Sub)

Type: DSP Syntax:

```
DSMALDS Rd, Rs1, Rs2
```

#### Purpose:

Do four signed 16x16 and add and subtraction signed multiplication results and a third register. The results are written into Rd.

## **Description**:

It multiplies the bottom 16-bit content of Rs1 with the bottom 16-bit content of Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of Rs1 with the top 16-bit content of Rs2.

# **Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; // bottom

m0 = op1b.H[1] s* op2b.H[1];
m1 = op1b.H[0] s* op2b.H[0];
m2 = op1t.H[1] s* op2t.H[1];
m3 = op1t.H[0] s* op2t.H[0];
Rd = Rd + m0 - m1 + m2 - m3;
x=0
```

#### **Parameters**

- t [in] long long type of value stored in t
- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in long long type

```
__STATIC_FORCEINLINE long long __RV_DSMALDRS (long long t, unsigned long long a, unsigned long long b)
```

DSMALDRS (Four Signed 16x16 with 64-bit Add and Revered Sub)

Type: DSP

# Syntax:

```
DSMALDRS Rd, Rs1, Rs2
```

# Purpose:

Do two signed 16x16 and add and revered subtraction signed multiplication results and a third register. The results are written into Rd.

# **Description**:

It multiplies the top 16-bit content of Rs1 with the top 16-bit content of Rs2 and then subtracts the result from the result of multiplying the bottom 16-bit content of Rs1 with the bottom 16-bit content of Rs2.

#### **Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; // bottom

m0 = op1b.H[0] s* op2b.H[0];
m1 = op1b.H[1] s* op2b.H[1];
m2 = op1t.H[0] s* op2t.H[0];
m3 = op1t.H[1] s* op2t.H[1];
Rd = Rd + m0 - m1 + m2 - m3;
x=0
```

#### **Parameters**

- t [in] long long type of value stored in t
- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in long long type

```
__STATIC_FORCEINLINE long long __RV_DSMALXDS (long long t, unsigned long long a, unsigned long long b)
```

DSMALXDS (Four Cross Signed 16x16 with 64-bit Add and Sub)

Type: DSP

# Syntax:

```
DSMALXDS Rd, Rs1, Rs2
```

# Purpose:

Do four cross signed 16x16 and add and subtraction signed multiplication results and a third register. The results are written into Rd.

#### **Description:**

It multiplies the bottom 16-bit content of Rs1 with the top 16-bit content of Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of Rs1 with the bottom 16-bit content of Rs2.

# **Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; // bottom

m0 = op1b.H[1] s* op2b.H[0];
m1 = op1b.H[0] s* op2b.H[1];
m2 = op1t.H[1] s* op2t.H[0];
m3 = op1t.H[0] s* op2t.H[1];
Rd = Rd + m0 - m1 + m2 - m3;
x=0
```

#### **Parameters**

- t [in] long long type of value stored in t
- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in long long type

# \_\_STATIC\_FORCEINLINE long long \_\_RV\_DSMSLDA (long long t, unsigned long long a, unsigned long long b)

DSMSLDA (Four Signed 16x16 with 64-bit Sub)

Type: DSP Syntax:

```
DSMSLDA Rd, Rs1, Rs2
```

# Purpose:

Do four signed 16x16 and subtraction signed multiplication results and add a third register. The results are written into Rd.

#### **Description**:

It multiplies the bottom 16-bit content of Rs1 with the bottom 16-bit content Rs2 and multiplies the top 16-bit content of Rs1 with the top 16-bit content of Rs2.

# **Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; // bottom

m0 = op1b.H[0] s* op2b.H[0];
m1 = op1b.H[1] s* op2b.H[1];
m2 = op1t.H[0] s* op2t.H[0];
m3 = op1t.H[1] s* op2t.H[1];
Rd = Rd - m0 - m1 - m2 - m3;
x=0
```

#### **Parameters**

- t [in] long long type of value stored in t
- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in long long type

# \_\_STATIC\_FORCEINLINE long long \_\_RV\_DSMSLXDA (long long t, unsigned long long a, unsigned long long b)

DSMSLXDA (Four Cross Signed 16x16 with 64-bit Sub)

Type: DSP

# Syntax:

```
DSMSLXDA Rd, Rs1, Rs2
```

# Purpose:

Do four signed 16x16 and subtraction signed multiplication results and add a third register. The results are written into Rd.

# **Description**:

It multiplies the top 16-bit content of Rs1 with the bottom 16-bit content of Rs2 and multiplies the bottom 16-bit content of Rs1 with the top 16-bit content of Rs2.

# **Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; // bottom

m0 = op1b.H[0] s* op2b.H[1];
m1 = op1b.H[1] s* op2b.H[0];
m2 = op1t.H[0] s* op2t.H[1];
m3 = op1t.H[1] s* op2t.H[0];
Rd = Rd - m0 - m1 - m2 - m3;
x=0
```

#### **Parameters**

- t [in] long long type of value stored in t
- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in long long type

# \_\_STATIC\_FORCEINLINE long long \_\_RV\_DDSMAQA (long long t, unsigned long long a, unsigned long long b)

DDSMAQA (Eight Signed 8x8 with 64-bit Add)

Type: DSP

#### Syntax:

```
DDSMAQA Rd, Rs1, Rs2
```

# Purpose:

Do eight signed 8x8 and add signed multiplication results and a third register. The results are written into Rd.

#### **Description**:

Do eight signed 8-bit multiplications from eight 8-bit chunks of two registers; and then adds the eight 16-bit results and the content of 64-bit chunks of a third register.

# **Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; // bottom

m0 = op1b.B[0] s* op2b.B[0];
m1 = op1b.B[1] s* op2b.B[1];
m2 = op1b.B[2] s* op2b.B[2];
m3 = op1b.B[3] s* op2b.B[3];
m4 = op1t.B[0] s* op2t.B[0];
m5 = op1t.B[1] s* op2t.B[1];
m6 = op1t.B[2] s* op2t.B[2];
m7 = op1t.B[3] s* op2t.B[3];
s0 = m0 + m1 + m2 + m3;
s1 = m4 + m5 + m6 + m7;
```

(continues on next page)

(continued from previous page)

```
egin{array}{lll} Rd &= Rd + s0 + s1; \ x=0 \end{array}
```

#### **Parameters**

- t [in] long long type of value stored in t
- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in long long type

# $\_STATIC\_FORCEINLINE\ long\ long\ \_RV\_DDSMAQA\_SU\ (long\ long\ t,\ unsigned\ long\ long\ a,\ unsigned\ long\ b)$

DDSMAQA.SU (Eight Signed 8 x Unsigned 8 with 64-bit Add)

Type: DSP Syntax:

```
DDSMAQA.SU Rd, Rs1, Rs2
```

# Purpose:

Do eight signed 8 x unsigned 8 and add signed multiplication results and a third register. The results are written into Rd.

# **Description**:

Do eight signed 8 x unsigned 8 and add signed multiplication results and a third register; and then adds the eight 16-bit results and the content of 64-bit chunks of a third register.

# **Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; // bottom

m0 = op1b.B[0] su* op2b.B[0];
m1 = op1b.B[1] su* op2b.B[1];
m2 = op1b.B[2] su* op2b.B[2];
m3 = op1b.B[3] su* op2b.B[3];
m4 = op1t.B[0] su* op2t.B[0];
m5 = op1t.B[1] su* op2t.B[1];
m6 = op1t.B[2] su* op2t.B[2];
m7 = op1t.B[3] su* op2t.B[3];
s0 = m0 + m1 + m2 + m3;
s1 = m4 + m5 + m6 + m7;
Rd = Rd + s0 + s1;
x=0
```

## **Parameters**

- t [in] long long type of value stored in t
- a [in] unsigned long long type of value stored in a

• **b** – [in] unsigned long long type of value stored in b

**Returns** value stored in long long type

```
__STATIC_FORCEINLINE long long __RV_DDUMAQA (long long t, unsigned long long a, unsigned long long b)
```

DDUMAQA (Eight Unsigned 8x8 with 64-bit Unsigned Add)

Type: DSP Syntax:

```
DDUMAQA Rd, Rs1, Rs2
```

#### Purpose:

Do eight unsigned 8x8 and add unsigned multiplication results and a third register. The results are written into Rd.

# **Description:**

Do eight unsigned 8x8 and add unsigned multiplication results and a third register; and then adds the eight 16-bit results and the content of 64-bit chunks of a third register.

#### **Operations:**

```
op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; // top
op1b = Rs1.W[x]; op2b = Rs2.W[x]; // bottom

m0 = op1b.B[0] u* op2b.B[0];
m1 = op1b.B[1] u* op2b.B[1];
m2 = op1b.B[2] u* op2b.B[2];
m3 = op1b.B[3] u* op2b.B[3];
m4 = op1t.B[0] u* op2t.B[0];
m5 = op1t.B[1] u* op2t.B[1];
m6 = op1t.B[2] u* op2t.B[2];
m7 = op1t.B[3] u* op2t.B[3];
s0 = m0 + m1 + m2 + m3;
s1 = m4 + m5 + m6 + m7;
Rd = Rd + s0 + s1;
x=0
```

#### **Parameters**

- t [in] long long type of value stored in t
- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in long long type

# \_\_STATIC\_FORCEINLINE long \_\_RV\_DSMA32\_U (unsigned long long a, unsigned long long b)

DSMA32.u (64-bit SIMD 32-bit Signed Multiply Addition With Rounding and Clip)

Type: DSP Syntax:

```
DSMA32.u Rd, Rs1, Rs2
```

### Purpose:

Do two signed 32x32 and add signed multiplication results with Rounding, then right shift 32-bit and clip q63 to q31. The result is written to Rd.

#### **Description**:

For the DSMA32.u instruction, multiply the top 32-bit Q31 content of 64-bit chunks in Rs1 with the top 32-bit Q31 content of 64-bit chunks in Rs2. At the same time, multiply the bottom 32-bit Q31 content of 64-bit chunks in Rs1 with the bottom 32-bit Q31 content of 64-bit chunks in Rs2. Then, do the addtion for the results above and perform the addtional rounding operations, and then move the data to the right by 32-bit, and clip the 64-bit data into 32-bit. The result is written to Rd.

# **Operations:**

```
Rd = (q31_t)((Rs1.W[x] s* Rs2.W[x] + Rs1.W[x + 1] s* Rs2.W[x + 1] + 0x800000000LL) s>> 32);
x=0
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in long type

```
__STATIC_FORCEINLINE long __RV_DSMXS32_U (unsigned long long a, unsigned long long b)
```

DSMXS32.u (64-bit SIMD 32-bit Signed Multiply Cross Subtraction With Rounding and Clip)

Type: DSP Syntax:

```
DSMXS32.u Rd, Rs1, Rs2
```

# Purpose:

Do two cross signed 32x32 and sub signed multiplication results with Rounding, then right shift 32-bit and clip q63 to q31. The result is written to Rd.

# **Description**:

For the DSMXS32.u instruction, multiply the top 32-bit Q31 content of 64-bit chunks in Rs1 with the bottom 32-bit Q31 content of 64-bit chunks in Rs2. At the same time, multiply the bottom 32-bit Q31 content of 64-bit chunks in Rs1 with the top 32-bit Q31 content of 64-bit chunks in Rs2. Then, do the subtraction for the results above and perform the additional rounding operations, and then move the data to the right by 32-bit, and clip the 64-bit data into 32-bit. The result is written to Rd.

# **Operations:**

```
Rd = (q31_t)((Rs1.W[x + 1] s* Rs2.W[x] - Rs1.W[x] s* Rs2.W[x + 1] + 0x800000000LL) s>> 32);
x=0
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in long type

```
__STATIC_FORCEINLINE long __RV_DSMXA32_U (unsigned long long a, unsigned long long b)
```

DSMXA32.u (64-bit SIMD 32-bit Signed Cross Multiply Addition with Rounding and Clip)

Type: DSP Syntax:

```
DSMXA32.u Rd, Rs1, Rs2
```

#### Purpose:

Do two cross signed 32x32 and add signed multiplication results with Rounding, then right shift 32-bit and clip q63 to q31. The result is written to Rd.

# **Description:**

For the DSMXA32.u instruction, multiply the top 32-bit Q31 content of 64-bit chunks in Rs1 with the bottom 32-bit Q31 content of 64-bit chunks in Rs2. At the same time, multiply the bottom 32-bit Q31 content of 64-bit chunks in Rs1 with the top 32-bit Q31 content of 64-bit chunks in Rs2. Then, do the addition for the results above and perform the additional rounding operations, and then move the data to the right by 32-bit, and clip the 64-bit data into 32-bit. The result is written to Rd.

# **Operations:**

```
Rd = (q31_t)((Rs1.W[x + 1] s* Rs2.W[x] + Rs1.W[x] s* Rs2.W[x + 1] + \( \to \text{0x} \) \( \text{x} \) \( \text
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in long type

#### \_\_STATIC\_FORCEINLINE long \_\_RV\_DSMS32\_U (unsigned long long a, unsigned long long b)

DSMS32.u (64-bit SIMD 32-bit Signed Multiply Subtraction with Rounding and Clip)

Type: DSP Syntax:

```
DSMS32.u Rd, Rs1, Rs2
```

# Purpose:

Do two signed 32x32 and sub signed multiplication results with Rounding, then right shift 32-bit and clip q63 to q31. The result is written to Rd.

# **Description**:

For the DSMS32.u instruction, multiply the bottom 32-bit Q31 content of 64-bit chunks in Rs1 with the bottom 32-bit Q31 content of 64-bit chunks in Rs2. At the same time, multiply the top 32-bit Q31 content

of 64-bit chunks in Rs1 with the top 32-bit Q31 content of 64-bit chunks in Rs2. Then, do the subtraction for the results above and perform the additional rounding operations, and then move the data to the right by 32-bit, and clip the 64-bit data into 32-bit. The result is written to Rd.

# **Operations:**

```
Rd = (q31_t)((Rs1.W[x] s* Rs2.W[x] - Rs1.W[x + 1] s* Rs2.W[x + 1] + 0x800000000LL) s>> 32);
x=0
```

#### **Parameters**

- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in long type

```
__STATIC_FORCEINLINE long __RV_DSMADA16 (long long t, unsigned long long a, unsigned long long b)
```

DSMADA16 (Signed Multiply Two Halfs and Two Adds 32-bit)

Type: SIMD

#### Syntax:

```
DSMADA16 Rd, Rs1, Rs2
```

# Purpose:

Do two signed 16-bit multiplications of two 32-bit registers; and then adds the 32-bit results and the 32-bit value of an even/odd pair of registers together.

• DSMADA16: rt pair+ top\*top + bottom\*bottom

# **Description**:

This instruction multiplies the per 16-bit content of the 32-bit elements of Rs1 with the corresponding 16-bit content of the 32-bit elements of Rs2. The result is added to the 32-bit value of an even/odd pair of registers specified by Rd(4,1). The 32-bit addition result is written back to the register-pair. The 16-bit values of Rs1 and Rs2, and the 32-bit value of the register-pair are treated as signed integers.

# **Operations:**

# **Parameters**

- t [in] long long type of value stored in t
- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in long type

```
__STATIC_FORCEINLINE long __RV_DSMAXDA16 (long long t, unsigned long long a, unsigned long long b)
```

DSMAXDA16 (Signed Crossed Multiply Two Halfs and Two Adds 32-bit)

Type: SIMD Syntax:

```
DSMAXDA16 Rd, Rs1, Rs2
```

#### Purpose:

Do two signed 16-bit multiplications of two 32-bit registers; and then adds the 32-bit results and the 32-bit value of an even/odd pair of registers together.

• DSMAXDA: rt pair+ top\*bottom + bottom\*top (all 32-bit elements)

#### **Description**:

This instruction crossly multiplies the top 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2 and then adds the result to the result of multiplying the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 with unlimited precision. The result is added to the 64-bit value of an even/odd pair of registers specified by Rd(4,1). The 64-bit addition result is clipped to 32-bit result.

# **Operations:**

```
Mres0[0][31:0] = (Rs1.W[0].H[0] * Rs2.W[0].H[1]);
Mres1[0][31:0] = (Rs1.W[0].H[1] * Rs2.W[0].H[0]);
Mres0[1][31:0] = (Rs1.W[1].H[0] * Rs2.W[1].H[1]);
Mres1[1][31:0] = (Rs1.W[1].H[1] * Rs2.W[1].H[0]);
Rd.W = Rd.W + SE32(Mres0[0][31:0]) + SE32(Mres1[0][31:0]) + SE32(Mres0[1][31:0]);
```

#### **Parameters**

- t [in] long long type of value stored in t
- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in long type

```
__STATIC_FORCEINLINE unsigned long long __RV_DKSMS32_U (unsigned long long t, unsigned long long a, unsigned long long b)
```

DKSMS32.u (Two Signed Multiply Shift-clip and Saturation with Rounding)

Type: SIMD

## Syntax:

```
DKSMS32.u Rd, Rs1, Rs2
```

#### Purpose:

Computes saturated multiplication of two pairs of q31 type with shifted rounding.

# **Description**:

Compute the multiplication of Rs1 and Rs2 of type q31\_t, intercept [47:16] for the resulting 64-bit product to get the 32-bit number, then add 1 to it to do rounding, and finally saturate the result after rounding.

# **Operations:**

```
Mres[x][63:0] = Rs1.W[x] s* Rs2.W[x];
Round[x][32:0] = Mres[x][47:15] + 1;
Rd.W[x] = sat.31(Rd.W[x] + Round[x][32:1]);
x=1...0
```

#### **Parameters**

- t [in] unsigned long long type of value stored in t
- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

```
__STATIC_FORCEINLINE long __RV_DMADA32 (long long t, unsigned long long a, unsigned long long b)
```

DMADA32 ((Two Cross Signed 32x32 with 64-bit Add and Clip to 32-bit)

Type: SIMD

# Syntax:

```
DMADA32 Rd, Rs1, Rs2
```

#### Purpose:

Do two cross signed 32x32 and add the signed multiplication results to q63, then clip the q63 result to q31, the final results are written into Rd.

# **Description**:

For the DMADA32 instruction, it multiplies the top 32-bit element in Rs1 with the bottom 32-bit element in Rs2 and then adds the result to the result of multiplying the bottom 32-bit element in Rs1 with the top 32-bit element in Rs2, then clip the q63 result to q31.

# **Operations:**

```
res = (q31_t)(((q63_t) Rd.w[0] << 32) + (q63_t)Rs1.w[0] s* Rs2.w[1] + (q63_t)Rs1.w[1] s* Rs2.w[0]) s>> 32);rd = res;
```

#### **Parameters**

- t [in] long long type of value stored in t
- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in long type

\_\_STATIC\_FORCEINLINE long long \_\_RV\_DSMALBB (long long t, unsigned long long a, unsigned long long b)

DSMALBB (Signed Multiply Bottom Halfs & Add 64-bit)

Type: SIMD Syntax:

```
DSMALBB Rd, Rs1, Rs2
```

#### Purpose:

Multiply the signed 16-bit content of the 32-bit elements of a register with the 16-bit content of the corresponding 32-bit elements of another register and add the results with a 64-bit value of an even/odd pair of registers. The addition result is written back to the register-pair.

• DSMALBB: rt pair + bottom\*bottom (all 32-bit elements)

# **Description**:

For the DSMALBB instruction, it multiplies the bottom 16-bit content of Rs1 with the bottom 16-bit content of Rs2. The multiplication results are added with the 64-bit value of Rd. The 64-bit addition result is written back to Rd.

## **Operations:**

```
Mres[0][31:0] = Rs1.W[0].H[0] * Rs2.W[0].H[0];
Mres[1][31:0] = Rs1.W[1].H[0] * Rs2.W[1].H[0];
Rd = Rd + SE64(Mres[0][31:0]) + SE64(Mres[1][31:0]);
```

#### **Parameters**

- t [in] long long type of value stored in t
- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in long long type

# \_\_STATIC\_FORCEINLINE long long \_\_RV\_DSMALBT (long long t, unsigned long long a, unsigned long long b)

DSMALBT (Signed Multiply Bottom Half & Top Half & Add 64-bit)

Type: SIMD

## Syntax:

```
DSMALBT Rd, Rs1, Rs2
```

#### Purpose:

Multiply the signed 16-bit content of the 32-bit elements of a register with the 16-bit content of the corresponding 32-bit elements of another register and add the results with a 64-bit value of an even/odd pair of registers. The addition result is written back to the register-pair.

• DSMALBT: rt pair + bottom\*top (all 32-bit elements)

## **Description**:

For the DSMALBT instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. The multiplication results are added with the 64-bit value

of Rd. The 64-bit addition result is written back to Rd. The 16-bit values of Rs1 and Rs2, and the 64-bit value of Rd are treated as signed integers

### **Operations:**

```
Mres[0][31:0] = Rs1.W[0].H[0] * Rs2.W[0].H[1];
Mres[1][31:0] = Rs1.W[1].H[0] * Rs2.W[1].H[1];
Rd = Rd + SE64(Mres[0][31:0]) + SE64(Mres[1][31:0]);
```

#### **Parameters**

- t [in] long long type of value stored in t
- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in long long type

```
__STATIC_FORCEINLINE long long __RV_DSMALTT (long long t, unsigned long long a, unsigned long long b)
```

DSMALTT (Signed Multiply Top Half & Add 64-bit)

Type: SIMD

# Syntax:

```
DSMALTT Rd, Rs1, Rs2
```

#### **Purpose:**

Multiply the signed 16-bit content of the 32-bit elements of a register with the 16-bit content of the corresponding 32-bit elements of another register and add the results with a 64-bit value of an even/odd pair of registers. The addition result is written back to the register-pair.

• DSMALTT: DSMALTT rt pair + top\*top (all 32-bit elements)

# **Description**:

For the DSMALTT instruction, it multiplies the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. The multiplication results are added with the 64-bit value of Rd. The 64-bit addition result is written back to Rd. The 16-bit values of Rs1 and Rs2, and the 64-bit value of Rd are treated as signed integers.

# **Operations:**

```
Mres[0][31:0] = Rs1.W[0].H[1] * Rs2.W[0].H[1];
Mres[1][31:0] = Rs1.W[1].H[1] * Rs2.W[1].H[1];
Rd = Rd + SE64(Mres[0][31:0]) + SE64(Mres[1][31:0]);
```

# **Parameters**

- t [in] long long type of value stored in t
- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in long long type

\_\_STATIC\_FORCEINLINE long long \_\_RV\_DKMABB32 (long long t, unsigned long long a, unsigned long long b)

DKMABB32 (Saturating Signed Multiply Bottom Words & Add)

Type: SIMD Syntax:

```
DKMABB32 Rd, Rs1, Rs2
```

#### Purpose:

Multiply the signed 32-bit element in a register with the 32-bit element in another register and add the result to the content of 64-bit data in the third register. The addition result may be saturated and is written to the third register.

DKMABB32: rd + bottom\*bottom

#### **Description**:

For the DKMABB32 instruction, it multiplies the bottom 32-bit element in Rs1 with the bottom 32-bit element in Rs2 The multiplication result is added to the content of 64-bit data in Rd. If the addition result is beyond the Q63 number range ( $-2^63 <= 2^63-1$ ), it is saturated to the range and the OV bit is set to 1. The result after saturation is written to Rd. The 32-bit contents of Rs1 and Rs2 are treated as signed integers.

# **Operations:**

```
res = Rd + (Rs1.W[0] * Rs2.W[0]);
if (res > (2^63)-1) {
   res = (2^63)-1;
   OV = 1;
} else if (res < -2^63) {
   res = -2^63;
   OV = 1;
}
Rd = res;</pre>
```

# **Parameters**

- t [in] long long type of value stored in t
- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in long long type

\_\_STATIC\_FORCEINLINE long long \_\_RV\_DKMABT32 (long long t, unsigned long long a, unsigned long long b)

DKMABT32 (Saturating Signed Multiply Bottom & Top Words & Add)

Type: SIMD

# Syntax:

```
DKMABT32 Rd, Rs1, Rs2
```

# Purpose :

Multiply the signed 32-bit element in a register with the 32-bit element in another register and add the result to the content of 64-bit data in the third register. The addition result may be saturated and is written to the third register.

• DKMABT32: rd + bottom\*top

## **Description**:

For the DKMABT32 instruction, it multiplies the bottom 32-bit element in Rs1 with the top 32-bit element in Rs2 The multiplication result is added to the content of 64-bit data in Rd. If the addition result is beyond the Q63 number range  $(-2^63 \le 2^63-1)$ , it is saturated to the range and the OV bit is set to 1. The result after saturation is written to Rd. The 32-bit contents of Rs1 and Rs2 are treated as signed integers.

# **Operations:**

```
res = Rd + (Rs1.W[0] * Rs2.W[1]);
if (res > (2^63)-1) {
   res = (2^63)-1;
   OV = 1;
} else if (res < -2^63) {
   res = -2^63;
   OV = 1;
} Rd = res;</pre>
```

#### **Parameters**

- t [in] long long type of value stored in t
- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in long long type

# \_\_STATIC\_FORCEINLINE long long \_\_RV\_DKMATT32 (long long t, unsigned long long a, unsigned long long b)

DKMATT32 (Saturating Signed Multiply Bottom & Top Words & Add)

Type: SIMD

## Syntax:

```
DKMATT32 Rd, Rs1, Rs2
```

#### Purpose:

Multiply the signed 32-bit element in a register with the 32-bit element in another register and add the result to the content of 64-bit data in the third register. The addition result may be saturated and is written to the third register.

• DKMATT32: rd + top\*top

#### **Description**:

For the DKMATT32 instruction, it multiplies the top 32-bit element in Rs1 with the top 32-bit element in Rs2 The multiplication result is added to the content of 64-bit data in Rd. If the addition result is beyond the Q63 number range ( $-2^63 \le Q63 \le 2^63-1$ ), it is saturated to the range and the OV bit is set to 1. The result after saturation is written to Rd. The 32-bit contents of Rs1 and Rs2 are treated as signed integers.

# **Operations**:

```
res = Rd + (Rs1.W[1] * Rs2.W[1]);
if (res > (2^63)-1) {
  res = (2^63)-1;
  OV = 1;
} else if (res < -2^63) {
  res = -2^63;
  OV = 1;
}
Rd = res;</pre>
```

## **Parameters**

- t [in] long long type of value stored in t
- a [in] unsigned long long type of value stored in a
- **b** [in] unsigned long long type of value stored in b

**Returns** value stored in unsigned long long type

# group NMSIS\_Core\_DSP\_Intrinsic

Functions that generate RISC-V DSP SIMD instructions.

The following functions generate specified RISC-V SIMD instructions that cannot be directly accessed by compiler.

# • DSP ISA Extension Instruction Summary

#### - Shorthand Definitions

```
* r.H == rH1: r[31:16], r.L == r.H0: r[15:0]

* r.B3: r[31:24], r.B2: r[23:16], r.B1: r[15:8], r.B0: r[7:0]

* r.B[x]: r[(x*8+7):(x*8+0)]

* r.H[x]: r[(x*16+7):(x*16+0)]

* r.W[x]: r[(x*32+31):(x*32+0)]
```

- \* r[xU]: the upper 32-bit of a 64-bit number; xU represents the GPR number that contains this upper part 32-bit value.
- \* r[xL]: the lower 32-bit of a 64-bit number; xL represents the GPR number that contains this lower part 32-bit value.
- \* r[xU].r[xL]: a 64-bit number that is formed from a pair of GPRs.
- \* s>>: signed arithmetic right shift:
- \* u>>: unsigned logical right shift
- \* SAT.Qn(): Saturate to the range of [-2^n, 2^n-1], if saturation happens, set PSW.OV.
- \* SAT.Um(): Saturate to the range of [0, 2^m-1], if saturation happens, set PSW.OV.
- \* RUND(): Indicate rounding, i.e., add 1 to the most significant discarded bit for right shift or MSW-type multiplication instructions.
- \* Sign or Zero Extending functions:
  - · SEm(data): Sign-Extend data to m-bit.:
  - · ZEm(data): Zero-Extend data to m-bit.

- \* ABS(x): Calculate the absolute value of x.
- \* CONCAT(x,y): Concatinate x and y to form a value.
- \* u<: Unsinged less than comparison.
- \* u<=: Unsinged less than & equal comparison.
- \* u>: Unsinged greater than comparison.
- \* s\*: Signed multiplication.
- \* u\*: Unsigned multiplication.

# 2.5.8 Peripheral Access

I volatile const
<b>0</b> volatile
<b>IO</b> volatile
IM volatile const
OM volatile
IOM volatile
_FLD2VAL (field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
group NMSIS_Core_PeriphAccess

Naming conventions and optional features for accessing peripherals.

The section below describes the naming conventions, requirements, and optional features for accessing device specific peripherals. Most of the rules also apply to the core peripherals.

The **Device Header File <device.h>** contains typically these definition and also includes the core specific header files.

# **Defines**

I volatile const  Defines 'read only' permissions.
0 volatile  Defines 'write only' permissions.

\_\_**IO** volatile

Defines 'read / write' permissions.

IM volatile const

Defines 'read only' structure member permissions.

\_\_OM volatile

Defines 'write only' structure member permissions.

\_\_\_**IOM** volatile

Defines 'read/write' structure member permissions.

**\_VAL2FLD**(field, value) (((uint32\_t)(value) << field ## \_Pos) & field ## \_Msk)

Mask and shift a bit field value for use in a register bit range.

The macro \_VAL2FLD uses the #define's \_Pos and \_Msk of the related bit field to shift bit-field values for assigning to a register.

## Example:

```
ECLIC->CFG = _VAL2FLD(CLIC_CLICCFG_NLBIT, 3);
```

#### **Parameters**

- **field [in]** Name of the register bit field.
- value [in] Value of the bit field. This parameter is interpreted as an uint32\_t type.

Returns Masked and shifted value.

```
_FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
```

Mask and shift a register value to extract a bit filed value.

The macro \_FLD2VAL uses the #define's \_Pos and \_Msk of the related bit field to extract the value of a bit field from a register.

# **Example:**

```
nlbits = _FLD2VAL(CLIC_CLICCFG_NLBIT, ECLIC->CFG);
```

#### **Parameters**

- **field [in]** Name of the register bit field.
- value [in] Value of register. This parameter is interpreted as an uint32\_t type.

**Returns** Masked and shifted bit field value.

# 2.5.9 Systick Timer(SysTimer)

Click Nuclei Timer Unit<sup>16</sup> to learn about Core Timer Unit in Nuclei ISA Spec.

# SysTimer API

```
__STATIC_FORCEINLINE void SysTimer_SetLoadValue (uint64_t value)
__STATIC_FORCEINLINE uint64_t SysTimer_GetLoadValue (void)
__STATIC_FORCEINLINE void SysTimer_SetHartCompareValue (uint64_t value,
unsigned long hartid)
__STATIC_FORCEINLINE void SysTimer_SetCompareValue (uint64_t value)
__STATIC_FORCEINLINE uint64_t SysTimer_GetHartCompareValue (unsigned long hartid)
__STATIC_FORCEINLINE uint64_t SysTimer_GetCompareValue (void)
__STATIC_FORCEINLINE void SysTimer_Start (void)
__STATIC_FORCEINLINE void SysTimer_Stop (void)
__STATIC_FORCEINLINE void SysTimer_SetControlValue (uint32_t mctl)
__STATIC_FORCEINLINE uint32_t SysTimer_GetControlValue (void)
__STATIC_FORCEINLINE void SysTimer_SetHartSWIRQ (unsigned long hartid)
__STATIC_FORCEINLINE void SysTimer_SetSWIRQ (void)
__STATIC_FORCEINLINE void SysTimer_ClearHartSWIRQ (unsigned long hartid)
__STATIC_FORCEINLINE void SysTimer_ClearSWIRQ (void)
__STATIC_FORCEINLINE uint32_t SysTimer_GetHartMsipValue (unsigned long hartid)
__STATIC_FORCEINLINE uint32_t SysTimer_GetMsipValue (void)
__STATIC_FORCEINLINE void SysTimer_SetHartMsipValue (uint32_t msip, unsigned long hartid)
```

<sup>16</sup> https://doc.nucleisys.com/nuclei\_spec/isa/timer.html

```
__STATIC_FORCEINLINE void SysTimer_SoftwareReset (void)

__STATIC_FORCEINLINE void SysTimer_SendIPI (unsigned long hartid)

__STATIC_FORCEINLINE void SysTimer_ClearIPI (unsigned long hartid)

__STATIC_FORCEINLINE void SysTimer_ClearIPI (unsigned long hartid)

__STATIC_INLINE uint32_t SysTick_Config (uint64_t ticks)

__STATIC_INLINE uint32_t SysTick_HartConfig (uint64_t ticks, unsigned long hartid)

__STATIC_FORCEINLINE uint32_t SysTick_Reload (uint64_t ticks)

__STATIC_FORCEINLINE uint32_t SysTick_HartReload (uint64_t ticks, unsigned long hartid)

SysTimer_GetHartID() (__get_hart_index (page 88)())

group NMSIS_Core_SysTimer
```

Functions that configure the Core System Timer.

## **Defines**

```
SysTimer_GetHartID() (__get_hart_index (page 88)())
```

SysTimer\_GetHartID() is used to get timer hartid which might not be the same as cpu hart id, for example, cpu hartid may be 1, but timer hartid may be 0, then timer hartid offset is 1.

If defined \_\_SYSTIMER\_HARTID, it will use \_\_SYSTIMER\_HARTID as timer hartid, otherwise, it will use \_\_get\_hart\_index() (page 88). The cpu hartid is get by using \_\_get\_hart\_id function

# **Functions**

# \_\_STATIC\_FORCEINLINE void SysTimer\_SetLoadValue (uint64\_t value)

Set system timer load value.

This function set the system timer load value in MTIMER register.

#### Remark

- Load value is 64bits wide.
- SysTimer\_GetLoadValue

Parameters value – [in] value to set system timer MTIMER register.

# \_\_STATIC\_FORCEINLINE uint64\_t SysTimer\_GetLoadValue (void)

Get system timer load value.

This function get the system timer current value in MTIMER register.

#### Remark

- Load value is 64bits wide.
- SysTimer SetLoadValue

**Returns** current value(64bit) of system timer MTIMER register.

# \_\_STATIC\_FORCEINLINE void SysTimer\_SetHartCompareValue (uint64\_t value, unsigned long hartid)

Set system timer compare value by hartid.

This function set the system Timer compare value in MTIMERCMP register.

#### Remark

- Compare value is 64bits wide.
- If compare value is larger than current value timer interrupt generate.
- Modify the load value or compare value less to clear the interrupt.
- In S-mode, hartid can't be get by using \_\_get\_hart\_id function, so this api suits S-mode particularly.
- SysTimer\_GetHartCompareValue

# **Parameters**

- value [in] compare value to set system timer MTIMERCMP register.
- hartid [in] hart ID, one hart is required to have a known hart ID of 0, other harts ID can be in 1~1023.

# \_\_STATIC\_FORCEINLINE void SysTimer\_SetCompareValue (uint64\_t value)

Set system timer compare value in machine mode.

This function set the system Timer compare value in MTIMERCMP register.

#### Remark

- Compare value is 64bits wide.
- If compare value is larger than current value timer interrupt generate.
- Modify the load value or compare value less to clear the interrupt.
- \_\_get\_hart\_id function can only be accessed in machine mode, or else exception will occur.

SysTimer\_GetCompareValue

Parameters value – [in] compare value to set system timer MTIMERCMP register.

# \_\_STATIC\_FORCEINLINE uint64\_t SysTimer\_GetHartCompareValue (unsigned long hartid)

Get system timer compare value by hartid.

This function get the system timer compare value in MTIMERCMP register.

#### Remark

- Compare value is 64bits wide.
- In S-mode, hartid can't be get by using \_\_get\_hart\_id function, so this api suits S-mode particularly.
- SysTimer\_SetHartCompareValue

**Parameters hartid** – [in] hart ID, one hart is required to have a known hart ID of 0, other harts ID can be in 1~1023.

**Returns** compare value of system timer MTIMERCMP register.

# \_\_STATIC\_FORCEINLINE uint64\_t SysTimer\_GetCompareValue (void)

Get system timer compare value in machine mode.

This function get the system timer compare value in MTIMERCMP register.

# Remark

- Compare value is 64bits wide.
- SysTimer\_SetCompareValue

**Returns** compare value of system timer MTIMERCMP register.

# \_\_STATIC\_FORCEINLINE void SysTimer\_Start (void)

Enable system timer counter running.

Enable system timer counter running by clear TIMESTOP bit in MTIMECTL register.

# \_\_STATIC\_FORCEINLINE void SysTimer\_Stop (void)

Stop system timer counter running.

Stop system timer counter running by set TIMESTOP bit in MTIMECTL register.

# \_\_STATIC\_FORCEINLINE void SysTimer\_SetControlValue (uint32\_t mctl)

Set system timer control value.

This function set the system timer MTIMECTL register value.

#### Remark

- Bit TIMESTOP is used to start and stop timer. Clear TIMESTOP bit to 0 to start timer, otherwise to stop timer.
- Bit CMPCLREN is used to enable auto MTIMER clear to zero when MTIMER >= MTIMERCMP. Clear CMPCLREN bit to 0 to stop auto clear MTIMER feature, otherwise to enable it.
- Bit CLKSRC is used to select timer clock source. Clear CLKSRC bit to 0 to use *mtime\_toggle\_a*, otherwise use *core\_clk\_aon*
- SysTimer\_GetControlValue

Parameters mctl - [in] value to set MTIMECTL register

# \_\_STATIC\_FORCEINLINE uint32\_t SysTimer\_GetControlValue (void)

Get system timer control value.

This function get the system timer MTIMECTL register value.

# Remark

• SysTimer\_SetControlValue

**Returns** MTIMECTL register value

# \_\_STATIC\_FORCEINLINE void SysTimer\_SetHartSWIRQ (unsigned long hartid)

Trigger or set software interrupt via system timer by hartid.

This function set the system timer MSIP bit in MSIP register.

# Remark

- Set system timer MSIP bit and generate a SW interrupt.
- In S-mode, hartid can't be get by using \_\_get\_hart\_id function, so this api suits S-mode particularly.
- SysTimer\_ClearHartSWIRQ
- SysTimer\_GetHartMsipValue

**Parameters hartid** – [in] hart ID, one hart is required to have a known hart ID of 0, other harts ID can be in 1~1023.

## \_\_STATIC\_FORCEINLINE void SysTimer\_SetSWIRQ (void)

Trigger or set software interrupt via system timer in machine mode.

This function set the system timer MSIP bit in MSIP register.

#### Remark

- Set system timer MSIP bit and generate a SW interrupt.
- SysTimer ClearSWIRQ
- SysTimer\_GetMsipValue

# \_\_STATIC\_FORCEINLINE void SysTimer\_ClearHartSWIRQ (unsigned long hartid)

Clear system timer software interrupt pending request by hartid.

This function clear the system timer MSIP bit in MSIP register.

#### Remark

- Clear system timer MSIP bit in MSIP register to clear the software interrupt pending.
- In S-mode, hartid can't be get by using \_\_get\_hart\_id function, so this api suits S-mode particularly.
- SysTimer\_SetHartSWIRQ
- SysTimer\_GetHartMsipValue

**Parameters hartid** – [in] hart ID, one hart is required to have a known hart ID of 0, other harts ID can be in 1~1023.

# \_\_STATIC\_FORCEINLINE void SysTimer\_ClearSWIRQ (void)

Clear system timer software interrupt pending request in machine mode.

This function clear the system timer MSIP bit in MSIP register.

# Remark

- Clear system timer MSIP bit in MSIP register to clear the software interrupt pending.
- SysTimer SetSWIRQ
- SysTimer\_GetMsipValue

# \_\_STATIC\_FORCEINLINE uint32\_t SysTimer\_GetHartMsipValue (unsigned long hartid)

Get system timer MSIP register value by hartid.

This function get the system timer MSIP register value.

### Remark

• Bit0 is SW interrupt flag. Bit0 is 1 then SW interrupt set. Bit0 is 0 then SW interrupt clear.

- In S-mode, hartid can't be get by using \_\_get\_hart\_id function, so this api suits S-mode particularly.
- SysTimer\_SetHartSWIRQ
- SysTimer\_ClearHartSWIRQ
- SysTimer\_SetHartMsipValue

**Parameters hartid** – [in] hart ID, one hart is required to have a known hart ID of 0, other harts ID can be in 1~1023.

Returns Value of Timer MSIP register.

# \_\_STATIC\_FORCEINLINE uint32\_t SysTimer\_GetMsipValue (void)

Get system timer MSIP register value in machine mode.

This function get the system timer MSIP register value.

#### Remark

- Bit0 is SW interrupt flag. Bit0 is 1 then SW interrupt set. Bit0 is 0 then SW interrupt clear.
- SysTimer\_SetSWIRQ
- SysTimer\_ClearSWIRQ
- SysTimer\_SetMsipValue

Returns Value of Timer MSIP register.

# \_\_STATIC\_FORCEINLINE void SysTimer\_SetHartMsipValue (uint32\_t msip, unsigned long hartid)

Set system timer MSIP register value by hartid.

This function set the system timer MSIP register value.

#### Remark

- In S-mode, hartid can't be get using <u>get\_hart\_id</u> function, so this api suits S-mode particularly.
- SysTimer\_GetHartMsipValue

#### **Parameters**

- msip [in] value to set MSIP register
- hartid [in] hart ID, one hart is required to have a known hart ID of 0, other harts ID can be in 1~1023.

#### \_\_STATIC\_FORCEINLINE void SysTimer\_SetMsipValue (uint32\_t msip)

Set system timer MSIP register value in machine mode.

This function set the system timer MSIP register value.

#### **Parameters msip** – [in] value to set MSIP register

SysTimer\_GetMsipValue

# \_\_STATIC\_FORCEINLINE void SysTimer\_SoftwareReset (void)

Do software reset request.

This function will do software reset request through MTIMER

- Software need to write SysTimer\_MSFRST\_KEY (page 155) to generate software reset request
- The software request flag can be cleared by reset operation to clear

#### Remark

- The software reset is sent to SoC, SoC need to generate reset signal and send back to Core
- This function will not return, it will do while(1) to wait the Core reset happened

# \_\_STATIC\_FORCEINLINE void SysTimer\_SendIPI (unsigned long hartid)

send ipi to target hart using Systimer Clint

This function send ipi using clint timer.

Parameters hart – [in] target hart

# \_\_STATIC\_FORCEINLINE void SysTimer\_ClearIPI (unsigned long hartid)

clear ipi to target hart using Systimer Clint

This function clear ipi using Systimer clint timer.

Parameters hart - [in] target hart

# \_\_STATIC\_INLINE uint32\_t SysTick\_Config (uint64\_t ticks)

System Tick Configuration.

Initializes the System Timer and its non-vector interrupt, and starts the System Tick Timer.

In our default implementation, the timer counter will be set to zero, and it will start a timer compare non-vector interrupt when it matchs the ticks user set, during the timer interrupt user should reload the system tick using SysTick\_Reload function or similar function written by user, so it can produce period timer interrupt.

#### Remark

- For \_\_NUCLEI\_N\_REV (page 77) >= 0x0104, the CMPCLREN bit in MTIMECTL is introduced, but we assume that the CMPCLREN bit is set to 0, so MTIMER register will not be auto cleared to 0 when MTIMER >= MTIMERCMP.
- When the variable \_\_Vendor\_SysTickConfig is set to 1, then the function SysTick\_Config is not included.
- In this case, the file **Device>.h** must contain a vendor-specific implementation of this function.

- If user need this function to start a period timer interrupt, then in timer interrupt handler routine code, user should call SysTick\_Reload with ticks to reload the timer.
- This function only available when \_\_SYSTIMER\_PRESENT == 1 and \_\_ECLIC\_PRESENT == 1 and \_\_Vendor\_SysTickConfig == 0

#### See also:

• SysTimer\_SetCompareValue; SysTimer\_SetLoadValue

Parameters ticks – [in] Number of ticks between two interrupts.

**Returns** 0 Function succeeded.

Returns 1 Function failed.

# \_\_STATIC\_INLINE uint32\_t SysTick\_HartConfig (uint64\_t ticks, unsigned long hartid)

System Tick Configuration By hartid.

Initializes the System Timer and its non-vector interrupt, and starts the System Tick Timer.

In our default implementation, the timer counter will be set to zero, and it will start a timer compare non-vector interrupt when it matchs the ticks user set, during the timer interrupt user should reload the system tick using SysTick\_Reload function or similar function written by user, so it can produce period timer interrupt.

#### Remark

- For \_\_NUCLEI\_N\_REV (page 77) >= 0x0104, the CMPCLREN bit in MTIMECTL is introduced, but we assume that the CMPCLREN bit is set to 0, so MTIMER register will not be auto cleared to 0 when MTIMER >= MTIMERCMP.
- When the variable \_\_Vendor\_SysTickConfig is set to 1, then the function SysTick\_Config is not included.
- In this case, the file **Device>.h** must contain a vendor-specific implementation of this function.
- If user need this function to start a period timer interrupt, then in timer interrupt handler routine code, user should call SysTick\_Reload with ticks to reload the timer.
- This function only available when \_\_SYSTIMER\_PRESENT == 1 and \_\_ECLIC\_PRESENT == 1 and \_\_Vendor\_SysTickConfig == 0
- In S-mode, hartid can't be get by using <u>\_\_get\_hart\_id</u> function, so this api suits S-mode particularly.

#### See also:

• SysTimer SetCompareValue; SysTimer SetLoadValue

### **Parameters**

- ticks [in] Number of ticks between two interrupts.
- hartid [in] hart ID, one hart is required to have a known hart ID of 0, other harts ID can be in 1~1023.

**Returns** 0 Function succeeded.

**Returns** 1 Function failed.

# \_\_STATIC\_FORCEINLINE uint32\_t SysTick\_Reload (uint64\_t ticks)

System Tick Reload.

Reload the System Timer Tick when the MTIMECMP reached TIME value

#### Remark

- For \_\_NUCLEI\_N\_REV (page 77) >= 0x0104, the CMPCLREN bit in MTIMECTL is introduced, but for this SysTick\_Config function, we assume this CMPCLREN bit is set to 0, so in interrupt handler function, user still need to set the MTIMERCMP or MTIMER to reload the system tick, if vendor want to use this timer's auto clear feature, they can define \_\_Vendor\_SysTickConfig to 1, and implement SysTick\_Config and SysTick\_Reload functions.
- When the variable \_\_Vendor\_SysTickConfig is set to 1, then the function SysTick\_Reload is not included.
- In this case, the file **Device**. In must contain a vendor-specific implementation of this function.
- This function only available when \_\_SYSTIMER\_PRESENT == 1 and \_\_ECLIC\_PRESENT == 1 and \_\_Vendor\_SysTickConfig == 0
- Since the MTIMERCMP value might overflow, if overflowed, MTIMER will be set to 0, and MTIMER-CMP set to ticks

### See also:

- SysTimer SetCompareValue
- SysTimer SetLoadValue

**Parameters ticks** – [in] Number of ticks between two interrupts.

Returns 0 Function succeeded.

Returns 1 Function failed.

# \_\_STATIC\_FORCEINLINE uint32\_t SysTick\_HartReload (uint64\_t ticks, unsigned long hartid)

System Tick Reload.

Reload the System Timer Tick when the MTIMECMP reached TIME value

#### Remark

• For \_\_NUCLEI\_N\_REV (page 77) >= 0x0104, the CMPCLREN bit in MTIMECTL is introduced, but for this SysTick\_Config function, we assume this CMPCLREN bit is set to 0, so in interrupt handler

function, user still need to set the MTIMERCMP or MTIMER to reload the system tick, if vendor want to use this timer's auto clear feature, they can define \_\_Vendor\_SysTickConfig to 1, and implement SysTick\_Config and SysTick\_Reload functions.

- When the variable \_\_Vendor\_SysTickConfig is set to 1, then the function SysTick\_Reload is not included.
- In this case, the file **Device>.h** must contain a vendor-specific implementation of this function.
- This function only available when \_\_SYSTIMER\_PRESENT == 1 and \_\_ECLIC\_PRESENT == 1 and \_\_Vendor\_SysTickConfig == 0
- Since the MTIMERCMP value might overflow, if overflowed, MTIMER will be set to 0, and MTIMER-CMP set to ticks
- In S-mode, hartid can't be get by using \_\_get\_hart\_id function, so this api suits S-mode particularly.

#### See also:

- SysTimer\_SetCompareValue
- SysTimer\_SetLoadValue

#### **Parameters**

- ticks [in] Number of ticks between two interrupts.
- hartid [in] hart ID, one hart is required to have a known hart ID of 0, other harts ID can be in 1~1023.

Returns 0 Function succeeded.

Returns 1 Function failed.

# SysTick Code Example

The code below shows the usage of the function SysTick\_Config() and SysTick\_Reload() with an GD32VF103 SoC.

Listing 3: gd32vf103\_systick\_example.c

```
#include "gd32vf103.h"
2
   volatile uint32_t msTicks = 0;
                                                                /* Variable to store
   →millisecond ticks */
   #define CONFIG_TICKS
                                (SOC_TIMER_FREQ / 1000)
   #define SysTick_Handler
                               eclic_mtip_handler
   void SysTick_Handler(void) {
                                                                /* SysTick interrupt Handler.
     SysTimer_Reload(CONFIG_TICKS);
                                                                /* Call SysTick_Reload to_
   →reload timer. */
   msTicks++;
                                                                /* See startup file startup_
   →gd32vf103.S for SysTick vector */
11
```

(continues on next page)

(continued from previous page)

```
12
   int main (void) {
13
     uint32_t returnCode;
14
15
     returnCode = SysTick_Config(CONFIG_TICKS);
                                                                    /* Configure SysTick to_
   →generate an interrupt every millisecond */
17
     if (returnCode != 0) {
                                                                    /* Check return code for
18
   →errors */
       // Error Handling
19
20
21
     while(1);
22
   }
23
```

# **SysTimer Interrupt Code Example**

The code below shows the usage of various NMSIS Timer Interrupt functions with an GD32VF103 device.

Listing 4: gd32vf103\_timer\_example1.c

```
#include "gd32vf103.h"
   void eclic_mtip_handler(void)
       uint64_t now = SysTimer_GetLoadValue();
       SysTimer_SetCompareValue(now + SOC_TIMER_FREQ/100);
   }
   static uint32_t int_cnt = 0;
   void eclic_msip_handler(void)
11
       SysTimer_ClearSWIRQ();
12
       int_cnt++;
13
   }
14
   void eclic_global_initialize(void)
16
   {
       ECLIC_SetMth(0);
18
       ECLIC_SetCfgNlbits(3);
   }
20
21
   int eclic_register_interrupt(IRQn_Type IRQn, uint8_t shv, uint32_t trig_mode, uint32 lvl,
22
   → uint32_t priority, void * handler)
   {
23
       ECLIC_SetShvIRQ(IRQn, shv);
       ECLIC_SetTrigIRQ(IRQn, trig_mode);
25
       ECLIC_SetLevelIRQ(IRQn, lvl);
       ECLIC_SetPriorityIRQ(IRQn, priority);
27
       ECLIC_SetVector(IRQn, (rv_csr_t)(handler));
28
       ECLIC_EnableIRQ(IRQn);
```

(continues on next page)

(continued from previous page)

```
return 0;
30
   }
31
32
   void setup_timer(void)
33
       SysTimer_SetLoadValue(0);
35
       SysTimer_SetCompareValue(SOC_TIMER_FREQ/100);
   }
37
   int main (void)
39
40
   {
       uint32_t returnCode;
41
                                                                      /* initialize ECLIC */
       eclic_global_initialize();
43
       setup_timer();
                                                                      /* initialize timer */
45
       returnCode = eclic_register_interrupt(SysTimer_IRQn,1,2,8,0,eclic_mtip_handler);
47
   →register system timer interrupt */
48
       returnCode = eclic_register_interrupt(SysTimerSW_IRQn,1,2,8,0,eclic_msip_handler);
49
   →* register system timer SW interrupt */
50
                                                                      /* enable global interrupt
         _enable_irq();
52
       SysTimer_SetSWIRQ();
                                                                      /* trigger timer SW_
53
   →interrupt */
54
                                                                      /* Check return code for
       if (returnCode != 0) {
55
   ⇔errors */
          // Error Handling
57
       while(1);
59
   }
```

# 2.5.10 Interrupts and Exceptions

# **Description**

This section explains how to use interrupts and exceptions and access functions for the Enhanced Core Local Interrupt Controller(ECLIC)<sup>17</sup>.

Nuclei provides a template file startup\_device for each supported compiler. The file must be adapted by the silicon vendor to include interrupt vectors for all device-specific interrupt handlers. Each interrupt handler is defined as a weak function to an dummy handler. These interrupt handlers can be used directly in application software without being adapted by the programmer.

Click Interrupt<sup>18</sup> to learn more about interrupt handling in Nuclei processor core.

<sup>17</sup> https://doc.nucleisys.com/nuclei\_spec/isa/eclic.html

<sup>18</sup> https://doc.nucleisys.com/nuclei\_spec/isa/interrupt.html

# **NMI** Interrupt

NMI interrupt<sup>19</sup> entry is stored by CSR\_MNVEC. If CSR\_MMSIC[9] is 1 then NMI entry is the same as Exception which get from CSR\_MTVEC. If CSR\_MMSIC[9] is 1 NMI entry is reset vector.

# **Exception**

Exception<sup>20</sup> has only 1 entry address which stored by CSR\_MTVEC. All the exceptions will jump to the same entry exc\_entry defined in intexc\_<Device>.S.

The table below lists the core exception code of the Nuclei N/NX processors.

**Exception Code** Value Description InsUnalign EXCn Instruction address misaligned 0 Instruction access fault InsAccFault EXCn 1 IlleIns EXCn 2 Illegal instruction Break\_EXCn 3 Beakpoint LdAddrUnalign EXCn 4 Load address misaligned 5 LdFault EXCn Load access fault Store or AMO address misaligned StAddrUnalign EXCn 6 StAccessFault EXCn 7 Store or AMO access fault UmodeEcall EXCn 8 Environment call from User mode SmodeEcall EXCn 9 Environment call from Supervisor Mode MmodeEcall EXCn 11 Environment call from Machine mode InsPageFault\_EXCn 12 Instruction page fault LdPageFault EXCn 13 Load page fault StPageFault EXCn 15 Store or AMO page fault StackOverflow EXCn 24 Stack overflow fault StackUnderflow\_EXCn 25 Stack overflow fault NMI EXCn NMI interrupt 0xfff

Table 7: Core exception code of the Nuclei N/NX processors

#### **Vector Table**

The Vector Table defines the entry addresses of the ECLIC managed interrupts.

It is typically located at the beginning of the program memory, and you can modify CSR MTVT to reallocate the base address of this vector table, but you need to take care of the base address alignment according to the number of interrupts.

Table 8: base address alignment according to the number of interrupts

Number of Interrupt	Alignment Requirements of CSR MTVT
0 to 16	64-byte
17 to 32	128-byte
33 to 64	256-byte
65 to 128	512-byte
129 to 256	1KB
257 to 512	2KB
513 to 1024	4KB

<sup>19</sup> https://doc.nucleisys.com/nuclei\_spec/isa/nmi.html

<sup>20</sup> https://doc.nucleisys.com/nuclei\_spec/isa/exception.html

571

Interrupt number 0~18 is reserved by Nuclei Core. 19~1023 could be used by Silicon Vendor Device. Below is an example interrupt allocated table:

```
typedef enum IRQn {
       /***** Nuclei N/NX Processor Core Internal Interrupt Numbers
   _ ****************
       Reserved0_IRQn
                                               /*!< Internal reserved
       Reserved1_IRQn
                                               /*!< Internal reserved
                                        1,
       Reserved2_IRQn
                                        2.
                                               /*!< Internal reserved
       SysTimerSW_IRQn
                                        3.
                                               /*!< System Timer SW interrupt
6
                                               /*!< Internal reserved
       Reserved3_IRQn
                                        4.
                                    =
       Reserved4_IRQn
                                        5.
                                               /*!< Internal reserved
       Reserved5_IRQn
                                        6.
                                               /*!< Internal reserved
Q
                                        7,
                                               /*!< System Timer Interrupt
       SysTimer_IRQn
10
       Reserved6_IRQn
                                        8.
                                               /*!< Internal reserved
11
       Reserved7_IRQn
                                        9,
                                               /*!< Internal reserved
       Reserved8_IRQn
                                      10,
                                               /*!< Internal reserved
                                               /*!< Internal reserved
       Reserved9_IRQn
                                    = 11.
14
       Reserved10_IRQn
                                               /*!< Internal reserved
                                    = 12,
15
       Reserved11_IRQn
                                    = 13.
                                               /*!< Internal reserved
16
       Reserved12_IRQn
                                    = 14.
                                               /*!< Internal reserved
17
                                               /*!< Internal reserved
       Reserved13_IRQn
                                    = 15,
18
       Reserved14_IRQn
                                    = 16.
                                               /*!< Internal reserved
19
       HardFault_IRQn
                                    = 17,
                                               /*!< Hard Fault, storage access error
20
       Reserved15_IRQn
                                    = 18,
                                               /*!< Internal reserved
21
22
       /***** GD32VF103 Specific External Interrupt Numbers
23
   <u></u>
                                               /*!< window watchDog timer interrupt</pre>
       WWDGT_IRQn
                                    = 19,
24
                                               /*!< LVD through EXTI line detect interrupt _
       LVD_IRQn
                                       20.
25
       TAMPER_IRQn
                                    = 21.
                                               /*!< tamper through EXTI line detect
26
                                                                             (continues on next page)
```

(continued from previous page)

# **ECLIC API Definitions**

When macro NMSIS\_ECLIC\_VIRTUAL is defined, the ECLIC access functions in the table below must be implemented for virtualizing ECLIC access.

These functions should be implemented in a separate source module. The original NMSIS-Core \_\_ECLIC\_xxx functions are always available independent of NMSIS\_ECLIC\_VIRTUAL macro.

ECLIC ACCESS FUNCTIONS	NMSIS-CORE FUNCTIONS FOR ECLIC
ECLIC_SetCfgNlbits (page 577)	ECLIC_SetCfgNlbits()
ECLIC_GetCfgNlbits (page 577)	ECLIC_GetCfgNlbits()
ECLIC_GetInfoVer (page 578)	ECLIC_GetInfoVer()
ECLIC_GetInfoCtlbits (page 578)	ECLIC_GetInfoCtlbits()
ECLIC_GetInfoNum (page 578)	ECLIC_GetInfoNum()
ECLIC_SetMth (page 578)	ECLIC_SetMth()
ECLIC_GetMth (page 578)	ECLIC_GetMth()
ECLIC_EnableIRQ (page 578)	ECLIC_EnableIRQ()
ECLIC_GetEnableIRQ (page 578)	ECLIC_GetEnableIRQ()
ECLIC_DisableIRQ (page 578)	ECLIC_DisableIRQ()
ECLIC_SetPendingIRQ (page 578)	ECLIC_SetPendingIRQ()
ECLIC_GetPendingIRQ (page 578)	ECLIC_GetPendingIRQ()
ECLIC_ClearPendingIRQ (page 578)	ECLIC_ClearPendingIRQ()
ECLIC_SetTrigIRQ (page 578)	ECLIC_SetTrigIRQ()
ECLIC_GetTrigIRQ (page 578)	ECLIC_GetTrigIRQ()
ECLIC_SetShvIRQ (page 578)	ECLIC_SetShvIRQ()
ECLIC_GetShvIRQ (page 578)	ECLIC_GetShvIRQ()
ECLIC_SetCtrlIRQ (page 578)	ECLIC_SetCtrlIRQ()
ECLIC_GetCtrlIRQ (page 578)	ECLIC_GetCtrlIRQ()
ECLIC_SetLevelIRQ (page 578)	ECLIC_SetLevelIRQ()
ECLIC_GetLevelIRQ (page 578)	ECLIC_GetLevelIRQ()
ECLIC_SetPriorityIRQ (page 578)	ECLIC_SetPriorityIRQ()
ECLIC_GetPriorityIRQ (page 578)	ECLIC_GetPriorityIRQ()

Table 9: ECLIC Access Functions

When NMSIS\_VECTAB\_VIRTUAL macro is defined, the functions in the table below must be replaced to virtualize the API access functions to the interrupt vector table.

The ECLIC vector table API should be implemented in a separate source module.

This allows, for example, alternate implementations to relocate the vector table from flash to RAM on the first vector table update.

The original NMSIS-Core functions are always available, but prefixed with \_\_ECLIC.

Table 10: ECLIC Vector Access Functions

ECLIC Vector Table Access	NMSIS-CORE FUNCTIONS
ECLIC_SetVector (page 579)	ECLIC_SetVector()
ECLIC_GetVector (page 579)	ECLIC_GetVector()

### **ECLIC Function Usage**

The code below shows the usage of various NMSIS ECLIC flow with an GD32VF103 device.

Listing 5: gd32vf103\_interrupt\_example1.c

```
#include "gd32vf103.h"
2
   // Vector interrupt which could be nested
   __INTERRUPT void eclic_button1_handler(void)
       SAVE_IRQ_CSR_CONTEXT();
                                                                              /* save mepc.
6
   →mcause,msubm enable interrupts */
       GPIO_REG(GPIO_OUTPUT_VAL) |= (1 << GREEN_LED_GPIO_OFFSET);</pre>
                                                                             /* Green LED On */
8
       GPIO_REG(GPIO_RISE_IP) = (0x1 << BUTTON_1_GPIO_OFFSET);</pre>
                                                                             /* Clear the GPIO.
   → Pending interrupt by writing 1. */
10
       RESTORE_IRQ_CSR_CONTEXT();
                                                                              /* disable_
11
   →interrupts,restore mepc,mcause,msubm */
12
13
   // Non-vector interrupt
14
   void eclic_button2_handler(void)
16
       GPIO_REG(GPIO_OUTPUT_VAL) |= (1 << GREEN_LED_GPIO_OFFSET);</pre>
                                                                           /* Green LED On */
       GPIO_REG(GPIO_RISE_IP) = (0x1 << BUTTON_2_GPIO_OFFSET);</pre>
                                                                             /* Clear the GPIO
18
   → Pending interrupt by writing 1. */
   }
19
20
   void eclic_global_initialize(void)
21
22
       ECLIC_SetMth(0);
23
       ECLIC_SetCfgNlbits(3);
   }
25
26
   int eclic_register_interrupt(IRQn_Type IRQn, uint8_t shv, uint32_t trig_mode, uint32_t_
27
   →lvl, uint32_t priority, void * handler)
   {
28
       ECLIC_SetShvIRQ(IRQn, shv);
29
       ECLIC_SetTrigIRQ(IRQn, trig_mode);
       ECLIC_SetLevelIRQ(IRQn, lvl);
31
       ECLIC_SetPriorityIRQ(IRQn, priority);
       ECLIC_SetVector(IRQn, (rv_csr_t)(handler));
33
       ECLIC_EnableIRQ(IRQn);
```

(continues on next page)

(continued from previous page)

```
return 0;
35
   }
36
37
   int main (void)
       uint32_t returnCode;
40
41
                                                                    /* initialize ECLIC */
       eclic_global_initialize();
42
                                                                    /* initialize GPIO */
       GPIO_init();
44
45
       returnCode = eclic_register_interrupt(BTN1_IRQn,1,2,1,0,Button1_IRQHandler); /*_
46
   →register system button1 interrupt */
       returnCode = eclic_register_interrupt(BTN2_IRQn,0,2,2,0,Button2_IRQHandler); /*_
47
   →register system button2 interrupt */
48
       __enable_irq();
                                                                    /* enable global interrupt
       if (returnCode != 0) {
                                                                    /* Check return code for
51
   ⇔errors */
         // Error Handling
52
53
       while(1);
55
   }
```

### Interrupt and Exception API

```
enum IRQn
Values:

enumerator Reserved0_IRQn
enumerator Reserved1_IRQn
enumerator Reserved2_IRQn
enumerator SysTimerSW_IRQn
enumerator Reserved3_IRQn
enumerator Reserved4_IRQn
enumerator Reserved5_IRQn
```

```
enumerator SysTimer_IRQn
    enumerator Reserved6_IRQn
    enumerator Reserved7_IRQn
    enumerator Reserved8_IRQn
    enumerator Reserved9_IRQn
    enumerator Reserved10_IRQn
    enumerator Reserved11_IRQn
    enumerator Reserved12_IRQn
    enumerator Reserved13_IRQn
    enumerator Reserved14_IRQn
    enumerator Reserved15_IRQn
    enumerator Reserved16_IRQn
    enumerator FirstDeviceSpecificInterrupt_IRQn
    enumerator SOC_INT_MAX
__STATIC_FORCEINLINE void __ECLIC_SetCfgNlbits (uint32_t nlbits)
__STATIC_FORCEINLINE uint32_t __ECLIC_GetCfgNlbits (void)
__STATIC_FORCEINLINE uint32_t __ECLIC_GetInfoVer (void)
__STATIC_FORCEINLINE uint32_t __ECLIC_GetInfoCtlbits (void)
__STATIC_FORCEINLINE uint32_t __ECLIC_GetInfoNum (void)
__STATIC_FORCEINLINE void __ECLIC_SetMth (uint8_t mth)
__STATIC_FORCEINLINE uint8_t __ECLIC_GetMth (void)
```

```
__STATIC_FORCEINLINE void __ECLIC_EnableIRQ (IRQn_Type IRQn)
__STATIC_FORCEINLINE uint32_t __ECLIC_GetEnableIRQ (IRQn_Type IRQn)
__STATIC_FORCEINLINE void __ECLIC_DisableIRQ (IRQn_Type IRQn)
__STATIC_FORCEINLINE int32_t __ECLIC_GetPendingIRQ (IRQn_Type IRQn)
__STATIC_FORCEINLINE void __ECLIC_SetPendingIRQ (IRQn_Type IRQn)
__STATIC_FORCEINLINE void __ECLIC_ClearPendingIRQ (IRQn_Type IRQn)
__STATIC_FORCEINLINE void __ECLIC_SetTrigIRQ (IRQn_Type IRQn, uint32_t trig)
__STATIC_FORCEINLINE uint32_t __ECLIC_GetTrigIRQ (IRQn_Type IRQn)
__STATIC_FORCEINLINE void __ECLIC_SetShvIRQ (IRQn_Type IRQn, uint32_t shv)
__STATIC_FORCEINLINE uint32_t __ECLIC_GetShvIRQ (IRQn_Type IRQn)
__STATIC_FORCEINLINE void __ECLIC_SetCtrlIRQ (IRQn_Type IRQn, uint8_t intctrl)
__STATIC_FORCEINLINE uint8_t __ECLIC_GetCtrlIRQ (IRQn_Type IRQn)
__STATIC_FORCEINLINE void __ECLIC_SetLevelIRQ (IRQn_Type IRQn, uint8_t lvl_abs)
__STATIC_FORCEINLINE uint8_t __ECLIC_GetLevelIRQ (IRQn_Type IRQn)
__STATIC_FORCEINLINE void __ECLIC_SetPriorityIRQ (IRQn_Type IRQn, uint8_t pri)
__STATIC_FORCEINLINE uint8_t __ECLIC_GetPriorityIRQ (IRQn_Type IRQn)
__STATIC_FORCEINLINE void __ECLIC_SetVector (IRQn_Type IRQn, rv_csr_t vector)
__STATIC_FORCEINLINE rv_csr_t __ECLIC_GetVector (IRQn_Type IRQn)
__STATIC_FORCEINLINE void __ECLIC_SetModeIRQ (IRQn_Type IRQn, uint32_t mode)
__STATIC_FORCEINLINE void __ECLIC_SetSth (uint8_t sth)
__STATIC_FORCEINLINE uint8_t __ECLIC_GetSth (void)
```

```
__STATIC_FORCEINLINE void __ECLIC_SetTrigIRQ_S (IRQn_Type IRQn, uint32_t trig)
__STATIC_FORCEINLINE uint8_t __ECLIC_GetTrigIRQ_S (IRQn_Type IRQn)
__STATIC_FORCEINLINE void __ECLIC_SetShvIRQ_S (IRQn_Type IRQn, uint32_t shv)
__STATIC_FORCEINLINE uint8_t __ECLIC_GetShvIRQ_S (IRQn_Type IRQn)
__STATIC_FORCEINLINE void __ECLIC_SetCtrlIRQ_S (IRQn_Type IRQn, uint8_t intctrl)
__STATIC_FORCEINLINE uint8_t __ECLIC_GetCtrlIRQ_S (IRQn_Type IRQn)
__STATIC_FORCEINLINE void __ECLIC_SetLevelIRQ_S (IRQn_Type IRQn, uint8_t lvl_abs)
__STATIC_FORCEINLINE uint8_t __ECLIC_GetLevelIRQ_S (IRQn_Type IRQn)
__STATIC_FORCEINLINE void __ECLIC_SetPriorityIRQ_S (IRQn_Type IRQn, uint8_t pri)
__STATIC_FORCEINLINE uint8_t __ECLIC_GetPriorityIRQ_S (IRQn_Type IRQn)
__STATIC_FORCEINLINE void __ECLIC_EnableIRQ_S (IRQn_Type IRQn)
__STATIC_FORCEINLINE uint8_t __ECLIC_GetEnableIRQ_S (IRQn_Type IRQn)
__STATIC_FORCEINLINE void __ECLIC_DisableIRQ_S (IRQn_Type IRQn)
__STATIC_FORCEINLINE void __ECLIC_SetVector_S (IRQn_Type IRQn, rv_csr_t vector)
__STATIC_FORCEINLINE rv_csr_t __ECLIC_GetVector_S (IRQn_Type IRQn)
__STATIC_FORCEINLINE void __set_exc_entry (rv_csr_t addr)
__STATIC_FORCEINLINE rv_csr_t __get_exc_entry (void)
__STATIC_FORCEINLINE void __set_nonvec_entry (rv_csr_t addr)
__STATIC_FORCEINLINE rv_csr_t __get_nonvec_entry (void)
__STATIC_FORCEINLINE rv_csr_t __get_nmi_entry (void)
ECLIC_SetCfgNlbits __ECLIC_SetCfgNlbits
```

**ECLIC\_GetCfgNlbits** \_\_ECLIC\_GetCfgNlbits

**ECLIC\_GetInfoVer** \_\_ECLIC\_GetInfoVer

**ECLIC\_GetInfoCtlbits** \_\_ECLIC\_GetInfoCtlbits

**ECLIC\_GetInfoNum** \_\_ECLIC\_GetInfoNum

**ECLIC\_SetMth** \_\_ECLIC\_SetMth

ECLIC\_GetMth \_\_ECLIC\_GetMth

**ECLIC\_EnableIRQ** \_\_ECLIC\_EnableIRQ

**ECLIC\_GetEnableIRQ** \_\_ECLIC\_GetEnableIRQ

ECLIC\_DisableIRQ \_\_ECLIC\_DisableIRQ

**ECLIC\_SetPendingIRQ** \_\_ECLIC\_SetPendingIRQ

 ${\color{red} \textbf{ECLIC\_GetPendingIRQ}} \ \underline{\phantom{CCLIC\_GetPendingIRQ}} \ \underline{\phantom{CCLIC\_GetPendingIR$ 

**ECLIC\_ClearPendingIRQ** \_\_ECLIC\_ClearPendingIRQ

**ECLIC\_SetTrigIRQ** \_\_ECLIC\_SetTrigIRQ

 ${\color{red}\textbf{ECLIC\_GetTrigIRQ}} \ \_{\color{blue}\textbf{ECLIC\_GetTrigIRQ}}$ 

ECLIC\_SetShvIRQ \_\_ECLIC\_SetShvIRQ

**ECLIC\_GetShvIRQ** \_\_ECLIC\_GetShvIRQ

**ECLIC\_SetCtrlIRQ** \_\_ECLIC\_SetCtrlIRQ

**ECLIC\_GetCtrlIRQ** \_\_ECLIC\_GetCtrlIRQ

 ${\color{red} \textbf{ECLIC\_SetLevelIRQ}} \ \underline{\phantom{C}} ECLIC\_SetLevelIRQ$ 

**ECLIC\_GetLevelIRQ** \_\_ECLIC\_GetLevelIRQ

**ECLIC\_SetPriorityIRQ** \_\_ECLIC\_SetPriorityIRQ

**ECLIC\_GetPriorityIRQ** \_\_ECLIC\_GetPriorityIRQ

ECLIC\_SetModeIRQ \_\_ECLIC\_SetModeIRQ

**ECLIC\_SetSth** \_\_ECLIC\_SetSth

**ECLIC\_GetSth** \_\_ECLIC\_GetSth

ECLIC\_SetTrigIRQ\_S \_\_ECLIC\_SetTrigIRQ\_S

**ECLIC\_GetTrigIRQ\_S** \_\_ECLIC\_GetTrigIRQ\_S

**ECLIC\_SetShvIRQ\_S** \_\_ECLIC\_SetShvIRQ\_S

**ECLIC\_GetShvIRQ\_S** \_\_ECLIC\_GetShvIRQ\_S

**ECLIC\_SetCtrlIRQ\_S** \_\_ECLIC\_SetCtrlIRQ\_S

ECLIC\_GetCtrlIRQ\_S \_\_ECLIC\_GetCtrlIRQ\_S

**ECLIC\_SetLevelIRQ\_S** \_\_ECLIC\_SetLevelIRQ\_S

**ECLIC\_GetLevelIRQ\_S** \_\_ECLIC\_GetLevelIRQ\_S

**ECLIC\_SetPriorityIRQ\_S** \_\_ECLIC\_SetPriorityIRQ\_S

**ECLIC\_GetPriorityIRQ\_S** \_\_ECLIC\_GetPriorityIRQ\_S

ECLIC\_EnableIRQ\_S \_\_ECLIC\_EnableIRQ\_S

**ECLIC\_GetEnableIRQ\_S** \_\_ECLIC\_GetEnableIRQ\_S

ECLIC\_DisableIRQ\_S

**ECLIC\_SetVector** \_\_ECLIC\_SetVector

**ECLIC\_GetVector** \_\_ECLIC\_GetVector

**ECLIC\_SetVector\_S** \_\_ECLIC\_SetVector\_S

**ECLIC\_GetVector\_S** \_\_ECLIC\_GetVector\_S

```
SAVE_IRQ_CSR_CONTEXT()
SAVE_IRQ_CSR_CONTEXT_S()
RESTORE_IRQ_CSR_CONTEXT()
RESTORE_IRQ_CSR_CONTEXT_S()
group NMSIS_Core_IntExc
     Functions that manage interrupts and exceptions via the ECLIC.
     Defines
     ECLIC_SetCfgNlbits __ECLIC_SetCfgNlbits
     ECLIC_GetCfgNlbits __ECLIC_GetCfgNlbits
     ECLIC_GetInfoVer __ECLIC_GetInfoVer
     ECLIC_GetInfoCtlbits __ECLIC_GetInfoCtlbits
     ECLIC_GetInfoNum __ECLIC_GetInfoNum
     ECLIC_SetMth __ECLIC_SetMth
     ECLIC_GetMth __ECLIC_GetMth
     ECLIC_EnableIRQ __ECLIC_EnableIRQ
     ECLIC_GetEnableIRQ __ECLIC_GetEnableIRQ
     ECLIC_DisableIRQ __ECLIC_DisableIRQ
     ECLIC_SetPendingIRQ __ECLIC_SetPendingIRQ
     ECLIC_GetPendingIRQ __ECLIC_GetPendingIRQ
     ECLIC_ClearPendingIRQ __ECLIC_ClearPendingIRQ
     ECLIC_SetTrigIRQ __ECLIC_SetTrigIRQ
     ECLIC_GetTrigIRQ __ECLIC_GetTrigIRQ
```

 ${\color{red} \textbf{ECLIC\_SetShvIRQ}} \ \_{\color{blue} \textbf{ECLIC\_SetShvIRQ}}$ 

**ECLIC\_GetShvIRQ** \_\_ECLIC\_GetShvIRQ

**ECLIC\_SetCtrlIRQ** \_\_ECLIC\_SetCtrlIRQ

**ECLIC\_GetCtrlIRQ** \_\_ECLIC\_GetCtrlIRQ

**ECLIC\_SetLevelIRQ** \_\_ECLIC\_SetLevelIRQ

**ECLIC\_GetLevelIRQ** \_\_ECLIC\_GetLevelIRQ

**ECLIC\_SetPriorityIRQ** \_\_ECLIC\_SetPriorityIRQ

**ECLIC\_GetPriorityIRQ** \_\_ECLIC\_GetPriorityIRQ

ECLIC\_SetModeIRQ \_\_ECLIC\_SetModeIRQ

**ECLIC\_SetSth** \_\_ECLIC\_SetSth

**ECLIC\_GetSth** \_\_ECLIC\_GetSth

**ECLIC\_SetTrigIRQ\_S** \_\_ECLIC\_SetTrigIRQ\_S

**ECLIC\_GetTrigIRQ\_S** \_\_ECLIC\_GetTrigIRQ\_S

**ECLIC\_SetShvIRQ\_S** \_\_ECLIC\_SetShvIRQ\_S

**ECLIC\_GetShvIRQ\_S** \_\_ECLIC\_GetShvIRQ\_S

**ECLIC\_SetCtrlIRQ\_S** \_\_ECLIC\_SetCtrlIRQ\_S

ECLIC\_GetCtrlIRQ\_S \_\_ECLIC\_GetCtrlIRQ\_S

**ECLIC\_SetLevelIRQ\_S** \_\_ECLIC\_SetLevelIRQ\_S

**ECLIC\_GetLevelIRQ\_S** \_\_ECLIC\_GetLevelIRQ\_S

 ${\tt ECLIC\_SetPriorityIRQ\_S} \ \_{\tt ECLIC\_SetPriorityIRQ\_S}$ 

**ECLIC\_GetPriorityIRQ\_S** \_\_ECLIC\_GetPriorityIRQ\_S

 ${\color{red} \textbf{ECLIC\_EnableIRQ\_S}} \ \_ {\color{red} \textbf{ECLIC\_EnableIRQ\_S}}$ 

```
ECLIC_GetEnableIRQ_S __ECLIC_GetEnableIRQ_S

ECLIC_DisableIRQ_S __ECLIC_DisableIRQ_S

ECLIC_SetVector __ECLIC_SetVector

ECLIC_GetVector __ECLIC_GetVector

ECLIC_SetVector_S __ECLIC_SetVector_S

ECLIC_GetVector_S __ECLIC_GetVector_S

SAVE_IRQ_CSR_CONTEXT()
```

Save necessary CSRs into variables for vector interrupt nesting.

This macro is used to declare variables which are used for saving CSRs(MCAUSE, MEPC, MSUB), and it will read these CSR content into these variables, it need to be used in a vector-interrupt if nesting is required.

#### Remark

- Interrupt will be enabled after this macro is called
- It need to be used together with RESTORE\_IRQ\_CSR\_CONTEXT
- Don't use variable names meause, mpec, msubm in your ISR code
- If you want to enable interrupt nesting feature for vector interrupt, you can do it like this:

### SAVE\_IRQ\_CSR\_CONTEXT\_S()

Save necessary CSRs into variables for vector interrupt nesting in supervisor mode.

#### RESTORE\_IRQ\_CSR\_CONTEXT()

Restore necessary CSRs from variables for vector interrupt nesting.

This macro is used restore CSRs(MCAUSE, MEPC, MSUB) from pre-defined variables in SAVE\_IRQ\_CSR\_CONTEXT macro.

#### Remark

- · Interrupt will be disabled after this macro is called
- It need to be used together with SAVE\_IRQ\_CSR\_CONTEXT

### RESTORE\_IRQ\_CSR\_CONTEXT\_S()

Restore necessary CSRs from variables for vector interrupt nesting in supervisor mode.

#### **Enums**

#### enum IRQn

Definition of IRQn numbers.

The core interrupt enumeration names for IRQn values are defined in the file < Device>.h.

- Interrupt ID(IRQn) from 0 to 18 are reserved for core internal interrupts.
- Interrupt ID(IRQn) start from 19 represent device-specific external interrupts.
- The first device-specific interrupt has the IRQn value 19.

The table below describes the core interrupt names and their availability in various Nuclei Cores.

Values:

## enumerator Reserved0\_IRQn

Internal reserved.

### enumerator Reserved1\_IRQn

Internal reserved.

#### enumerator Reserved2\_IRQn

Internal reserved.

## enumerator SysTimerSW\_IRQn

System Timer SW interrupt.

### enumerator Reserved3\_IRQn

Internal reserved.

### enumerator Reserved4\_IRQn

Internal reserved.

### enumerator Reserved5\_IRQn

Internal reserved.

### enumerator SysTimer\_IRQn

System Timer Interrupt.

### enumerator Reserved6\_IRQn

Internal reserved.

# enumerator Reserved7\_IRQn

Internal reserved.

### enumerator Reserved8\_IRQn

Internal reserved.

### enumerator Reserved9\_IRQn

Internal reserved.

# enumerator Reserved10\_IRQn

Internal reserved.

### enumerator Reserved11\_IRQn

Internal reserved.

### enumerator Reserved12\_IRQn

Internal reserved.

### enumerator Reserved13\_IRQn

Internal reserved.

### enumerator Reserved14\_IRQn

Internal reserved.

# $enumerator \ \textbf{Reserved15\_IRQn}$

Internal reserved.

### enumerator Reserved16\_IRQn

Internal reserved.

# enumerator FirstDeviceSpecificInterrupt\_IRQn

First Device Specific Interrupt.

# enumerator SOC\_INT\_MAX

Number of total interrupts.

# **Functions**

# \_\_STATIC\_FORCEINLINE void \_\_ECLIC\_SetCfgNlbits (uint32\_t nlbits)

Set nlbits value.

This function set the nlbits value of CLICCFG register.

#### Remark

• nlbits is used to set the width of level in the CLICINTCTL[i].

#### See also:

• ECLIC\_GetCfgNlbits

Parameters nlbits - [in] nlbits value

# \_\_STATIC\_FORCEINLINE uint32\_t \_\_ECLIC\_GetCfgNlbits (void)

Get nlbits value.

This function get the nlbits value of CLICCFG register.

### Remark

• nlbits is used to set the width of level in the CLICINTCTL[i].

### See also:

• ECLIC\_SetCfgNlbits

**Returns** nlbits value of CLICCFG register

# \_\_STATIC\_FORCEINLINE uint32\_t \_\_ECLIC\_GetInfoVer (void)

Get the ECLIC version number.

This function gets the hardware version information from CLICINFO register.

### Remark

- This function gets harware version information from CLICINFO register.
- Bit 20:17 for architecture version, bit 16:13 for implementation version.

### See also:

• ECLIC\_GetInfoNum

**Returns** hardware version number in CLICINFO register.

### \_\_STATIC\_FORCEINLINE uint32\_t \_\_ECLIC\_GetInfoCtlbits (void)

Get CLICINTCTLBITS.

This function gets CLICINTCTLBITS from CLICINFO register.

#### Remark

- In the CLICINTCTL[i] registers, with 2 <= CLICINTCTLBITS <= 8.
- The implemented bits are kept left-justified in the most-significant bits of each 8-bit CLICINTCTL[I] register, with the lower unimplemented bits treated as hardwired to 1.

#### See also:

• ECLIC\_GetInfoNum

**Returns** CLICINTCTLBITS from CLICINFO register.

# \_\_STATIC\_FORCEINLINE uint32\_t \_\_ECLIC\_GetInfoNum (void)

Get number of maximum interrupt inputs supported.

This function gets number of maximum interrupt inputs supported from CLICINFO register.

### Remark

- This function gets number of maximum interrupt inputs supported from CLICINFO register.
- The num\_interrupt field specifies the actual number of maximum interrupt inputs supported in this
  implementation.

#### See also:

• ECLIC GetInfoCtlbits

**Returns** number of maximum interrupt inputs supported from CLICINFO register.

# \_\_STATIC\_FORCEINLINE void \_\_ECLIC\_SetMth (uint8\_t mth)

Set Machine Mode Interrupt Level Threshold.

This function sets machine mode interrupt level threshold.

#### See also:

• ECLIC\_GetMth

**Parameters** mth – [in] Interrupt Level Threshold.

### \_\_STATIC\_FORCEINLINE uint8\_t \_\_ECLIC\_GetMth (void)

Get Machine Mode Interrupt Level Threshold.

This function gets machine mode interrupt level threshold.

#### See also:

• ECLIC\_SetMth

**Returns** Interrupt Level Threshold.

# \_\_STATIC\_FORCEINLINE void \_\_ECLIC\_EnableIRQ (IRQn\_Type IRQn)

Enable a specific interrupt.

This function enables the specific interrupt *IRQn*.

#### Remark

• IRQn must not be negative.

#### See also:

• ECLIC\_DisableIRQ

**Parameters IRQn** – [in] Interrupt number

### \_\_STATIC\_FORCEINLINE uint32\_t \_\_ECLIC\_GetEnableIRQ (IRQn\_Type IRQn)

Get a specific interrupt enable status.

This function returns the interrupt enable status for the specific interrupt *IRQn*.

# Remark

• IRQn must not be negative.

#### See also:

- ECLIC\_EnableIRQ
- ECLIC\_DisableIRQ

Parameters IRQn – [in] Interrupt number

#### **Returns**

• 0 Interrupt is not enabled

• 1 Interrupt is pending

### \_\_STATIC\_FORCEINLINE void \_\_ECLIC\_DisableIRQ (IRQn\_Type IRQn)

Disable a specific interrupt.

This function disables the specific interrupt *IRQn*.

#### Remark

• IRQn must not be negative.

#### See also:

• ECLIC\_EnableIRQ

**Parameters** IRQn – [in] Number of the external interrupt to disable

# \_\_STATIC\_FORCEINLINE int32\_t \_\_ECLIC\_GetPendingIRQ (IRQn\_Type IRQn)

Get the pending specific interrupt.

This function returns the pending status of the specific interrupt IRQn.

### Remark

• IRQn must not be negative.

### See also:

- ECLIC\_SetPendingIRQ
- ECLIC\_ClearPendingIRQ

Parameters IRQn - [in] Interrupt number

### Returns

- 0 Interrupt is not pending
- 1 Interrupt is pending

# \_\_STATIC\_FORCEINLINE void \_\_ECLIC\_SetPendingIRQ (IRQn\_Type IRQn)

Set a specific interrupt to pending.

This function sets the pending bit for the specific interrupt *IRQn*.

### Remark

• IRQn must not be negative.

#### See also:

- ECLIC\_GetPendingIRQ
- ECLIC\_ClearPendingIRQ

Parameters IRQn - [in] Interrupt number

# \_\_STATIC\_FORCEINLINE void \_\_ECLIC\_ClearPendingIRQ (IRQn\_Type IRQn)

Clear a specific interrupt from pending.

This function removes the pending state of the specific interrupt IRQn. IRQn cannot be a negative number.

#### Remark

• IRQn must not be negative.

### See also:

- ECLIC\_SetPendingIRQ
- ECLIC\_GetPendingIRQ

Parameters IRQn - [in] Interrupt number

# \_\_STATIC\_FORCEINLINE void \_\_ECLIC\_SetTrigIRQ (IRQn\_Type IRQn, uint32\_t trig)

Set trigger mode and polarity for a specific interrupt.

This function set trigger mode and polarity of the specific interrupt IRQn.

### Remark

• IRQn must not be negative.

### See also:

• ECLIC\_GetTrigIRQ

### **Parameters**

- IRQn [in] Interrupt number
- trig [in]
  - 00 level trigger, *ECLIC\_LEVEL\_TRIGGER* (page 152)
  - 01 positive edge trigger, ECLIC\_POSTIVE\_EDGE\_TRIGGER (page 152)
  - 02 level trigger, ECLIC\_LEVEL\_TRIGGER (page 152)

- 03 negative edge trigger, ECLIC\_NEGTIVE\_EDGE\_TRIGGER (page 152)

# \_\_STATIC\_FORCEINLINE uint32\_t \_\_ECLIC\_GetTrigIRQ (IRQn\_Type IRQn)

Get trigger mode and polarity for a specific interrupt.

This function get trigger mode and polarity of the specific interrupt *IRQn*.

#### Remark

• IRQn must not be negative.

#### See also:

• ECLIC\_SetTrigIRQ

Parameters IRQn - [in] Interrupt number

### Returns

- 00 level trigger, *ECLIC\_LEVEL\_TRIGGER* (page 152)
- 01 positive edge trigger, ECLIC\_POSTIVE\_EDGE\_TRIGGER (page 152)
- 02 level trigger, *ECLIC\_LEVEL\_TRIGGER* (page 152)
- 03 negative edge trigger, ECLIC\_NEGTIVE\_EDGE\_TRIGGER (page 152)

# \_\_STATIC\_FORCEINLINE void \_\_ECLIC\_SetShvIRQ (IRQn\_Type IRQn, uint32\_t shv)

Set interrupt working mode for a specific interrupt.

This function set selective hardware vector or non-vector working mode of the specific interrupt IRQn.

### Remark

• IRQn must not be negative.

### See also:

• ECLIC\_GetShvIRQ

## **Parameters**

- IRQn [in] Interrupt number
- shv [in]
  - 0 non-vector mode, ECLIC\_NON\_VECTOR\_INTERRUPT (page 152)
  - 1 vector mode, ECLIC\_VECTOR\_INTERRUPT (page 152)

### \_\_STATIC\_FORCEINLINE uint32\_t \_\_ECLIC\_GetShvIRQ (IRQn\_Type IRQn)

Get interrupt working mode for a specific interrupt.

This function get selective hardware vector or non-vector working mode of the specific interrupt IRQn.

#### Remark

• IRQn must not be negative.

#### See also:

• ECLIC\_SetShvIRQ

Parameters IRQn - [in] Interrupt number

#### Returns shv

- 0 non-vector mode, ECLIC\_NON\_VECTOR\_INTERRUPT (page 152)
- 1 vector mode, *ECLIC\_VECTOR\_INTERRUPT* (page 152)

### \_\_STATIC\_FORCEINLINE void \_\_ECLIC\_SetCtrlIRQ (IRQn\_Type IRQn, uint8\_t intctrl)

Modify ECLIC Interrupt Input Control Register for a specific interrupt.

This function modify ECLIC Interrupt Input Control(CLICINTCTL[i]) register of the specific interrupt *IRQn*.

### Remark

• IRQn must not be negative.

### See also:

• ECLIC\_GetCtrlIRQ

#### **Parameters**

- IRQn [in] Interrupt number
- intctrl [in] Set value for CLICINTCTL[i] register

# \_\_STATIC\_FORCEINLINE uint8\_t \_\_ECLIC\_GetCtrlIRQ (IRQn\_Type IRQn)

Get ECLIC Interrupt Input Control Register value for a specific interrupt.

This function modify ECLIC Interrupt Input Control register of the specific interrupt IRQn.

### Remark

• IRQn must not be negative.

#### See also:

ECLIC\_SetCtrlIRQ

Parameters IRQn - [in] Interrupt number

Returns value of ECLIC Interrupt Input Control register

# \_\_STATIC\_FORCEINLINE void \_\_ECLIC\_SetLevelIRQ (IRQn\_Type IRQn, uint8\_t lvl\_abs)

Set ECLIC Interrupt level of a specific interrupt.

This function set interrupt level of the specific interrupt *IRQn*.

#### Remark

- IRQn must not be negative.
- If lvl\_abs to be set is larger than the max level allowed, it will be force to be max level.
- When you set level value you need use clciinfo.nlbits to get the width of level. Then we could know
  the maximum of level. CLICINTCTLBITS is how many total bits are present in the CLICINTCTL
  register.

# See also:

• ECLIC\_GetLevelIRQ

#### **Parameters**

- **IRQn** [in] Interrupt number
- lvl\_abs [in] Interrupt level

# \_\_STATIC\_FORCEINLINE uint8\_t \_\_ECLIC\_GetLevelIRQ (IRQn\_Type IRQn)

Get ECLIC Interrupt level of a specific interrupt.

This function get interrupt level of the specific interrupt IRQn.

### Remark

• IRQn must not be negative.

#### See also:

• ECLIC\_SetLevelIRQ

Parameters IRQn - [in] Interrupt number

#### **Returns** Interrupt level

# \_\_STATIC\_FORCEINLINE void \_\_ECLIC\_SetPriorityIRQ (IRQn\_Type IRQn, uint8\_t pri)

Get ECLIC Interrupt priority of a specific interrupt.

This function get interrupt priority of the specific interrupt *IRQn*.

#### Remark

- IRQn must not be negative.
- If pri to be set is larger than the max priority allowed, it will be force to be max priority.
- Priority width is CLICINTCTLBITS minus clciinfo.nlbits if clciinfo.nlbits is less than CLICINTCTL-BITS. Otherwise priority width is 0.

#### See also:

• ECLIC\_GetPriorityIRQ

### **Parameters**

- IRQn [in] Interrupt number
- **pri** [in] Interrupt priority

# \_\_STATIC\_FORCEINLINE uint8\_t \_\_ECLIC\_GetPriorityIRQ (IRQn\_Type IRQn)

Get ECLIC Interrupt priority of a specific interrupt.

This function get interrupt priority of the specific interrupt *IRQn*.

### Remark

IRQn must not be negative.

#### See also:

• ECLIC\_SetPriorityIRQ

Parameters IRQn - [in] Interrupt number

**Returns** Interrupt priority

# \_\_STATIC\_FORCEINLINE void \_\_ECLIC\_SetVector (IRQn\_Type IRQn, rv\_csr\_t vector)

Set Interrupt Vector of a specific interrupt.

This function set interrupt handler address of the specific interrupt IRQn.

### Remark

- IRQn must not be negative.
- You can set the CSR\_CSR\_MTVT to set interrupt vector table entry address.
- If your vector table is placed in readonly section, the vector for IRQn will not be modified. For this
  case, you need to use the correct irq handler name defined in your vector table as your irq handler
  function name.
- This function will only work correctly when the vector table is placed in an read-write enabled section.

#### See also:

ECLIC\_GetVector

#### **Parameters**

- IRQn [in] Interrupt number
- **vector** [in] Interrupt handler address

# \_\_STATIC\_FORCEINLINE rv\_csr\_t \_\_ECLIC\_GetVector (IRQn\_Type IRQn)

Get Interrupt Vector of a specific interrupt.

This function get interrupt handler address of the specific interrupt *IRQn*.

### Remark

- IRQn must not be negative.
- You can read CSR\_CSR\_MTVT to get interrupt vector table entry address.

### See also:

ECLIC\_SetVector

Parameters IRQn - [in] Interrupt number

**Returns** Interrupt handler address

# \_\_STATIC\_FORCEINLINE void \_\_ECLIC\_SetModeIRQ (IRQn\_Type IRQn, uint32\_t mode)

Set privilege mode of a specific interrupt.

This function set in which privilege mode the interrupts *IRQn* should be taken.

#### Remark

- IRQn must not be negative.
- mode must be 1(Supervisor Mode) or 3(Machine Mode), other values are ignored.

- M-mode can R/W this field, but S-mode can only read. And ECLIC with TEE does not reply on CSR mideleg to delegate interrupts.
- Mode of S-mode ECLIC region's clicintattr can be omitted to set, which is mirror to M-mode ECLIC region's. Only the low 6 bits of clicintattr [i] can be written via the S-mode memory region.

#### **Parameters**

- IRQn [in] Interrupt number
- mode [in] Privilege mode

# \_\_STATIC\_FORCEINLINE void \_\_ECLIC\_SetSth (uint8\_t sth)

Set supervisor-mode Interrupt Level Threshold in supervisor mode.

This function sets supervisor-mode interrupt level threshold.

#### Remark

• S-mode ECLIC region sintthresh'sth is a mirror to M-mode ECLIC region's mintthresh.sth, and will be updated synchronously, here operate on mintthresh.sth.

#### See also:

· ECLIC\_GetSth

**Parameters** sth – [in] Interrupt Level Threshold.

### \_\_STATIC\_FORCEINLINE uint8\_t \_\_ECLIC\_GetSth (void)

Get supervisor-mode Interrupt Level Threshold in supervisor mode.

This function gets supervisor mode interrupt level threshold.

### Remark

• S-mode ECLIC region sintthresh'sth is a mirror to M-mode ECLIC region's mintthresh.sth, and will be updated synchronously, here operate on mintthresh.sth.

### See also:

• ECLIC\_SetSth

**Returns** Interrupt Level Threshold.

# \_\_STATIC\_FORCEINLINE void \_\_ECLIC\_SetTrigIRQ\_S (IRQn\_Type IRQn, uint32\_t trig)

Set trigger mode and polarity for a specific interrupt in supervisor mode.

This function set trigger mode and polarity of the specific interrupt IRQn.

#### Remark

• IRQn must not be negative.

#### See also:

• ECLIC\_GetTrigIRQ\_S

#### **Parameters**

- IRQn [in] Interrupt number
- trig [in]
  - 00 level trigger, ECLIC\_LEVEL\_TRIGGER (page 152)
  - 01 positive edge trigger, ECLIC\_POSTIVE\_EDGE\_TRIGGER (page 152)
  - 02 level trigger, ECLIC\_LEVEL\_TRIGGER (page 152)
  - 03 negative edge trigger, ECLIC\_NEGTIVE\_EDGE\_TRIGGER (page 152)

# \_\_STATIC\_FORCEINLINE uint8\_t \_\_ECLIC\_GetTrigIRQ\_S (IRQn\_Type IRQn)

Get trigger mode and polarity for a specific interrupt in supervisor mode.

This function get trigger mode and polarity of the specific interrupt IRQn.

# Remark

• IRQn must not be negative.

### See also:

• ECLIC\_SetTrigIRQ\_S

Parameters IRQn – [in] Interrupt number

#### **Returns**

- 00 level trigger, *ECLIC\_LEVEL\_TRIGGER* (page 152)
- 01 positive edge trigger, ECLIC\_POSTIVE\_EDGE\_TRIGGER (page 152)
- 02 level trigger, *ECLIC\_LEVEL\_TRIGGER* (page 152)
- 03 negative edge trigger, ECLIC\_NEGTIVE\_EDGE\_TRIGGER (page 152)

# \_\_STATIC\_FORCEINLINE void \_\_ECLIC\_SetShvIRQ\_S (IRQn\_Type IRQn, uint32\_t shv)

Set interrupt working mode for a specific interrupt in supervisor mode.

This function set selective hardware vector or non-vector working mode of the specific interrupt IRQn.

#### Remark

• IRQn must not be negative.

#### See also:

• ECLIC\_GetShvIRQ\_S

#### **Parameters**

- IRQn [in] Interrupt number
- shv [in]
  - 0 non-vector mode, ECLIC\_NON\_VECTOR\_INTERRUPT (page 152)
  - 1 vector mode, ECLIC\_VECTOR\_INTERRUPT (page 152)

# \_\_STATIC\_FORCEINLINE uint8\_t \_\_ECLIC\_GetShvIRQ\_S (IRQn\_Type IRQn)

Get interrupt working mode for a specific interrupt in supervisor mode.

This function get selective hardware vector or non-vector working mode of the specific interrupt IRQn.

#### Remark

• IRQn must not be negative.

#### See also:

• ECLIC SMODE SetShvIRQ

Parameters IRQn - [in] Interrupt number

## Returns shv

- 0 non-vector mode, ECLIC\_NON\_VECTOR\_INTERRUPT (page 152)
- 1 vector mode, *ECLIC\_VECTOR\_INTERRUPT* (page 152)

# \_\_STATIC\_FORCEINLINE void \_\_ECLIC\_SetCtrlIRQ\_S (IRQn\_Type IRQn, uint8\_t intctrl)

Modify ECLIC Interrupt Input Control Register for a specific interrupt in supervisor mode.

This function modify ECLIC Interrupt Input Control(CLICINTCTL[i]) register of the specific interrupt *IRQn*.

### Remark

• IRQn must not be negative.

#### See also:

• ECLIC\_GetCtrlIRQ\_S

#### **Parameters**

- IRQn [in] Interrupt number
- intctrl [in] Set value for CLICINTCTL[i] register

# \_\_STATIC\_FORCEINLINE uint8\_t \_\_ECLIC\_GetCtrlIRQ\_S (IRQn\_Type IRQn)

Get ECLIC Interrupt Input Control Register value for a specific interrupt in supervisor mode.

This function modify ECLIC Interrupt Input Control register of the specific interrupt IRQn.

#### Remark

• IRQn must not be negative.

### See also:

• ECLIC\_SetCtrlIRQ\_S

Parameters IRQn - [in] Interrupt number

Returns value of ECLIC Interrupt Input Control register

# \_\_STATIC\_FORCEINLINE void \_\_ECLIC\_SetLevelIRQ\_S (IRQn\_Type IRQn, uint8\_t lvl\_abs)

Set ECLIC Interrupt level of a specific interrupt in supervisor mode.

This function set interrupt level of the specific interrupt *IRQn*.

### Remark

- IRQn must not be negative.
- If lvl\_abs to be set is larger than the max level allowed, it will be force to be max level.
- When you set level value you need use clciinfo.nlbits to get the width of level. Then we could know
  the maximum of level. CLICINTCTLBITS is how many total bits are present in the CLICINTCTL
  register.

#### See also:

• ECLIC\_GetLevelIRQ\_S

### **Parameters**

- IRQn [in] Interrupt number
- lvl\_abs [in] Interrupt level

# \_\_STATIC\_FORCEINLINE uint8\_t \_\_ECLIC\_GetLevelIRQ\_S (IRQn\_Type IRQn)

Get ECLIC Interrupt level of a specific interrupt.

This function get interrupt level of the specific interrupt *IRQn*.

#### Remark

• IRQn must not be negative.

### See also:

• ECLIC\_SetLevelIRQ\_S

Parameters IRQn - [in] Interrupt number

Returns Interrupt level

### \_\_STATIC\_FORCEINLINE void \_\_ECLIC\_SetPriorityIRQ\_S (IRQn\_Type IRQn, uint8\_t pri)

Set ECLIC Interrupt priority of a specific interrupt in supervisor mode.

This function get interrupt priority of the specific interrupt *IRQn*.

### Remark

- IRQn must not be negative.
- If pri to be set is larger than the max priority allowed, it will be force to be max priority.
- Priority width is CLICINTCTLBITS minus clciinfo.nlbits if clciinfo.nlbits is less than CLICINTCTL-BITS. Otherwise priority width is 0.

#### See also:

• ECLIC\_GetPriorityIRQ\_S

### **Parameters**

- IRQn [in] Interrupt number
- **pri** [in] Interrupt priority

# \_\_STATIC\_FORCEINLINE uint8\_t \_\_ECLIC\_GetPriorityIRQ\_S (IRQn\_Type IRQn)

Get ECLIC Interrupt priority of a specific interrupt in supervisor mode.

This function get interrupt priority of the specific interrupt *IRQn*.

#### Remark

• IRQn must not be negative.

#### See also:

• ECLIC\_SetPriorityIRQ\_S

Parameters IRQn – [in] Interrupt number

**Returns** Interrupt priority

# \_\_STATIC\_FORCEINLINE void \_\_ECLIC\_EnableIRQ\_S (IRQn\_Type IRQn)

Enable a specific interrupt in supervisor mode.

This function enables the specific interrupt IRQn.

# Remark

• IRQn must not be negative.

# See also:

• ECLIC\_DisableIRQ

Parameters IRQn - [in] Interrupt number

# \_\_STATIC\_FORCEINLINE uint8\_t \_\_ECLIC\_GetEnableIRQ\_S (IRQn\_Type IRQn)

Get a specific interrupt enable status in supervisor mode.

This function returns the interrupt enable status for the specific interrupt IRQn in S MODE.

# Remark

• IRQn must not be negative.

# See also:

- ECLIC\_EnableIRQ\_S
- ECLIC\_DisableIRQ\_S

Parameters IRQn – [in] Interrupt number

Returns

- 0 Interrupt is not masked
- 1 Interrupt is enabled

### \_\_STATIC\_FORCEINLINE void \_\_ECLIC\_DisableIRQ\_S (IRQn\_Type IRQn)

Disable a specific interrupt in supervisor mode.

This function disables the specific interrupt *IRQn*.

#### Remark

• IRQn must not be negative.

#### See also:

• ECLIC\_EnableIRQ

Parameters IRQn - [in] Number of the external interrupt to disable

# \_\_STATIC\_FORCEINLINE void \_\_ECLIC\_SetVector\_S (IRQn\_Type IRQn, rv\_csr\_t vector)

Set Interrupt Vector of a specific interrupt in supervisor mode.

This function set interrupt handler address of the specific interrupt IRQn.

### Remark

- IRQn must not be negative.
- You can set the CSR\_CSR\_MTVT to set interrupt vector table entry address.
- If your vector table is placed in readonly section, the vector for IRQn will not be modified. For this
  case, you need to use the correct irq handler name defined in your vector table as your irq handler
  function name.
- This function will only work correctly when the vector table is placed in an read-write enabled section.

### See also:

• ECLIC\_GetVector\_S

### **Parameters**

- IRQn [in] Interrupt number
- **vector** [in] Interrupt handler address

### \_\_STATIC\_FORCEINLINE rv\_csr\_t \_\_ECLIC\_GetVector\_S (IRQn\_Type IRQn)

Get Interrupt Vector of a specific interrupt in supervisor mode.

This function get interrupt handler address of the specific interrupt *IRQn*.

#### Remark

- IRQn must not be negative.
- You can read CSR\_CSR\_MTVT to get interrupt vector table entry address.

#### See also:

• ECLIC\_SMODE\_SetVector

Parameters IRQn - [in] Interrupt number

Returns Interrupt handler address

# \_\_STATIC\_FORCEINLINE void \_\_set\_exc\_entry (rv\_csr\_t addr)

Set Exception entry address.

This function set exception handler address to 'CSR\_MTVEC'.

# Remark

• This function use to set exception handler address to 'CSR\_MTVEC'. Address need to be aligned to 64 bytes.

### See also:

• \_\_get\_exc\_entry

**Parameters addr** – [in] Exception handler address

# \_\_STATIC\_FORCEINLINE rv\_csr\_t \_\_get\_exc\_entry (void)

Get Exception entry address.

This function get exception handler address from 'CSR\_MTVEC'.

#### Remark

• This function use to get exception handler address from 'CSR\_MTVEC'. Address need to be aligned to 64 bytes.

#### See also:

• \_\_set\_exc\_entry

**Returns** Exception handler address

# \_\_STATIC\_FORCEINLINE void \_\_set\_nonvec\_entry (rv\_csr\_t addr)

Set Non-vector interrupt entry address.

This function set Non-vector interrupt address.

#### Remark

- This function use to set non-vector interrupt entry address to 'CSR\_MTVT2' if
- CSR MTVT2 bit0 is 1. If 'CSR MTVT2' bit0 is 0 then set address to 'CSR MTVEC'

#### See also:

\_\_get\_nonvec\_entry

**Parameters addr** – [in] Non-vector interrupt entry address

# \_\_STATIC\_FORCEINLINE rv\_csr\_t \_\_get\_nonvec\_entry (void)

Get Non-vector interrupt entry address.

This function get Non-vector interrupt address.

### Remark

- This function use to get non-vector interrupt entry address from 'CSR\_MTVT2' if
- CSR\_MTVT2 bit0 is 1. If 'CSR\_MTVT2' bit0 is 0 then get address from 'CSR\_MTVEC'.

### See also:

\_\_set\_nonvec\_entry

**Returns** Non-vector interrupt handler address

### \_\_STATIC\_FORCEINLINE rv\_csr\_t \_\_get\_nmi\_entry (void)

Get NMI interrupt entry from 'CSR\_MNVEC'.

This function get NMI interrupt address from 'CSR\_MNVEC'.

### Remark

- This function use to get NMI interrupt handler address from 'CSR\_MNVEC'. If CSR\_MMISC\_CTL[9] = 1 'CSR\_MNVEC'
- will be equal as mtvec. If CSR\_MMISC\_CTL[9] = 0 'CSR\_MNVEC' will be equal as reset vector.
- NMI entry is defined via *CSR\_MMISC\_CTL* (page 110), writing to *CSR\_MNVEC* (page 110) will be ignored.

**Returns** NMI interrupt handler address

### 2.5.11 FPU Functions

#### group NMSIS\_Core\_FPU\_Functions

Functions that related to the RISC-V FPU (F and D extension).

Nuclei provided floating point unit by RISC-V F and D extension.

- F extension adds single-precision floating-point computational instructions compliant with the IEEE 754-2008 arithmetic standard, \_\_RISCV\_FLEN = 32. The F extension adds 32 floating-point registers, f0-f31, each 32 bits wide, and a floating-point control and status register fcsr, which contains the operating mode and exception status of the floating-point unit.
- D extension adds double-precision floating-point computational instructions compliant with the IEEE 754-2008 arithmetic standard. The D extension widens the 32 floating-point registers, f0-f31, to 64 bits, \_\_RISCV\_FLEN = 64

#### **Defines**

```
__RISCV_FLEN 64
__get_FCSR() __RV_CSR_READ (page 80)(CSR_FCSR (page 89))
    Get FCSR CSR Register.
__set_FCSR(val) __RV_CSR_WRITE (page 81)(CSR_FCSR (page 89), (val))
    Set FCSR CSR Register with val.
__get_FRM() __RV_CSR_READ (page 80)(CSR_FRM (page 89))
    Get FRM CSR Register.
__set_FRM(val) __RV_CSR_WRITE (page 81)(CSR_FRM (page 89), (val))
    Set FRM CSR Register with val.
__get_FFLAGS() __RV_CSR_READ (page 80)(CSR_FFLAGS (page 89))
    Get FFLAGS CSR Register.
__set_FFLAGS(val) __RV_CSR_WRITE (page 81)(CSR_FFLAGS (page 89), (val))
    Set FFLAGS CSR Register with val.
__enable_FPU()
    Enable FPU Unit, and set state to initial.
__disable_FPU() __RV_CSR_CLEAR (page 81)(CSR_MSTATUS (page 94), MSTATUS_FS (page 115))
    Disable FPU Unit.
```

- We can save power by disable FPU Unit.
- When FPU Unit is disabled, any access to FPU related CSR registers and FPU instructions will cause illegal Instruction Exception.

#### **\_\_RV\_FLW**(freg, addr, ofs)

Load a single-precision value from memory into float point register freg using flw instruction.

The FLW instruction loads a single-precision floating point value from memory address (addr + ofs) into floating point register freg(f0-f31)

#### Remark

- FLW and FSW operations need to make sure the address is 4 bytes aligned, otherwise it will cause exception code 4(Load address misaligned) or 6 (Store/AMO address misaligned)
- FLW and FSW do not modify the bits being transferred; in particular, the payloads of non-canonical NaNs are preserved

#### **Parameters**

- **freg [in]** The floating point register, eg. *FREG*(0) (page 129), f0
- addr [in] The memory base address, 4 byte aligned required
- ofs [in] a 12-bit immediate signed byte offset value, should be an const value

### \_\_RV\_FSW(freg, addr, ofs)

Store a single-precision value from float point freg into memory using fsw instruction.

The FSW instruction stores a single-precision value from floating point register to memory

### Remark

- FLW and FSW operations need to make sure the address is 4 bytes aligned, otherwise it will cause exception code 4(Load address misaligned) or 6 (Store/AMO address misaligned)
- FLW and FSW do not modify the bits being transferred; in particular, the payloads of non-canonical NaNs are preserved

#### **Parameters**

- **freg [in]** The floating point register(f0-f31), eg. *FREG*(0) (page 129), f0
- addr [in] The memory base address, 4 byte aligned required
- ofs [in] a 12-bit immediate signed byte offset value, should be an const value

## \_\_RV\_FLD(freg, addr, ofs)

Load a double-precision value from memory into float point register freg using fld instruction.

The FLD instruction loads a double-precision floating point value from memory address (addr + ofs) into floating point register freg(f0-f31)

### Remark

- FLD and FSD operations need to make sure the address is 8 bytes aligned, otherwise it will cause exception code 4(Load address misaligned) or 6 (Store/AMO address misaligned)
- FLD and FSD do not modify the bits being transferred; in particular, the payloads of non-canonical NaNs are preserved.

#### Attention

• Function only available for double precision floating point unit, FLEN = 64

#### **Parameters**

- **freg** [in] The floating point register, eg. *FREG*(0) (page 129), f0
- addr [in] The memory base address, 8 byte aligned required
- ofs [in] a 12-bit immediate signed byte offset value, should be an const value

### **\_\_RV\_FSD**(freg, addr, ofs)

Store a double-precision value from float point freg into memory using fsd instruction.

The FSD instruction stores double-precision value from floating point register to memory

#### Remark

- FLD and FSD operations need to make sure the address is 8 bytes aligned, otherwise it will cause exception code 4(Load address misaligned) or 6 (Store/AMO address misaligned)
- FLD and FSD do not modify the bits being transferred; in particular, the payloads of non-canonical NaNs are preserved.

#### Attention

• Function only available for double precision floating point unit, FLEN = 64

### **Parameters**

- **freg [in]** The floating point register(f0-f31), eg. *FREG*(0) (page 129), f0
- addr [in] The memory base address, 8 byte aligned required
- ofs [in] a 12-bit immediate signed byte offset value, should be an const value

```
__RV_FLOAD __RV_FLD (page 605)
```

Load a float point value from memory into float point register freg using flw/fld instruction.

- For Single-Precision Floating-Point Mode(\_\_FPU\_PRESENT == 1, \_\_RISCV\_FLEN == 32): It will call \_\_*RV\_FLW* (page 605) to load a single-precision floating point value from memory to floating point register
- For Double-Precision Floating-Point Mode(\_\_FPU\_PRESENT == 2, \_\_RISCV\_FLEN == 64): It will call \_\_RV\_FLD (page 605) to load a double-precision floating point value from memory to floating point register

**Attention** Function behaviour is different for \_\_FPU\_PRESENT = 1 or 2, please see the real function this macro represent

```
__RV_FSTORE __RV_FSD (page 606)
```

Store a float value from float point freg into memory using fsw/fsd instruction.

- For Single-Precison Floating-Point Mode(\_\_FPU\_PRESENT == 1, \_\_RISCV\_FLEN == 32): It will call \_\_RV\_FSW (page 605) to store floating point register into memory
- For Double-Precison Floating-Point Mode(\_\_FPU\_PRESENT == 2, \_\_RISCV\_FLEN == 64): It will call \_\_RV\_FSD (page 606) to store floating point register into memory

**Attention** Function behaviour is different for \_\_FPU\_PRESENT = 1 or 2, please see the real function this macro represent

## SAVE\_FPU\_CONTEXT()

Save FPU context into variables for interrupt nesting.

This macro is used to declare variables which are used for saving FPU context, and it will store the nessary fpu registers into these variables, it need to be used in a interrupt when in this interrupt fpu registers are used.

## Remark

- It need to be used together with RESTORE\_FPU\_CONTEXT (page 607)
- Don't use variable names \_\_fpu\_context in your ISR code
- If you isr code will use fpu registers, and this interrupt is nested. Then you can do it like this:

```
void eclic_mtip_handler(void)
{
    // !!!Interrupt is enabled here!!!
    // !!!Higher priority interrupt could nest it!!!

    // Necessary only when you need to use fpu registers
    // in this isr handler functions
    SAVE_FPU_CONTEXT();

    // put you own interrupt handling code here

    // pair of SAVE_FPU_CONTEXT()
    RESTORE_FPU_CONTEXT();
}
```

## RESTORE\_FPU\_CONTEXT()

Restore necessary fpu registers from variables for interrupt nesting.

This macro is used restore necessary fpu registers from pre-defined variables in *SAVE\_FPU\_CONTEXT* (page 607) macro.

#### Remark

• It need to be used together with SAVE\_FPU\_CONTEXT (page 607)

# **Typedefs**

```
typedef uint64_t rv_fpu_t
```

Type of FPU register, depends on the FLEN defined in RISC-V.

# 2.5.12 PMP Functions

```
Click Nuclei PMP Unit<sup>21</sup> to learn about Core PMP Unit in Nuclei ISA Spec.
```

```
__STATIC_INLINE rv_csr_t __get_PMPCFGx (uint32_t csr_idx)

__STATIC_INLINE void __set_PMPCFGx (uint32_t csr_idx, rv_csr_t pmpcfg)

__STATIC_INLINE uint8_t __get_PMPxCFG (uint32_t entry_idx)

__STATIC_INLINE void __set_PMPxCFG (uint32_t entry_idx, uint8_t pmpxcfg)

__STATIC_INLINE rv_csr_t __get_PMPADDRx (uint32_t csr_idx)

__STATIC_INLINE void __set_PMPADDRx (uint32_t csr_idx, rv_csr_t pmpaddr)

__STATIC_INLINE void __set_PMPENTRYx (uint32_t entry_idx, const pmp_config *pmp_cfg)

__STATIC_INLINE int __get_PMPENTRYx (unsigned int entry_idx, pmp_config *pmp_cfg)

struct PMP_CONFIG
```

# group NMSIS\_Core\_PMP\_Functions

Functions that related to the RISCV Phyiscal Memory Protection.

Optional physical memory protection (PMP) unit provides per-hart machine-mode control registers to allow physical memory access privileges (read, write, execute) to be specified for each physical memory region.

The PMP can supports region access control settings as small as four bytes.

<sup>&</sup>lt;sup>21</sup> https://doc.nucleisys.com/nuclei\_spec/isa/pmp.html

## **Functions**

## \_\_STATIC\_INLINE rv\_csr\_t \_\_get\_PMPCFGx (uint32\_t csr\_idx)

Get PMPCFGx Register by csr index.

Return the content of the PMPCFGx Register.

#### Remark

- For RV64, only csr\_idx = 0 and csr\_idx = 2 is allowed. pmpcfg0 and pmpcfg2 hold the configurations for the 16 PMP entries, pmpcfg1 and pmpcfg3 are illegal
- For RV32, pmpcfg0-pmpcfg3, hold the configurations pmp0cfg-pmp15cfg for the 16 PMP entries

**Parameters** csr\_idx – [in] PMPCFG CSR index(0-3)

**Returns** PMPCFGx Register value

# \_\_STATIC\_INLINE void \_\_set\_PMPCFGx (uint32\_t csr\_idx, rv\_csr\_t pmpcfg)

Set PMPCFGx by csr index.

Write the given value to the PMPCFGx Register.

#### Remark

- For RV64, only csr\_idx = 0 and csr\_idx = 2 is allowed. pmpcfg0 and pmpcfg2 hold the configurations for the 16 PMP entries, pmpcfg1 and pmpcfg3 are illegal
- For RV32, pmpcfg0-pmpcfg3, hold the configurations pmp0cfg-pmp15cfg for the 16 PMP entries

#### **Parameters**

- csr\_idx [in] PMPCFG CSR index(0-3)
- pmpcfg [in] PMPCFGx Register value to set

# \_\_STATIC\_INLINE uint8\_t \_\_get\_PMPxCFG (uint32\_t entry\_idx)

Get 8bit PMPxCFG Register by PMP entry index.

Return the content of the PMPxCFG Register.

**Parameters entry\_idx** – [in] PMP region index(0-15)

Returns PMPxCFG Register value

# \_\_STATIC\_INLINE void \_\_set\_PMPxCFG (uint32\_t entry\_idx, uint8\_t pmpxcfg)

Set 8bit PMPxCFG by pmp entry index.

Set the given pmpxcfg value to the PMPxCFG Register.

# Remark

 For RV32, 4 pmpxcfgs are densely packed into one CSR in order For RV64, 8 pmpxcfgs are densely packed into one CSR in order

#### **Parameters**

- entry\_idx [in] PMPx region index(0-15)
- pmpxcfg [in] PMPxCFG register value to set

# \_\_STATIC\_INLINE rv\_csr\_t \_\_get\_PMPADDRx (uint32\_t csr\_idx)

Get PMPADDRx Register by CSR index.

Return the content of the PMPADDRx Register.

**Parameters** csr\_idx – [in] PMP region CSR index(0-15)

**Returns** PMPADDRx Register value

# \_\_STATIC\_INLINE void \_\_set\_PMPADDRx (uint32\_t csr\_idx, rv\_csr\_t pmpaddr)

Set PMPADDRx by CSR index.

Write the given value to the PMPADDRx Register.

#### **Parameters**

- csr\_idx [in] PMP region CSR index(0-15)
- pmpaddr [in] PMPADDRx Register value to set

# \_\_STATIC\_INLINE void \_\_set\_PMPENTRYx (uint32\_t entry\_idx, const pmp\_config \*pmp\_cfg) Set PMP entry by entry idx.

Write the given value to the PMPxCFG Register and PMPADDRx.

#### Remark

- If the size of memory region is 2^12(4KB) range, pmp\_cfg->order makes 12, and the like.
- Suppose the size of memory region is 2<sup>X</sup> bytes range, if X >=3, the NA4 mode is not selectable, NAPOT is selected.
- TOR of A field in PMP configuration register is not considered here.

## **Parameters**

- **entry\_idx [in]** PMP entry index(0-15)
- pmp\_cfg [in] structure of L, X, W, R field of PMP configuration register, memory region base address and size of memory region as power of 2

# \_\_STATIC\_INLINE int \_\_get\_PMPENTRYx (unsigned int entry\_idx, pmp\_config \*pmp\_cfg) Get PMP entry by entry idx.

Write the given value to the PMPxCFG Register and PMPADDRx.

## Remark

- If the size of memory region is 2^12(4KB) range, pmp\_cfg->order makes 12, and the like.
- TOR of A field in PMP configuration register is not considered here.

#### **Parameters**

- entry\_idx [in] PMP entry index(0-15)
- pmp\_cfg [out] structure of L, X, W, R, A field of PMP configuration register, memory region base address and size of memory region as power of 2

Returns -1 failure, else 0 success

Click TEE Introduction<sup>22</sup> to learn about Core SPMP Unit in Nuclei ISA Spec.

struct PMP\_CONFIG

#include <core\_feature\_pmp.h>

# 2.5.13 SPMP Functions

```
__STATIC_INLINE rv_csr_t __get_sPMPCFGx (uint32_t csr_idx)

__STATIC_INLINE void __set_sPMPCFGx (uint32_t csr_idx, rv_csr_t spmpcfg)

__STATIC_INLINE uint8_t __get_sPMPxCFG (uint32_t entry_idx)

__STATIC_INLINE void __set_sPMPxCFG (uint32_t entry_idx, uint8_t spmpxcfg)

__STATIC_INLINE rv_csr_t __get_sPMPADDRx (uint32_t csr_idx)

__STATIC_INLINE void __set_sPMPADDRx (uint32_t csr_idx, rv_csr_t spmpaddr)

__STATIC_INLINE void __set_sPMPADDRx (uint32_t entry_idx, const spmp_config *spmp_cfg)
```

\_\_STATIC\_INLINE int \_\_get\_sPMPENTRYx (unsigned int entry\_idx, spmp\_config \*spmp\_cfg)

struct SPMP\_CONFIG

<sup>&</sup>lt;sup>22</sup> https://doc.nucleisys.com/nuclei\_spec/isa/tee.html

## group NMSIS\_Core\_SPMP\_Functions

Functions that related to the RISCV supervisor-mode Physical Memory Protection.

Optional superviors physical memory protection (sPMP) unit provides per-hart supervisor-mode control registers to allow physical memory access privileges (read, write, execute) to be specified for each physical memory region. The sPMP values are checked after the physical address to be accessed pass PMP checks described in the RISC-V privileged spec.

Like PMP, the sPMP can supports region access control settings as small as four bytes.

#### **Functions**

# \_\_STATIC\_INLINE rv\_csr\_t \_\_get\_sPMPCFGx (uint32\_t csr\_idx)

Get sPMPCFGx Register by csr index.

Return the content of the sPMPCFGx Register.

#### Remark

- For RV64, only csr\_idx = 0 and csr\_idx = 2 is allowed. spmpcfg0 and spmpcfg2 hold the configurations for the 16 sPMP entries, spmpcfg1 and spmpcfg3 are illegal
- For RV32, spmpcfg0-spmpcfg3, hold the configurations spmp0cfg-spmp15cfg for the 16 sPMP entries

**Parameters** csr\_idx – [in] sPMPCFG CSR index(0-3)

**Returns** sPMPCFGx Register value

## \_\_STATIC\_INLINE void \_\_set\_sPMPCFGx (uint32\_t csr\_idx, rv\_csr\_t spmpcfg)

Set sPMPCFGx by csr index.

Write the given value to the sPMPCFGx Register.

## Remark

- For RV64, only csr\_idx = 0 and csr\_idx = 2 is allowed. spmpcfg0 and spmpcfg2 hold the configurations for the 16 sPMP entries, spmpcfg1 and spmpcfg3 are illegal
- For RV32, spmpcfg0-spmpcfg3, hold the configurations spmp0cfg-spmp15cfg for the 16 sPMP entries

#### **Parameters**

- csr\_idx [in] sPMPCFG CSR index(0-3)
- spmpcfg [in] sPMPCFGx Register value to set

# \_\_STATIC\_INLINE uint8\_t \_\_get\_sPMPxCFG (uint32\_t entry\_idx)

Get 8bit sPMPxCFG Register by sPMP entry index.

Return the content of the sPMPxCFG Register.

**Parameters entry\_idx** – [in] sPMP region index(0-15)

Returns sPMPxCFG Register value

# \_\_STATIC\_INLINE void \_\_set\_sPMPxCFG (uint32\_t entry\_idx, uint8\_t spmpxcfg)

Set 8bit sPMPxCFG by spmp entry index.

Set the given spmpxcfg value to the sPMPxCFG Register.

## Remark

For RV32, 4 spmpxcfgs are densely packed into one CSR in order For RV64, 8 spmpxcfgs are densely
packed into one CSR in order

#### **Parameters**

- entry\_idx [in] sPMPx region index(0-15)
- spmpxcfg [in] sPMPxCFG register value to set

## \_\_STATIC\_INLINE rv\_csr\_t \_\_get\_sPMPADDRx (uint32\_t csr\_idx)

Get sPMPADDRx Register by CSR index.

Return the content of the sPMPADDRx Register.

Parameters csr\_idx - [in] sPMP region CSR index(0-15)

Returns sPMPADDRx Register value

# \_\_STATIC\_INLINE void \_\_set\_sPMPADDRx (uint32\_t csr\_idx, rv\_csr\_t spmpaddr)

Set sPMPADDRx by CSR index.

Write the given value to the sPMPADDRx Register.

## **Parameters**

- csr\_idx [in] sPMP region CSR index(0-15)
- spmpaddr [in] sPMPADDRx Register value to set

# \_\_STATIC\_INLINE void \_\_set\_sPMPENTRYx (uint32\_t entry\_idx, const spmp\_config \*spmp\_cfg)

Set sPMP entry by entry idx.

Write the given value to the sPMPxCFG Register and sPMPADDRx.

# Remark

• If the size of memory region is 2^12(4KB) range, spmp\_cfg->order makes 12, and the like.

- Suppose the size of memory region is 2<sup>X</sup> bytes range, if X >=3, the NA4 mode is not selectable, NAPOT is selected.
- TOR of A field in sPMP configuration register is not considered here.

#### **Parameters**

- **entry\_idx [in]** sPMP entry index(0-15)
- **spmp\_cfg [in]** structure of L,U,X,W,R field of sPMP configuration register, memory region base address and size of memory region as power of 2

\_\_STATIC\_INLINE int \_\_get\_sPMPENTRYx (unsigned int entry\_idx, spmp\_config \*spmp\_cfg)

Get sPMP entry by entry idx.

Write the given value to the sPMPxCFG Register and sPMPADDRx.

#### Remark

- If the size of memory region is 2^12(4KB) range, spmp\_cfg->order makes 12, and the like.
- TOR of A field in PMP configuration register is not considered here.

#### **Parameters**

- **entry\_idx [in]** sPMP entry index(0-15)
- **spmp\_cfg [out]** structure of L, U, X, W, R, A field of sPMP configuration register, memory region base address and size of memory region as power of 2

Returns -1 failure, else 0 success

## struct SPMP\_CONFIG

#include <core\_feature\_spmp.h>

# 2.5.14 Cache Functions

## General

## enum CCM\_OP\_FINFO

Values:

enumerator CCM\_OP\_SUCCESS

enumerator CCM\_OP\_EXCEED\_ERR

enumerator CCM\_OP\_PERM\_CHECK\_ERR

```
enumerator CCM_OP_REFILL_BUS_ERR
     enumerator CCM_OP_ECC_ERR
enum CCM_CMD
     Values:
     enumerator CCM_DC_INVAL
     enumerator CCM_DC_WB
     enumerator CCM_DC_WBINVAL
     enumerator CCM_DC_LOCK
     enumerator CCM_DC_UNLOCK
     enumerator CCM_DC_WBINVAL_ALL
     enumerator CCM_DC_WB_ALL
     enumerator CCM_DC_INVAL_ALL
     enumerator CCM_IC_INVAL
     enumerator CCM_IC_LOCK
     enumerator CCM_IC_UNLOCK
     enumerator CCM_IC_INVAL_ALL
__STATIC_FORCEINLINE void EnableSUCCM (void)
__STATIC_FORCEINLINE void DisableSUCCM (void)
__STATIC_FORCEINLINE void FlushPipeCCM (void)
CCM_SUEN_SUEN_Msk (0xFFFFFFFFFFFFFFUL)
struct CacheInfo
```

## group NMSIS\_Core\_Cache

Functions that configure Instruction and Data Cache.

Nuclei provide Cache Control and Maintainence(CCM) for software to control and maintain the internal L1 I/D Cache of the RISC-V Core, software can manage the cache flexibly to meet the actual application scenarios.

The CCM operations have 3 types: by single address, by all and flush pipeline. The CCM operations are done via CSR registers, M/S/U mode has its own CSR registers to do CCM operations. By default, CCM operations are not allowed in S/U mode, you can execute EnableSUCCM in M-Mode to enable it.

- API names started with M<operations>, such as MInvalICacheLine must be called in M-Mode only.
- API names started with S<operations>, such as SInvalICacheLine should be called in S-Mode.
- API names started with U<operations>, such as UInvalICacheLine should be called in U-Mode.

#### **Defines**

## CCM\_SUEN\_SUEN\_Msk (0xFFFFFFFFFFFFFFFUL)

CSR CCM SUEN: SUEN Mask.

#### **Enums**

## enum CCM\_OP\_FINFO

Cache CCM Operation Fail Info.

Values:

# enumerator CCM\_OP\_SUCCESS

Lock Succeed.

## enumerator CCM\_OP\_EXCEED\_ERR

Exceed the the number of lockable ways(N-Way I/D-Cache, lockable is N-1)

# enumerator CCM\_OP\_PERM\_CHECK\_ERR

 $PMP/sPMP/Page-Table\ X(I-Cache)/R(D-Cache)\ permission\ check\ failed,\ or\ belong\ to\ Device/Non-Cacheable\ address\ range.$ 

## enumerator CCM\_OP\_REFILL\_BUS\_ERR

Refill has Bus Error.

# enumerator CCM\_OP\_ECC\_ERR

Deprecated, ECC Error, this error code is removed in later Nuclei CCM RTL design, please don't use it.

### enum CCM\_CMD

Cache CCM Command Types.

Values:

## enumerator CCM\_DC\_INVAL

Unlock and invalidate D-Cache line specified by CSR CCM\_XBEGINADDR.

## enumerator CCM\_DC\_WB

Flush the specific D-Cache line specified by CSR CCM\_XBEGINADDR.

#### enumerator CCM\_DC\_WBINVAL

Unlock, flush and invalidate the specific D-Cache line specified by CSR CCM\_XBEGINADDR.

# enumerator CCM\_DC\_LOCK

Lock the specific D-Cache line specified by CSR CCM\_XBEGINADDR.

## enumerator CCM\_DC\_UNLOCK

Unlock the specific D-Cache line specified by CSR CCM\_XBEGINADDR.

## enumerator CCM\_DC\_WBINVAL\_ALL

Unlock and flush and invalidate all the valid and dirty D-Cache lines.

# enumerator CCM\_DC\_WB\_ALL

Flush all the valid and dirty D-Cache lines.

## enumerator CCM\_DC\_INVAL\_ALL

Unlock and invalidate all the D-Cache lines.

## enumerator CCM IC INVAL

Unlock and invalidate I-Cache line specified by CSR CCM\_XBEGINADDR.

#### enumerator CCM\_IC\_LOCK

Lock the specific I-Cache line specified by CSR CCM\_XBEGINADDR.

# enumerator CCM\_IC\_UNLOCK

Unlock the specific I-Cache line specified by CSR CCM\_XBEGINADDR.

## enumerator CCM\_IC\_INVAL\_ALL

Unlock and invalidate all the I-Cache lines.

## **Functions**

# \_\_STATIC\_FORCEINLINE void EnableSUCCM (void)

Enable CCM operation in Supervisor/User Mode.

This function enable CCM operation in Supervisor/User Mode. If enabled, CCM operations in supervisor/user mode will be allowed.

# Remark

• This function can be called in M-Mode only.

#### See also:

• DisableSUCCM

# \_\_STATIC\_FORCEINLINE void DisableSUCCM (void)

Disable CCM operation in Supervisor/User Mode.

This function disable CCM operation in Supervisor/User Mode. If not enabled, CCM operations in supervisor/user mode will trigger a *illegal intruction* exception.

#### Remark

• This function can be called in M-Mode only.

#### See also:

• EnableSUCCM

# \_\_STATIC\_FORCEINLINE void FlushPipeCCM (void)

Flush pipeline after CCM operation.

This function is used to flush pipeline after CCM operations on Cache, it will ensure latest instructions or data can be seen by pipeline.

## Remark

• This function can be called in M/S/U-Mode only.

## struct CacheInfo

#include <core\_feature\_cache.h> Cache Information Type.

# **I-Cache Functions**

STATIC_FORCEINLINE int32_t ICachePresent (void)
STATIC_FORCEINLINE void EnableICache (void)
STATIC_FORCEINLINE void DisableICache (void)
STATIC_FORCEINLINE void EnableICacheECC (void)

```
__STATIC_FORCEINLINE void DisableICacheECC (void)
__STATIC_FORCEINLINE int32_t GetICacheInfo (CacheInfo_Type *info)
__STATIC_FORCEINLINE void MInvallCacheLine (unsigned long addr)
__STATIC_FORCEINLINE void MInvalICacheLines (unsigned long addr, unsigned long cnt)
__STATIC_FORCEINLINE void SInvalICacheLine (unsigned long addr)
__STATIC_FORCEINLINE void SInvalICacheLines (unsigned long addr, unsigned long cnt)
__STATIC_FORCEINLINE void UInvallCacheLine (unsigned long addr)
__STATIC_FORCEINLINE void UInvalICacheLines (unsigned long addr, unsigned long cnt)
__STATIC_FORCEINLINE unsigned long MLockICacheLine (unsigned long addr)
__STATIC_FORCEINLINE unsigned long MLockICacheLines (unsigned long addr,
unsigned long cnt)
__STATIC_FORCEINLINE unsigned long SLockICacheLine (unsigned long addr)
__STATIC_FORCEINLINE unsigned long SLockICacheLines (unsigned long addr,
unsigned long cnt)
__STATIC_FORCEINLINE unsigned long ULockICacheLine (unsigned long addr)
__STATIC_FORCEINLINE unsigned long ULockICacheLines (unsigned long addr,
unsigned long cnt)
__STATIC_FORCEINLINE void MUnlockICacheLine (unsigned long addr)
__STATIC_FORCEINLINE void MUnlockICacheLines (unsigned long addr, unsigned long cnt)
__STATIC_FORCEINLINE void SUnlockICacheLine (unsigned long addr)
__STATIC_FORCEINLINE void SUnlockICacheLines (unsigned long addr, unsigned long cnt)
__STATIC_FORCEINLINE void UUnlockICacheLine (unsigned long addr)
__STATIC_FORCEINLINE void UUnlockICacheLines (unsigned long addr, unsigned long cnt)
```

STATIC_FORCEINLINE v	oid/	MInvalICache	(void)
STATIC_FORCEINLINE v	oid/	SInvalICache	(void)
STATIC_FORCEINLINE v	oid/	UInvalICache	(void)
group NMSIS_Core_ICache	2		

Functions that configure Instruction Cache.

# **Functions**

# \_\_STATIC\_FORCEINLINE int32\_t ICachePresent (void)

Check ICache Unit Present or Not.

This function check icache unit present or not via mcfg\_info csr

#### Remark

- This function might not work for some old nuclei processors
- Please make sure the version of your nuclei processor contain ICACHE bit in mcfg\_info

**Returns** 1 if present otherwise 0

# \_\_STATIC\_FORCEINLINE void EnableICache (void)

Enable ICache.

This function enable I-Cache

## Remark

- This function can be called in M-Mode only.
- This CSR\_MCACHE\_CTL (page 110) register control I Cache enable.

#### See also:

• DisableICache

# \_\_STATIC\_FORCEINLINE void DisableICache (void)

Disable ICache.

This function Disable I-Cache

# Remark

- This function can be called in M-Mode only.
- This CSR\_MCACHE\_CTL (page 110) register control I Cache enable.

#### See also:

• EnableICache

# \_\_STATIC\_FORCEINLINE void EnableICacheECC (void)

Enable ICache ECC.

This function enable I-Cache ECC

## Remark

- This function can be called in M-Mode only.
- This CSR\_MCACHE\_CTL (page 110) register control I Cache ECC enable.

#### See also:

• DisableICacheECC

# \_\_STATIC\_FORCEINLINE void DisableICacheECC (void)

Disable ICache ECC.

This function disable I-Cache ECC

#### Remark

- This function can be called in M-Mode only.
- This CSR\_MCACHE\_CTL (page 110) register control I Cache ECC enable.

## See also:

• EnableICacheECC

# \_\_STATIC\_FORCEINLINE int32\_t GetICacheInfo (CacheInfo\_Type \*info)

Get I-Cache Information.

This function get I-Cache Information

# Remark

- This function can be called in M-Mode only.
- You can use this function in combination with cache lines operations

#### See also:

· GetDCacheInfo

# \_\_STATIC\_FORCEINLINE void MInvallCacheLine (unsigned long addr)

Invalidate one I-Cache line specified by address in M-Mode.

This function unlock and invalidate one I-Cache line specified by the address. Command CCM\_IC\_INVAL is written to CSR *CSR\_CCM\_MCOMMAND* (page 114).

#### Remark

This function must be executed in M-Mode only.

Parameters addr - [in] start address to be invalidated

# \_\_STATIC\_FORCEINLINE void MInvallCacheLines (unsigned long addr, unsigned long cnt)

Invalidate several I-Cache lines specified by address in M-Mode.

This function unlock and invalidate several I-Cache lines specified by the address and line count. Command CCM\_IC\_INVAL is written to CSR *CSR\_CCM\_MCOMMAND* (page 114).

## Remark

This function must be executed in M-Mode only.

#### **Parameters**

- addr [in] start address to be invalidated
- cnt [in] count of cache lines to be invalidated

## \_\_STATIC\_FORCEINLINE void SInvalICacheLine (unsigned long addr)

Invalidate one I-Cache line specified by address in S-Mode.

This function unlock and invalidate one I-Cache line specified by the address. Command CCM\_IC\_INVAL is written to CSR *CSR\_CCM\_SCOMMAND* (page 114).

# Remark

This function must be executed in M/S-Mode only.

Parameters addr - [in] start address to be invalidated

# \_\_STATIC\_FORCEINLINE void SInvalICacheLines (unsigned long addr, unsigned long cnt)

Invalidate several I-Cache lines specified by address in S-Mode.

This function unlock and invalidate several I-Cache lines specified by the address and line count. Command CCM\_IC\_INVAL is written to CSR *CSR\_CCM\_SCOMMAND* (page 114).

# Remark

This function must be executed in M/S-Mode only.

#### **Parameters**

- addr [in] start address to be invalidated
- cnt [in] count of cache lines to be invalidated

## \_\_STATIC\_FORCEINLINE void UInvallCacheLine (unsigned long addr)

Invalidate one I-Cache line specified by address in U-Mode.

This function unlock and invalidate one I-Cache line specified by the address. Command CCM\_IC\_INVAL is written to CSR *CSR\_CCM\_UCOMMAND* (page 114).

#### Remark

This function must be executed in M/S/U-Mode only.

**Parameters addr** – [in] start address to be invalidated

# \_\_STATIC\_FORCEINLINE void UInvalICacheLines (unsigned long addr, unsigned long cnt)

Invalidate several I-Cache lines specified by address in U-Mode.

This function unlock and invalidate several I-Cache lines specified by the address and line count. Command CCM\_IC\_INVAL is written to CSR *CSR\_CCM\_UCOMMAND* (page 114).

## Remark

This function must be executed in M/S/U-Mode only.

#### **Parameters**

- addr [in] start address to be invalidated
- cnt [in] count of cache lines to be invalidated

# \_\_STATIC\_FORCEINLINE unsigned long MLockICacheLine (unsigned long addr)

Lock one I-Cache line specified by address in M-Mode.

This function lock one I-Cache line specified by the address. Command CCM\_IC\_LOCK is written to CSR *CSR\_CCM\_MCOMMAND* (page 114).

#### Remark

This function must be executed in M-Mode only.

Parameters addr - [in] start address to be locked

**Returns** result of CCM lock operation, see enum CCM\_OP\_FINFO

# \_\_STATIC\_FORCEINLINE unsigned long MLockICacheLines (unsigned long addr, unsigned long cnt)

Lock several I-Cache lines specified by address in M-Mode.

This function lock several I-Cache lines specified by the address and line count. Command CCM\_IC\_LOCK is written to CSR CSR\_CCM\_MCOMMAND (page 114).

#### Remark

This function must be executed in M-Mode only.

#### **Parameters**

- addr [in] start address to be locked
- cnt [in] count of cache lines to be locked

**Returns** result of CCM lock operation, see enum CCM\_OP\_FINFO

# \_\_STATIC\_FORCEINLINE unsigned long SLockICacheLine (unsigned long addr)

Lock one I-Cache line specified by address in S-Mode.

This function lock one I-Cache line specified by the address. Command CCM\_IC\_LOCK is written to CSR *CSR CCM SCOMMAND* (page 114).

# Remark

This function must be executed in M/S-Mode only.

Parameters addr - [in] start address to be locked

Returns result of CCM lock operation, see enum CCM\_OP\_FINFO

# \_\_STATIC\_FORCEINLINE unsigned long SLockICacheLines (unsigned long addr, unsigned long cnt)

Lock several I-Cache lines specified by address in S-Mode.

This function lock several I-Cache lines specified by the address and line count. Command CCM\_IC\_LOCK is written to CSR CSR\_CCM\_SCOMMAND (page 114).

## Remark

This function must be executed in M/S-Mode only.

#### **Parameters**

• addr – [in] start address to be locked

• cnt - [in] count of cache lines to be locked

Returns result of CCM lock operation, see enum CCM\_OP\_FINFO

### \_\_STATIC\_FORCEINLINE unsigned long ULockICacheLine (unsigned long addr)

Lock one I-Cache line specified by address in U-Mode.

This function lock one I-Cache line specified by the address. Command CCM\_IC\_LOCK is written to CSR *CSR\_CCM\_UCOMMAND* (page 114).

#### Remark

This function must be executed in M/S/U-Mode only.

**Parameters addr** – [in] start address to be locked

Returns result of CCM lock operation, see enum CCM\_OP\_FINFO

# \_\_STATIC\_FORCEINLINE unsigned long ULockICacheLines (unsigned long addr, unsigned long cnt)

Lock several I-Cache lines specified by address in U-Mode.

This function lock several I-Cache lines specified by the address and line count. Command CCM\_IC\_LOCK is written to CSR *CSR\_CCM\_UCOMMAND* (page 114).

#### Remark

This function must be executed in M/S/U-Mode only.

# **Parameters**

- addr [in] start address to be locked
- **cnt [in]** count of cache lines to be locked

Returns result of CCM lock operation, see enum CCM\_OP\_FINFO

# \_\_STATIC\_FORCEINLINE void MUnlockICacheLine (unsigned long addr)

Unlock one I-Cache line specified by address in M-Mode.

This function unlock one I-Cache line specified by the address. Command CCM\_IC\_UNLOCK is written to CSR *CSR\_CCM\_MCOMMAND* (page 114).

#### Remark

This function must be executed in M-Mode only.

Parameters addr - [in] start address to be unlocked

# \_\_STATIC\_FORCEINLINE void MUnlockICacheLines (unsigned long addr, unsigned long cnt)

Unlock several I-Cache lines specified by address in M-Mode.

This function unlock several I-Cache lines specified by the address and line count. Command CCM\_IC\_UNLOCK is written to CSR *CSR\_CCM\_MCOMMAND* (page 114).

#### Remark

This function must be executed in M-Mode only.

# **Parameters**

- addr [in] start address to be unlocked
- cnt [in] count of cache lines to be unlocked

# \_\_STATIC\_FORCEINLINE void SUnlockICacheLine (unsigned long addr)

Unlock one I-Cache line specified by address in S-Mode.

This function unlock one I-Cache line specified by the address. Command CCM\_IC\_UNLOCK is written to CSR *CSR\_CCM\_SCOMMAND* (page 114).

#### Remark

This function must be executed in M/S-Mode only.

Parameters addr - [in] start address to be unlocked

# \_\_STATIC\_FORCEINLINE void SUnlockICacheLines (unsigned long addr, unsigned long cnt)

Unlock several I-Cache lines specified by address in S-Mode.

This function unlock several I-Cache lines specified by the address and line count. Command CCM\_IC\_UNLOCK is written to CSR CSR\_CCM\_SCOMMAND (page 114).

## Remark

This function must be executed in M/S-Mode only.

## **Parameters**

- addr [in] start address to be unlocked
- cnt [in] count of cache lines to be unlocked

## \_\_STATIC\_FORCEINLINE void UUnlockICacheLine (unsigned long addr)

Unlock one I-Cache line specified by address in U-Mode.

This function unlock one I-Cache line specified by the address. Command CCM\_IC\_UNLOCK is written to CSR *CSR\_CCM\_UCOMMAND* (page 114).

### Remark

This function must be executed in M/S/U-Mode only.

**Parameters addr** – [in] start address to be unlocked

# \_\_STATIC\_FORCEINLINE void UUnlockICacheLines (unsigned long addr, unsigned long cnt)

Unlock several I-Cache lines specified by address in U-Mode.

This function unlock several I-Cache lines specified by the address and line count. Command CCM\_IC\_UNLOCK is written to CSR *CSR\_CCM\_UCOMMAND* (page 114).

#### Remark

This function must be executed in M/S/U-Mode only.

#### **Parameters**

- addr [in] start address to be unlocked
- cnt [in] count of cache lines to be unlocked

# \_\_STATIC\_FORCEINLINE void MInvalICache (void)

Invalidate all I-Cache lines in M-Mode.

This function invalidate all I-Cache lines. Command CCM\_IC\_INVAL\_ALL is written to CSR *CSR\_CCM\_MCOMMAND* (page 114).

## Remark

This function must be executed in M-Mode only.

Parameters addr - [in] start address to be invalidated

#### \_\_STATIC\_FORCEINLINE void SInvalICache (void)

Invalidate all I-Cache lines in S-Mode.

This function invalidate all I-Cache lines. Command CCM\_IC\_INVAL\_ALL is written to CSR *CSR\_CCM\_SCOMMAND* (page 114).

#### Remark

This function must be executed in M/S-Mode only.

**Parameters addr** – [in] start address to be invalidated

## \_\_STATIC\_FORCEINLINE void UInvalICache (void)

Invalidate all I-Cache lines in U-Mode.

This function invalidate all I-Cache lines. Command CCM\_IC\_INVAL\_ALL is written to CSR *CSR\_CCM\_UCOMMAND* (page 114).

#### Remark

This function must be executed in M/S/U-Mode only.

**Parameters addr** – [in] start address to be invalidated

#### **D-Cache Functions**

```
__STATIC_FORCEINLINE int32_t DCachePresent (void)
__STATIC_FORCEINLINE void EnableDCache (void)
__STATIC_FORCEINLINE void DisableDCache (void)
__STATIC_FORCEINLINE void EnableDCacheECC (void)
__STATIC_FORCEINLINE void DisableDCacheECC (void)
__STATIC_FORCEINLINE int32_t GetDCacheInfo (CacheInfo_Type *info)
__STATIC_FORCEINLINE void MInvalDCacheLine (unsigned long addr)
__STATIC_FORCEINLINE void MInvalDCacheLines (unsigned long addr, unsigned long cnt)
__STATIC_FORCEINLINE void SInvalDCacheLine (unsigned long addr)
__STATIC_FORCEINLINE void SInvalDCacheLines (unsigned long addr, unsigned long cnt)
__STATIC_FORCEINLINE void UInvalDCacheLine (unsigned long addr)
__STATIC_FORCEINLINE void UInvalDCacheLines (unsigned long addr, unsigned long cnt)
__STATIC_FORCEINLINE void MFlushDCacheLine (unsigned long addr)
__STATIC_FORCEINLINE void MFlushDCacheLines (unsigned long addr, unsigned long cnt)
__STATIC_FORCEINLINE void SFlushDCacheLine (unsigned long addr)
__STATIC_FORCEINLINE void SFlushDCacheLines (unsigned long addr, unsigned long cnt)
__STATIC_FORCEINLINE void UFlushDCacheLine (unsigned long addr)
__STATIC_FORCEINLINE void UFlushDCacheLines (unsigned long addr, unsigned long cnt)
__STATIC_FORCEINLINE void MFlushInvalDCacheLine (unsigned long addr)
__STATIC_FORCEINLINE void MFlushInvalDCacheLines (unsigned long addr, unsigned long cnt)
```

```
__STATIC_FORCEINLINE void SFlushInvalDCacheLine (unsigned long addr)
__STATIC_FORCEINLINE void SFlushInvalDCacheLines (unsigned long addr, unsigned long cnt)
__STATIC_FORCEINLINE void UFlushInvalDCacheLine (unsigned long addr)
__STATIC_FORCEINLINE void UFlushInvalDCacheLines (unsigned long addr, unsigned long cnt)
__STATIC_FORCEINLINE unsigned long MLockDCacheLine (unsigned long addr)
__STATIC_FORCEINLINE unsigned long MLockDCacheLines (unsigned long addr,
unsigned long cnt)
__STATIC_FORCEINLINE unsigned long SLockDCacheLine (unsigned long addr)
__STATIC_FORCEINLINE unsigned long SLockDCacheLines (unsigned long addr,
unsigned long cnt)
__STATIC_FORCEINLINE unsigned long ULockDCacheLine (unsigned long addr)
__STATIC_FORCEINLINE unsigned long ULockDCacheLines (unsigned long addr,
unsigned long cnt)
__STATIC_FORCEINLINE void MUnlockDCacheLine (unsigned long addr)
__STATIC_FORCEINLINE void MUnlockDCacheLines (unsigned long addr, unsigned long cnt)
__STATIC_FORCEINLINE void SUnlockDCacheLine (unsigned long addr)
__STATIC_FORCEINLINE void SUnlockDCacheLines (unsigned long addr, unsigned long cnt)
__STATIC_FORCEINLINE void UUnlockDCacheLine (unsigned long addr)
__STATIC_FORCEINLINE void UUnlockDCacheLines (unsigned long addr, unsigned long cnt)
__STATIC_FORCEINLINE void MInvalDCache (void)
__STATIC_FORCEINLINE void SInvalDCache (void)
__STATIC_FORCEINLINE void UInvalDCache (void)
__STATIC_FORCEINLINE void MFlushDCache (void)
```

STATIC_FORCEINLINE void SFlushDCache (void)
STATIC_FORCEINLINE void UFlushDCache (void)
STATIC_FORCEINLINE void MFlushInvalDCache (void)
STATIC_FORCEINLINE void SFlushInvalDCache (void)
STATIC_FORCEINLINE void UFlushInvalDCache (void)
grown NMSTS Core DCache

# **Functions**

# \_\_STATIC\_FORCEINLINE int32\_t DCachePresent (void)

Check DCache Unit Present or Not.

Functions that configure Data Cache.

This function check deache unit present or not via mcfg\_info csr

#### Remark

- This function might not work for some old nuclei processors
- Please make sure the version of your nuclei processor contain DCACHE bit in mcfg\_info

**Returns** 1 if present otherwise 0

## \_\_STATIC\_FORCEINLINE void EnableDCache (void)

Enable DCache.

This function enable D-Cache

# Remark

- This function can be called in M-Mode only.
- This CSR\_MCACHE\_CTL (page 110) register control D Cache enable.

# See also:

• DisableDCache

## \_\_STATIC\_FORCEINLINE void DisableDCache (void)

Disable DCache.

This function Disable D-Cache

#### Remark

- This function can be called in M-Mode only.
- This CSR\_MCACHE\_CTL (page 110) register control D Cache enable.

#### See also:

• EnableDCache

# \_\_STATIC\_FORCEINLINE void EnableDCacheECC (void)

Enable DCache ECC.

This function enable D-Cache ECC

### Remark

- This function can be called in M-Mode only.
- This CSR\_MCACHE\_CTL (page 110) register control D Cache ECC enable.

## See also:

• DisableDCacheECC

# \_\_STATIC\_FORCEINLINE void DisableDCacheECC (void)

Disable DCache ECC.

This function disable D-Cache ECC

#### Remark

- This function can be called in M-Mode only.
- This CSR\_MCACHE\_CTL (page 110) register control D Cache ECC enable.

## See also:

• EnableDCacheECC

# \_\_STATIC\_FORCEINLINE int32\_t GetDCacheInfo (CacheInfo\_Type \*info)

Get D-Cache Information.

This function get D-Cache Information

#### Remark

- This function can be called in M-Mode only.
- You can use this function in combination with cache lines operations

#### See also:

· GetICacheInfo

# \_\_STATIC\_FORCEINLINE void MInvalDCacheLine (unsigned long addr)

Invalidate one D-Cache line specified by address in M-Mode.

This function unlock and invalidate one D-Cache line specified by the address. Command CCM\_DC\_INVAL is written to CSR CSR\_CCM\_MCOMMAND (page 114).

#### Remark

This function must be executed in M-Mode only.

**Parameters addr** – [in] start address to be invalidated

## \_\_STATIC\_FORCEINLINE void MInvalDCacheLines (unsigned long addr, unsigned long cnt)

Invalidate several D-Cache lines specified by address in M-Mode.

This function unlock and invalidate several D-Cache lines specified by the address and line count. Command CCM\_DC\_INVAL is written to CSR *CSR\_CCM\_MCOMMAND* (page 114).

# Remark

This function must be executed in M-Mode only.

#### **Parameters**

- addr [in] start address to be invalidated
- cnt [in] count of cache lines to be invalidated

## \_\_STATIC\_FORCEINLINE void SInvalDCacheLine (unsigned long addr)

Invalidate one D-Cache line specified by address in S-Mode.

This function unlock and invalidate one D-Cache line specified by the address. Command CCM\_DC\_INVAL is written to CSR CSR\_CCM\_MCOMMAND (page 114).

#### Remark

This function must be executed in M/S-Mode only.

**Parameters addr** – [in] start address to be invalidated

## \_\_STATIC\_FORCEINLINE void SInvalDCacheLines (unsigned long addr, unsigned long cnt)

Invalidate several D-Cache lines specified by address in S-Mode.

This function unlock and invalidate several D-Cache lines specified by the address and line count. Command CCM\_DC\_INVAL is written to CSR *CSR\_CCM\_SCOMMAND* (page 114).

#### Remark

This function must be executed in M/S-Mode only.

#### **Parameters**

- addr [in] start address to be invalidated
- cnt [in] count of cache lines to be invalidated

# \_\_STATIC\_FORCEINLINE void UInvalDCacheLine (unsigned long addr)

Invalidate one D-Cache line specified by address in U-Mode.

This function unlock and invalidate one D-Cache line specified by the address. Command CCM\_DC\_INVAL is written to CSR CSR\_CCM\_UCOMMAND (page 114).

## Remark

This function must be executed in M/S/U-Mode only.

**Parameters addr** – [in] start address to be invalidated

# \_\_STATIC\_FORCEINLINE void UInvalDCacheLines (unsigned long addr, unsigned long cnt)

Invalidate several D-Cache lines specified by address in U-Mode.

This function unlock and invalidate several D-Cache lines specified by the address and line count. Command CCM\_DC\_INVAL is written to CSR *CSR\_CCM\_UCOMMAND* (page 114).

## Remark

This function must be executed in M/S/U-Mode only.

#### **Parameters**

- addr [in] start address to be invalidated
- cnt [in] count of cache lines to be invalidated

# \_\_STATIC\_FORCEINLINE void MFlushDCacheLine (unsigned long addr)

Flush one D-Cache line specified by address in M-Mode.

This function flush one D-Cache line specified by the address. Command CCM\_DC\_WB is written to CSR *CSR\_CCM\_MCOMMAND* (page 114).

#### Remark

This function must be executed in M-Mode only.

**Parameters addr** – [in] start address to be flushed

# \_\_STATIC\_FORCEINLINE void MFlushDCacheLines (unsigned long addr, unsigned long cnt)

Flush several D-Cache lines specified by address in M-Mode.

This function flush several D-Cache lines specified by the address and line count. Command CCM\_DC\_WB is written to CSR *CSR\_CCM\_MCOMMAND* (page 114).

### Remark

This function must be executed in M-Mode only.

#### **Parameters**

- addr [in] start address to be flushed
- cnt [in] count of cache lines to be flushed

# \_\_STATIC\_FORCEINLINE void SFlushDCacheLine (unsigned long addr)

Flush one D-Cache line specified by address in S-Mode.

This function flush one D-Cache line specified by the address. Command CCM\_DC\_WB is written to CSR *CSR CCM SCOMMAND* (page 114).

## Remark

This function must be executed in M/S-Mode only.

Parameters addr - [in] start address to be flushed

# \_\_STATIC\_FORCEINLINE void SFlushDCacheLines (unsigned long addr, unsigned long cnt)

Flush several D-Cache lines specified by address in S-Mode.

This function flush several D-Cache lines specified by the address and line count. Command CCM\_DC\_WB is written to CSR *CSR\_CCM\_SCOMMAND* (page 114).

#### Remark

This function must be executed in M/S-Mode only.

#### **Parameters**

- addr [in] start address to be flushed
- cnt [in] count of cache lines to be flushed

# \_\_STATIC\_FORCEINLINE void UFlushDCacheLine (unsigned long addr)

Flush one D-Cache line specified by address in U-Mode.

This function flush one D-Cache line specified by the address. Command CCM\_DC\_WB is written to CSR *CSR\_CCM\_UCOMMAND* (page 114).

#### Remark

This function must be executed in M/S/U-Mode only.

**Parameters addr** – [in] start address to be flushed

# \_\_STATIC\_FORCEINLINE void UFlushDCacheLines (unsigned long addr, unsigned long cnt)

Flush several D-Cache lines specified by address in U-Mode.

This function flush several D-Cache lines specified by the address and line count. Command CCM\_DC\_WB is written to CSR CSR\_CCM\_UCOMMAND (page 114).

#### Remark

This function must be executed in M/S/U-Mode only.

## **Parameters**

- addr [in] start address to be flushed
- cnt [in] count of cache lines to be flushed

# \_\_STATIC\_FORCEINLINE void MFlushInvalDCacheLine (unsigned long addr)

Flush and invalidate one D-Cache line specified by address in M-Mode.

This function flush and invalidate one D-Cache line specified by the address. Command CCM\_DC\_WBINVAL is written to CSR CSR\_CCM\_MCOMMAND (page 114).

#### Remark

This function must be executed in M-Mode only.

Parameters addr – [in] start address to be flushed and invalidated

# \_\_STATIC\_FORCEINLINE void MFlushInvalDCacheLines (unsigned long addr, unsigned long cnt)

Flush and invalidate several D-Cache lines specified by address in M-Mode.

This function flush and invalidate several D-Cache lines specified by the address and line count. Command CCM\_DC\_WBINVAL is written to CSR CSR\_CCM\_MCOMMAND (page 114).

## Remark

This function must be executed in M-Mode only.

#### **Parameters**

- addr [in] start address to be flushed and invalidated
- cnt [in] count of cache lines to be flushed and invalidated

# \_\_STATIC\_FORCEINLINE void SFlushInvalDCacheLine (unsigned long addr)

Flush and invalidate one D-Cache line specified by address in S-Mode.

This function flush and invalidate one D-Cache line specified by the address. Command CCM\_DC\_WBINVAL is written to CSR *CSR\_CCM\_SCOMMAND* (page 114).

#### Remark

This function must be executed in M/S-Mode only.

Parameters addr - [in] start address to be flushed and invalidated

# \_\_STATIC\_FORCEINLINE void SFlushInvalDCacheLines (unsigned long addr, unsigned long cnt)

Flush and invalidate several D-Cache lines specified by address in S-Mode.

This function flush and invalidate several D-Cache lines specified by the address and line count. Command CCM\_DC\_WBINVAL is written to CSR *CSR\_CCM\_SCOMMAND* (page 114).

#### Remark

This function must be executed in M/S-Mode only.

#### **Parameters**

- addr [in] start address to be flushed and invalidated
- cnt [in] count of cache lines to be flushed and invalidated

# \_\_STATIC\_FORCEINLINE void UFlushInvalDCacheLine (unsigned long addr)

Flush and invalidate one D-Cache line specified by address in U-Mode.

This function flush and invalidate one D-Cache line specified by the address. Command CCM\_DC\_WBINVAL is written to CSR *CSR\_CCM\_UCOMMAND* (page 114).

#### Remark

This function must be executed in M/S/U-Mode only.

Parameters addr - [in] start address to be flushed and invalidated

# \_\_STATIC\_FORCEINLINE void UFlushInvalDCacheLines (unsigned long addr, unsigned long cnt)

Flush and invalidate several D-Cache lines specified by address in U-Mode.

This function flush and invalidate several D-Cache lines specified by the address and line count. Command CCM\_DC\_WBINVAL is written to CSR *CSR\_CCM\_UCOMMAND* (page 114).

#### Remark

This function must be executed in M/S/U-Mode only.

### **Parameters**

- addr [in] start address to be flushed and invalidated
- cnt [in] count of cache lines to be flushed and invalidated

# \_\_STATIC\_FORCEINLINE unsigned long MLockDCacheLine (unsigned long addr)

Lock one D-Cache line specified by address in M-Mode.

This function lock one D-Cache line specified by the address. Command CCM\_DC\_LOCK is written to CSR *CSR\_CCM\_MCOMMAND* (page 114).

### Remark

This function must be executed in M-Mode only.

Parameters addr - [in] start address to be locked

Returns result of CCM lock operation, see enum CCM\_OP\_FINFO

# \_\_STATIC\_FORCEINLINE unsigned long MLockDCacheLines (unsigned long addr, unsigned long cnt)

Lock several D-Cache lines specified by address in M-Mode.

This function lock several D-Cache lines specified by the address and line count. Command CCM\_DC\_LOCK is written to CSR CSR\_CCM\_MCOMMAND (page 114).

## Remark

This function must be executed in M-Mode only.

#### **Parameters**

- addr [in] start address to be locked
- cnt [in] count of cache lines to be locked

Returns result of CCM lock operation, see enum CCM\_OP\_FINFO

### \_\_STATIC\_FORCEINLINE unsigned long SLockDCacheLine (unsigned long addr)

Lock one D-Cache line specified by address in S-Mode.

This function lock one D-Cache line specified by the address. Command CCM\_DC\_LOCK is written to CSR *CSR\_CCM\_SCOMMAND* (page 114).

# Remark

This function must be executed in M/S-Mode only.

Parameters addr - [in] start address to be locked

**Returns** result of CCM lock operation, see enum CCM\_OP\_FINFO

# \_\_STATIC\_FORCEINLINE unsigned long SLockDCacheLines (unsigned long addr, unsigned long cnt)

Lock several D-Cache lines specified by address in S-Mode.

This function lock several D-Cache lines specified by the address and line count. Command CCM\_DC\_LOCK is written to CSR *CSR\_CCM\_SCOMMAND* (page 114).

#### Remark

This function must be executed in M/S-Mode only.

#### **Parameters**

- addr [in] start address to be locked
- cnt [in] count of cache lines to be locked

Returns result of CCM lock operation, see enum CCM\_OP\_FINFO

# \_\_STATIC\_FORCEINLINE unsigned long ULockDCacheLine (unsigned long addr)

Lock one D-Cache line specified by address in U-Mode.

This function lock one D-Cache line specified by the address. Command CCM\_DC\_LOCK is written to CSR *CSR\_CCM\_UCOMMAND* (page 114).

#### Remark

This function must be executed in M/S/U-Mode only.

Parameters addr - [in] start address to be locked

Returns result of CCM lock operation, see enum CCM\_OP\_FINFO

# \_\_STATIC\_FORCEINLINE unsigned long ULockDCacheLines (unsigned long addr, unsigned long cnt)

Lock several D-Cache lines specified by address in U-Mode.

This function lock several D-Cache lines specified by the address and line count. Command CCM\_DC\_LOCK is written to CSR *CSR\_CCM\_UCOMMAND* (page 114).

# Remark

This function must be executed in M/S/U-Mode only.

## **Parameters**

- addr [in] start address to be locked
- cnt [in] count of cache lines to be locked

Returns result of CCM lock operation, see enum CCM OP FINFO

## \_\_STATIC\_FORCEINLINE void MUnlockDCacheLine (unsigned long addr)

Unlock one D-Cache line specified by address in M-Mode.

This function unlock one D-Cache line specified by the address. Command CCM\_DC\_UNLOCK is written to CSR CSR\_CCM\_MCOMMAND (page 114).

#### Remark

This function must be executed in M-Mode only.

Parameters addr - [in] start address to be unlocked

# \_\_STATIC\_FORCEINLINE void MUnlockDCacheLines (unsigned long addr, unsigned long cnt)

Unlock several D-Cache lines specified by address in M-Mode.

This function unlock several D-Cache lines specified by the address and line count. Command CCM\_DC\_UNLOCK is written to CSR CSR\_CCM\_MCOMMAND (page 114).

## Remark

This function must be executed in M-Mode only.

#### **Parameters**

- addr [in] start address to be unlocked
- cnt [in] count of cache lines to be unlocked

## \_\_STATIC\_FORCEINLINE void SUnlockDCacheLine (unsigned long addr)

Unlock one D-Cache line specified by address in S-Mode.

This function unlock one D-Cache line specified by the address. Command CCM\_DC\_UNLOCK is written to CSR *CSR\_CCM\_SCOMMAND* (page 114).

## Remark

This function must be executed in M/S-Mode only.

Parameters addr - [in] start address to be unlocked

# \_\_STATIC\_FORCEINLINE void SUnlockDCacheLines (unsigned long addr, unsigned long cnt)

Unlock several D-Cache lines specified by address in S-Mode.

This function unlock several D-Cache lines specified by the address and line count. Command CCM\_DC\_UNLOCK is written to CSR *CSR\_CCM\_SCOMMAND* (page 114).

#### Remark

This function must be executed in M/S-Mode only.

#### **Parameters**

- addr [in] start address to be unlocked
- cnt [in] count of cache lines to be unlocked

## \_\_STATIC\_FORCEINLINE void UUnlockDCacheLine (unsigned long addr)

Unlock one D-Cache line specified by address in U-Mode.

This function unlock one D-Cache line specified by the address. Command CCM\_DC\_UNLOCK is written to CSR *CSR\_CCM\_UCOMMAND* (page 114).

#### Remark

This function must be executed in M/S/U-Mode only.

Parameters addr - [in] start address to be unlocked

# \_\_STATIC\_FORCEINLINE void UUnlockDCacheLines (unsigned long addr, unsigned long cnt)

Unlock several D-Cache lines specified by address in U-Mode.

This function unlock several D-Cache lines specified by the address and line count. Command CCM\_DC\_UNLOCK is written to CSR *CSR\_CCM\_UCOMMAND* (page 114).

# Remark

This function must be executed in M/S/U-Mode only.

#### **Parameters**

- addr [in] start address to be unlocked
- cnt [in] count of cache lines to be unlocked

# \_\_STATIC\_FORCEINLINE void MInvalDCache (void)

Invalidate all D-Cache lines in M-Mode.

This function invalidate all D-Cache lines. Command CCM\_DC\_INVAL\_ALL is written to CSR *CSR\_CCM\_MCOMMAND* (page 114).

#### Remark

This function must be executed in M-Mode only.

Parameters addr - [in] start address to be invalidated

# \_\_STATIC\_FORCEINLINE void SInvalDCache (void)

Invalidate all D-Cache lines in S-Mode.

This function invalidate all D-Cache lines. Command CCM\_DC\_INVAL\_ALL is written to CSR *CSR\_CCM\_SCOMMAND* (page 114).

#### Remark

This function must be executed in M/S-Mode only.

**Parameters addr** – [in] start address to be invalidated

# \_\_STATIC\_FORCEINLINE void UInvalDCache (void)

Invalidate all D-Cache lines in U-Mode.

This function invalidate all D-Cache lines. In U-Mode, this operation will be automatically translated to flush and invalidate operations by hardware. Command CCM\_DC\_INVAL\_ALL is written to CSR *CSR\_CCM\_UCOMMAND* (page 114).

#### Remark

This function must be executed in M/S/U-Mode only.

**Parameters addr** – [in] start address to be invalidated

## \_\_STATIC\_FORCEINLINE void MFlushDCache (void)

Flush all D-Cache lines in M-Mode.

This function flush all D-Cache lines. Command CCM\_DC\_WB\_ALL is written to CSR *CSR\_CCM\_MCOMMAND* (page 114).

# Remark

This function must be executed in M-Mode only.

Parameters addr - [in] start address to be flushed

# \_\_STATIC\_FORCEINLINE void SFlushDCache (void)

Flush all D-Cache lines in S-Mode.

This function flush all D-Cache lines. Command CCM\_DC\_WB\_ALL is written to CSR *CSR\_CCM\_SCOMMAND* (page 114).

#### Remark

This function must be executed in M/S-Mode only.

Parameters addr - [in] start address to be flushed

# \_\_STATIC\_FORCEINLINE void UFlushDCache (void)

Flush all D-Cache lines in U-Mode.

This function flush all D-Cache lines. Command CCM\_DC\_WB\_ALL is written to CSR *CSR\_CCM\_UCOMMAND* (page 114).

#### Remark

This function must be executed in M/S/U-Mode only.

**Parameters addr** – [in] start address to be flushed

# \_\_STATIC\_FORCEINLINE void MFlushInvalDCache (void)

Flush and invalidate all D-Cache lines in M-Mode.

This function flush and invalidate all D-Cache lines. Command CCM\_DC\_WBINVAL\_ALL is written to CSR *CSR\_CCM\_MCOMMAND* (page 114).

#### Remark

This function must be executed in M-Mode only.

**Parameters addr** – [in] start address to be flushed and locked

#### \_\_STATIC\_FORCEINLINE void SFlushInvalDCache (void)

Flush and invalidate all D-Cache lines in S-Mode.

This function flush and invalidate all D-Cache lines. Command CCM\_DC\_WBINVAL\_ALL is written to CSR CSR CCM SCOMMAND (page 114).

# Remark

This function must be executed in M/S-Mode only.

Parameters addr - [in] start address to be flushed and locked

# \_\_STATIC\_FORCEINLINE void UFlushInvalDCache (void)

Flush and invalidate all D-Cache lines in U-Mode.

This function flush and invalidate all D-Cache lines. Command CCM\_DC\_WBINVAL\_ALL is written to CSR *CSR\_CCM\_UCOMMAND* (page 114).

### Remark

This function must be executed in M/S/U-Mode only.

**Parameters addr** – [in] start address to be flushed and locked

# 2.5.15 System Device Configuration

### group NMSIS\_Core\_SystemConfig

Functions for system and clock setup available in system <device>.c.

Nuclei provides a template file **system\_Device.c** that must be adapted by the silicon vendor to match their actual device. As a **minimum requirement**, this file must provide:

- A device-specific system configuration function, *SystemInit* (page 644).
- Global c library \_premain\_init (page 646) and \_postmain\_fini (page 646) functions called right before calling main function.
  - A global variable that contains the system frequency, SystemCoreClock (page 646).
  - A global eclic configuration initialization, *ECLIC\_Init* (page 644).
  - A global exception and trap configuration initialization, *Trap\_Init* (page 645) and *Exception\_Init* (page 647).
- Vendor customized interrupt, exception and nmi handling code, see Interrupt and Exception and NMI Handling (page 647)

The file configures the device and, typically, initializes the oscillator (PLL) that is part of the microcontroller device. This file might export other functions or variables that provide a more flexible configuration of the microcontroller system.

And this file also provided common interrupt, exception and NMI exception handling framework template, Silicon vendor can customize these template code as they want.

**Attention** Be aware that a value stored to SystemCoreClock during low level initialization (i.e. SystemInit() (page 644)) might get overwritten by C libray startup code and/or .bss section initialization. Thus its highly recommended to call SystemCoreClockUpdate (page 644) at the beginning of the user main() routine.

**Note:** Please pay special attention to the static variable SystemCoreClock. This variable might be used throughout the whole system initialization and runtime to calculate frequency/time related values. Thus one must assure that the variable always reflects the actual system clock speed.

# **Defines**

```
FALLBACK_DEFAULT_ECLIC_BASE 0x0C000000UL
```

```
\textbf{FALLBACK\_DEFAULT\_SYSTIMER\_BASE} \ 0x020000000UL
```

```
CLINT_MSIP (base, hartid) (*(volatile uint32_t *)((uintptr_t)((base) + ((hartid) * 4))))

SMP_CTRLREG(base, ofs) (*(volatile uint32_t *)((uintptr_t)((base) + (ofs))))
```

2.5. NMSIS Core API 643

# **Typedefs**

typedef void (\*fnptr)(void)

### **Functions**

### void default\_intexc\_handler(void)

default eclic interrupt or exception interrupt handler

### void SystemCoreClockUpdate(void)

Function to update the variable SystemCoreClock (page 646).

Updates the variable *SystemCoreClock* (page 646) and must be called whenever the core clock is changed during program execution. The function evaluates the clock register settings and calculates the current core clock.

# void SystemInit(void)

Function to Initialize the system.

Initializes the microcontroller system. Typically, this function configures the oscillator (PLL) that is part of the microcontroller device. For systems with a variable clock speed, it updates the variable *SystemCore-Clock* (page 646). SystemInit is called from the file **startup**.

# void SystemBannerPrint(void)

Banner Print for Nuclei SDK.

### void ECLIC\_Init(void)

initialize eclic config

ECLIC needs be initialized after boot up, Vendor could also change the initialization configuration.

int32\_t **ECLIC\_Register\_IRQ**(IRQn\_Type IRQn, uint8\_t shv, ECLIC\_TRIGGER\_Type trig\_mode, uint8\_t lvl, uint8\_t priority, void \*handler)

Initialize a specific IRQ and register the handler.

This function set vector mode, trigger mode and polarity, interrupt level and priority, assign handler for specific IRQn.

# Remark

- This function use to configure specific eclic interrupt and register its interrupt handler and enable its interrupt.
- If the vector table is placed in read-only section(FLASHXIP mode), handler could not be installed

- IRQn [in] NMI interrupt handler address
- **shv** [in] *ECLIC\_NON\_VECTOR\_INTERRUPT* (page 152) means non-vector mode, and *ECLIC\_VECTOR\_INTERRUPT* (page 152) is vector mode
- **trig\_mode** [in] see ECLIC\_TRIGGER\_Type
- lvl [in] interupt level

- **priority** [in] interrupt priority
- handler [in] interrupt handler, if NULL, handler will not be installed

Returns -1 means invalid input parameter. 0 means successful.

int32\_t **ECLIC\_Register\_IRQ\_S**(IRQn\_Type IRQn, uint8\_t shv, ECLIC\_TRIGGER\_Type trig\_mode, uint8\_t lvl, uint8\_t priority, void \*handler)

Initialize a specific IRQ and register the handler for supervisor mode.

This function set vector mode, trigger mode and polarity, interrupt level and priority, assign handler for specific IRQn.

# Remark

- This function use to configure specific eclic S-mode interrupt and register its interrupt handler and enable its interrupt.
- If the vector table is placed in read-only section (FLASHXIP mode), handler could not be installed.

### **Parameters**

- IRQn [in] NMI interrupt handler address
- **shv** [in] *ECLIC\_NON\_VECTOR\_INTERRUPT* (page 152) means non-vector mode, and *ECLIC\_VECTOR\_INTERRUPT* (page 152) is vector mode
- trig\_mode [in] see ECLIC\_TRIGGER\_Type
- **lvl** [in] interupt level
- **priority** [in] interrupt priority
- handler [in] interrupt handler, if NULL, handler will not be installed

Returns -1 means invalid input parameter. 0 means successful.

# static void **\_get\_iregion\_info**(IRegion\_Info\_Type \*iregion)

Get Nuclei Internal Region Information.

This function is used to get nuclei cpu internal region information, such as iregion base, eclic base, smp base, timer base and idu base, and fallback to old evalsoc timer and eclic base if no iregion feature found

# void \_\_sync\_harts(void)

Synchronize all harts.

This function is used to synchronize all the harts, especially to wait the boot hart finish initialization of data section, bss section and c runtines initialization This function must be placed in .text.init section, since section initialization is not ready, global variable and static variable should be avoid to use in this function, and avoid to call other functions

# static void **Trap\_Init**(void)

do the init for trap(interrupt and exception) entry for supervisor mode

This function provide initialization of CSR\_STVT CSR\_STVT2 and CSR\_STVEC.

2.5. NMSIS Core API 645

### void \_premain\_init(void)

early init function before main

This function is executed right before main function. For RISC-V gnu toolchain, \_init function might not be called by \_\_libc\_init\_array function, so we defined a new function to do initialization.

# void \_postmain\_fini(int status)

finish function after main

This function is executed right after main function. For RISC-V gnu toolchain, \_fini function might not be called by \_\_libc\_fini\_array function, so we defined a new function to do initialization

Parameters status – [in] status code return from main

### void \_init(void)

\_init function called in \_\_libc\_init\_array()

This \_\_libc\_init\_array() function is called during startup code, user need to implement this function, otherwise when link it will error init.c:(.text.\_\_libc\_init\_array+0x26): undefined reference to \_init

**Note:** Please use \_premain\_init (page 646) function now

# void \_fini(void)

\_fini function called in \_\_libc\_fini\_array()

This \_\_libc\_fini\_array() function is called when exit main. user need to implement this function, otherwise when link it will error fini.c:(.text.\_\_libc\_fini\_array+0x28): undefined reference to \_fini

**Note:** Please use \_postmain\_fini (page 646) function now

### **Variables**

## fnptr (page 644) irq\_entry\_s

default entry for s-mode non-vector irq entry

# fnptr (page 644) exc\_entry\_s

default entry for s-mode exception entry

# uint32\_t SystemCoreClock = SYSTEM\_CLOCK

Variable to hold the system core clock value.

Holds the system core clock, which is the system clock frequency supplied to the SysTick timer and the processor core clock. This variable can be used by debuggers to query the frequency of the debug timer or to configure the trace clock speed.

**Attention** Compilers must be configured to avoid removing this variable in case the application program is not using it. Debugging systems require the variable to be physically present in memory so that it can be examined to configure the debugger.

# IRegion\_Info\_Type SystemIRegionInfo

Nuclei RISC-V CPU IRegion Information Variable used to store probed info.

## Interrupt Exception NMI Handling

### group NMSIS\_Core\_IntExcNMI\_Handling

Functions for interrupt, exception and nmi handle available in system\_<device>.c.

Nuclei provide a template for interrupt, exception and NMI handling. Silicon Vendor could adapat according to their requirement. Silicon vendor could implement interface for different exception code and replace current implementation.

### **Defines**

### MAX\_SYSTEM\_EXCEPTION\_NUM 26

Max exception handler number, don't include the NMI(0xFFF) one.

# **Typedefs**

typedef void (\*EXC\_HANDLER)(unsigned long cause, unsigned long sp)

Exception Handler Function Typedef.

**Note:** This typedef is only used internal in this system\_<Device>.c file. It is used to do type conversion for registered exception handler before calling it.

# **Functions**

static void **system\_default\_exception\_handler**(unsigned long mcause, unsigned long sp)

System Default Exception Handler.

This function provides a default exception and NMI handler for all exception ids. By default, It will just print some information for debug, Vendor can customize it according to its requirements.

### **Parameters**

- mcause [in] code indicating the reason that caused the trap in machine mode
- sp [in] stack pointer

### static void **Exception\_Init**(void)

Initialize all the default core exception handlers.

The core exception handler for each exception id will be initialized to *system\_default\_exception\_handler* (page 647).

**Note:** Called in \_*init* (page 646) function, used to initialize default exception handlers for all exception IDs SystemExceptionHandlers contains NMI, but SystemExceptionHandlers\_S not, because NMI can't be delegated to S-mode.

2.5. NMSIS Core API 647

void **Exception\_DumpFrame** (unsigned long sp, uint8\_t mode)

Dump Exception Frame.

This function provided feature to dump exception frame stored in stack.

### **Parameters**

- **sp** [in] stackpoint
- mode [in] privileged mode to decide whether to dump msubm CSR

void **Exception\_Register\_EXC**(uint32\_t EXCn, unsigned long exc\_handler)

Register an exception handler for exception code EXCn.

- For EXCn < MAX\_SYSTEM\_EXCEPTION\_NUM (page 647), it will be registered into SystemExceptionHandlers[EXCn-1].
- For EXCn == NMI\_EXCn, it will be registered into SystemExceptionHandlers[MAX\_SYSTEM\_EXCEPTION\_NUM].

### **Parameters**

- **EXCn** [in] See EXCn\_Type
- exc\_handler [in] The exception handler for this exception code EXCn

unsigned long **Exception\_Get\_EXC**(uint32\_t EXCn)

Get current exception handler for exception code EXCn.

- For EXCn < MAX\_SYSTEM\_EXCEPTION\_NUM (page 647), it will return SystemExceptionHandlers[EXCn-1].
- For EXCn == NMI\_EXCn, it will return SystemExceptionHandlers[MAX\_SYSTEM\_EXCEPTION\_NUM].

Parameters EXCn - [in] See EXCn\_Type

Returns Current exception handler for exception code EXCn, if not found, return 0.

uint32\_t core\_exception\_handler(unsigned long mcause, unsigned long sp)

Common NMI and Exception handler entry.

This function provided a command entry for NMI and exception. Silicon Vendor could modify this template implementation according to requirement.

### Remark

- RISCV provided common entry for all types of exception. This is proposed code template for exception entry function, Silicon Vendor could modify the implementation.
- For the core\_exception\_handler template, we provided exception register function *Exception\_Register\_EXC* (page 648) which can help developer to register your exception handler for specific exception number.

- mcause [in] code indicating the reason that caused the trap in machine mode
- sp [in] stack pointer

static void **system\_default\_exception\_handler\_s** (unsigned long scause, unsigned long sp)

Supervisor mode system Default Exception Handler.

This function provided a default supervisor mode exception and NMI handling code for all exception ids. By default, It will just print some information for debug, Vendor can customize it according to its requirements.

#### **Parameters**

- scause [in] code indicating the reason that caused the trap in supervisor mode
- sp [in] stack pointer

void **Exception\_Register\_EXC\_S**(uint32\_t EXCn, unsigned long exc\_handler)

Register an exception handler for exception code EXCn of supervisor mode.

-For EXCn < MAX\_SYSTEM\_EXCEPTION\_NUM (page 647), it will be registered into SystemExceptionHandlers\_S[EXCn-1]. -For EXCn == NMI\_EXCn, The NMI (Non-maskable-interrupt) cannot be trapped to the supervisor-mode or user-mode for any configuration, so NMI won't be registered into SystemExceptionHandlers\_S.

### **Parameters**

- **EXCn** [in] See EXCn\_Type
- exc\_handler [in] The exception handler for this exception code EXCn

unsigned long Exception\_Get\_EXC\_S(uint32 t EXCn)

Get current exception handler for exception code EXCn of supervisor mode.

• For EXCn < MAX\_SYSTEM\_EXCEPTION\_NUM (page 647), it will return SystemExceptionHandlers\_S[EXCn-1].

**Parameters EXCn** – [in] See EXCn\_Type

**Returns** Current exception handler for exception code EXCn, if not found, return 0.

uint32\_t core\_exception\_handler\_s (unsigned long scause, unsigned long sp)

common Exception handler entry of supervisor mode

This function provided a supervisor mode common entry for exception. Silicon Vendor could modify this template implementation according to requirement.

# Remark

- RISCV provided supervisor mode common entry for all types of exception. This is proposed code template for exception entry function, Silicon Vendor could modify the implementation.
- For the core\_exception\_handler\_s template, we provided exception register function Exception\_Register\_EXC\_S (page 649) which can help developer to register your exception handler for specific exception number.

### **Parameters**

2.5. NMSIS Core API 649

- scause [in] code indicating the reason that caused the trap in supervisor mode
- sp [in] stack pointer

# **Variables**

static unsigned long **SystemExceptionHandlers**[MAX\_SYSTEM\_EXCEPTION\_NUM + 1]

Store the exception handlers for each exception ID.

### Note:

- This SystemExceptionHandlers are used to store all the handlers for all the exception codes Nuclei N/NX core provided.
- Exception code 0 25, totally 26 exceptions are mapped to SystemExceptionHandlers[0:25]
- Exception for NMI is also re-routed to exception handling(exception code 0xFFF) in startup code configuration, the handler itself is mapped to SystemExceptionHandlers[MAX\_SYSTEM\_EXCEPTION\_NUM]

static unsigned long SystemExceptionHandlers\_S[MAX\_SYSTEM\_EXCEPTION\_NUM]

Store the exception handlers for each exception ID in supervisor mode.

### Note:

- This SystemExceptionHandlers\_S are used to store all the handlers for all the exception codes Nuclei N/NX core provided.
- Exception code 0 11, totally 12 exceptions are mapped to SystemExceptionHandlers\_S[0:11]
- The NMI (Non-maskable-interrupt) cannot be trapped to the supervisor-mode or user-mode for any configuration

# 2.5.16 ARM Compatiable Functions

# group NMSIS\_Core\_ARMCompatiable\_Functions

A few functions that compatiable with ARM CMSIS-Core.

Here we provided a few functions that compatiable with ARM CMSIS-Core, mostly used in the DSP and NN library.

# **Defines**

```
__ISB() RWMB()
     Instruction Synchronization Barrier, compatiable with ARM.
__DSB() __RWMB()
     Data Synchronization Barrier, compatiable with ARM.
__DMB() __RWMB()
     Data Memory Barrier, compatiable with ARM.
\__LDRBT(ptr) \__LB((ptr))
     LDRT Unprivileged (8 bit), ARM Compatiable.
__LDRHT(ptr) LH((ptr))
     LDRT Unprivileged (16 bit), ARM Compatiable.
__LDRT(ptr) __LW((ptr))
     LDRT Unprivileged (32 bit), ARM Compatiable.
__STRBT(val, ptr) __SB((ptr), (val))
     STRT Unprivileged (8 bit), ARM Compatiable.
__STRHT(val, ptr) __SH((ptr), (val))
     STRT Unprivileged (16 bit), ARM Compatiable.
__STRT(val, ptr) __SW((ptr), (val))
     STRT Unprivileged (32 bit), ARM Compatiable.
__SSAT(val, sat) __RV_SCLIP32((val), (sat-1))
     Signed Saturate.
     Saturates a signed value.
         Parameters
             • value – [in] Value to be saturated
             • sat – [in] Bit position to saturate to (1..32)
         Returns Saturated value
__USAT(val, sat) __RV_UCLIP32((val), (sat))
     Unsigned Saturate.
     Saturates an unsigned value.
         Parameters
             • value – [in] Value to be saturated
             • sat – [in] Bit position to saturate to (0..31)
         Returns Saturated value
__RBIT(value) __RV_BITREVI((value), 31)
     Reverse bit order of value.
     Reverses the bit order of the given value.
         Parameters
```

• value – [in] Value to reverse

2.5. NMSIS Core API 651

### Returns Reversed value

# \_\_CLZ(data) \_\_RV\_CLZ32(data)

Count leading zeros.

Counts the number of leading zeros of a data value.

### **Parameters**

• data – [in] Value to count the leading zeros

**Returns** number of leading zeros in value

## $\_$ EXPD\_BYTE(x)

Expand byte to unsigned long value.

Expand byte value x to unsigned long value's each byte.

### **Parameters**

•  $\mathbf{x} - [\mathbf{in}]$  the byte value to be expand, the input must be uint8\_t type

**Returns** Expanded value in unsigned long

# **Functions**

# \_\_STATIC\_FORCEINLINE uint32\_t \_\_REV (uint32\_t value)

Reverse byte order (32 bit)

Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x78563412.

**Parameters value** – [in] Value to reverse

Returns Reversed value

# \_\_STATIC\_FORCEINLINE uint32\_t \_\_REV16 (uint32\_t value)

Reverse byte order (16 bit)

Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 0x34127856.

**Parameters value** – [in] Value to reverse

Returns Reversed value

# \_\_STATIC\_FORCEINLINE int16\_t \_\_REVSH (int16\_t value)

Reverse byte order (16 bit)

Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For example, 0x0080 becomes 0x8000.

**Parameters value** – [in] Value to reverse

Returns Reversed value

# \_\_STATIC\_FORCEINLINE uint32\_t \_\_ROR (uint32\_t op1, uint32\_t op2)

Rotate Right in unsigned value (32 bit)

Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits.

- op1 [in] Value to rotate
- op2 [in] Number of Bits to rotate(0-31)

Returns Rotated value

# \_\_STATIC\_FORCEINLINE uint64\_t \_\_ROR64 (uint64\_t op1, uint32\_t op2)

Rotate Right in uint32x2 value (64 bit)

Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits.

# **Parameters**

- op1 [in] Value to rotate([63:32] and [31:0] rotate separately)
- op2 [in] Number of Bits to rotate

**Returns** Rotated value([63:32] | [31:0])

# \_\_STATIC\_FORCEINLINE unsigned long \_\_CTZ (unsigned long data)

Count tailing zero.

Return the count of least-significant bit zero.for example, return 3 if x=0bxxx1000

Parameters data – [in] Value to count the tailing zeros

Returns number of tailing zeros in value

2.5. NMSIS Core API 653

**CHAPTER** 

**THREE** 

# **NMSIS DSP**

# 3.1 Overview

# 3.1.1 Introduction

This user manual describes the NMSIS DSP software library, a suite of common signal processing functions for use on Nuclei N/NX Class Processors based devices.

The library is divided into a number of functions each covering a specific category:

- · Basic math functions
- · Bayes functions
- Complex math functions
- Controler functions
- · Distance functions
- · Fast math functions
- · Filtering functions
- Interpolation functions
- Matrix functions
- · Quaternion math functions
- · Statistical functions
- Support functions
- SVM functions
- Transform functions
- · Window functions

The library has separate functions for operating on 8-bit integers, 16-bit integers, 32-bit integers and 32-bit floating-point values.

# 3.1.2 Using the Library

The library functions are declared in the public file riscv\_math.h which is placed in the NMSIS/DSP/Include and NMSIS/DSP/PrivateInclude folder.

Simply include this file and link the appropriate library in the application and begin calling the library functions.

The Library supports single public header file riscv\_math.h for Nuclei N/NX Class Processors cores with little endian. Same header file will be used for floating point unit(FPU) variants.

# 3.1.3 Examples

The library ships with a number of examples (page 1018) which demonstrate how to use the library functions.

# 3.1.4 Toolchain Support

The library has been developed and tested with RISC-V GCC Toolchain.

The library is being tested in GCC toolchain and updates on this activity will be made available shortly.

# 3.1.5 Building the Library

The library installer contains a Makefile to rebuild libraries on Nuclei RISC-V GCC toolchain in the NMSIS/ folder.

The library can be built by run make gen\_dsp\_lib, it will build and install DSP library into Library/DSP/GCC folder.

# 3.1.6 Preprocessor Macros

Each library project have different pre-processor macros controlled via CMakeLists.txt.

This library is only built for little endian targets.

# 3.2 Using NMSIS-DSP

Here we will describe how to run the nmsis dsp examples in Nuclei QEMU.

# 3.2.1 Preparation

- Nuclei SDK, master branch(>= 0.7.0 release)
- Nuclei RISC-V GNU Toolchain 2024.06
- Nuclei OEMU 2024.06
- CMake >= 3.14
- Python 3 and pip package requirements located in
  - <nuclei-sdk>/tools/scripts/requirements.txt
  - <NMSIS>/NMSIS/Scripts/requirements.txt

# 3.2.2 Tool Setup

1. Export PATH correctly for qemu and riscv64-unknown-elf-gcc

```
export PATH=/path/to/qemu/bin:/path/to/gcc/bin:$PATH
```

# 3.2.3 Build NMSIS DSP Library

- 1. Download or clone NMSIS source code into NMSIS directory.
- 2. cd to *NMSIS/NMSIS/* directory
- 3. Build NMSIS DSP library and strip debug information using make gen\_dsp\_lib
- 4. The dsp library will be generated into ./Library/DSP/GCC folder
- 5. The dsp libraries will be look like this:

```
$ ls -lhgG Library/DSP/GCC/
total 361M
-rw-rw-r-- 1 3.8M Oct 20 11:52 libnmsis_dsp_rv32imac.a
-rw-rw-r-- 1 4.0M Oct 20 11:52 libnmsis_dsp_rv32imac_xxldsp.a
-rw-rw-r-- 1 4.0M Oct 20 11:52 libnmsis_dsp_rv32imac_xxldspn1x.a
-rw-rw-r-- 1 4.0M Oct 20 11:52 libnmsis_dsp_rv32imac_xxldspn2x.a
-rw-rw-r-- 1 4.0M Oct 20 11:52 libnmsis_dsp_rv32imac_xxldspn3x.a
-rw-rw-r-- 1 3.8M Oct 20 11:52 libnmsis_dsp_rv32imac_zba_zbb_zbc_zbs.a
-rw-rw-r-- 1 4.0M Oct 20 11:52 libnmsis_dsp_rv32imac_zba_zbb_zbc_zbs_xxldsp.a
-rw-rw-r-- 1 4.0M Oct 20 11:52 libnmsis_dsp_rv32imac_zba_zbb_zbc_zbs_xxldspn1x.a
-rw-rw-r-- 1 4.0M Oct 20 11:52 libnmsis_dsp_rv32imac_zba_zbb_zbc_zbs_xxldspn2x.a
-rw-rw-r-- 1 4.0M Oct 20 11:52 libnmsis_dsp_rv32imac_zba_zbb_zbc_zbs_xxldspn3x.a
-rw-rw-r-- 1 3.5M Oct 20 11:52 libnmsis_dsp_rv32imafc.a
-rw-rw-r-- 1 3.7M Oct 20 11:52 libnmsis_dsp_rv32imafc_xxldsp.a
-rw-rw-r-- 1 3.7M Oct 20 11:52 libnmsis_dsp_rv32imafc_xxldspn1x.a
-rw-rw-r-- 1 3.7M Oct 20 11:52 libnmsis_dsp_rv32imafc_xxldspn2x.a
-rw-rw-r-- 1 3.7M Oct 20 11:52 libnmsis_dsp_rv32imafc_xxldspn3x.a
-rw-rw-r-- 1 3.5M Oct 20 11:52 libnmsis_dsp_rv32imafc_zba_zbb_zbc_zbs.a
-rw-rw-r-- 1 3.7M Oct 20 11:52 libnmsis_dsp_rv32imafc_zba_zbb_zbc_zbs_xxldsp.a
-rw-rw-r-- 1 3.7M Oct 20 11:52 libnmsis_dsp_rv32imafc_zba_zbb_zbc_zbs_xxldspn1x.a
-rw-rw-r-- 1 3.7M Oct 20 11:52 libnmsis_dsp_rv32imafc_zba_zbb_zbc_zbs_xxldspn2x.a
-rw-rw-r-- 1 3.7M Oct 20 11:52 libnmsis_dsp_rv32imafc_zba_zbb_zbc_zbs_xxldspn3x.a
-rw-rw-r-- 1 3.9M Oct 20 11:52 libnmsis_dsp_rv32imafc_zfh.a
-rw-rw-r-- 1 3.6M Oct 20 11:52 libnmsis_dsp_rv32imafc_zfh_zvfh_zve32f.a
-rw-rw-r-- 1 3.7M Oct 20 11:52 libnmsis_dsp_rv32imafc_zfh_zvfh_zve32f_xxldsp.a
-rw-rw-r-- 1 3.7M Oct 20 11:52 libnmsis_dsp_rv32imafc_zfh_zvfh_zve32f_xxldspn1x.a
-rw-rw-r-- 1 3.6M Oct 20 11:52 libnmsis_dsp_rv32imafc_zfh_zvfh_zve32f_zba_zbb_zbc_zbs.a
-rw-rw-r-- 1 3.7M Oct 20 11:52 libnmsis_dsp_rv32imafc_zfh_zvfh_zve32f_zba_zbb_zbc_zbs_
→xxldsp.a
-rw-rw-r-- 1 3.7M Oct 20 11:52 libnmsis_dsp_rv32imafc_zfh_zvfh_zve32f_zba_zbb_zbc_zbs_
→xxldspn1x.a
-rw-rw-r-- 1 3.2M Oct 20 11:52 libnmsis_dsp_rv32imafc_zve32f.a
-rw-rw-r-- 1 3.3M Oct 20 11:52 libnmsis_dsp_rv32imafc_zve32f_xxldsp.a
-rw-rw-r-- 1 3.3M Oct 20 11:52 libnmsis_dsp_rv32imafc_zve32f_xxldspn1x.a
-rw-rw-r-- 1 3.3M Oct 20 11:52 libnmsis_dsp_rv32imafc_zve32f_xxldspn2x.a
-rw-rw-r-- 1 3.3M Oct 20 11:52 libnmsis_dsp_rv32imafc_zve32f_xxldspn3x.a
```

(continues on next page)

(continued from previous page)

```
-rw-rw-r-- 1 3.2M Oct 20 11:52 libnmsis_dsp_rv32imafc_zve32f_zba_zbb_zbc_zbs.a
-rw-rw-r-- 1 3.3M Oct 20 11:52 libnmsis_dsp_rv32imafc_zve32f_zba_zbb_zbc_zbs_xxldsp.a
-rw-rw-r-- 1 3.3M Oct 20 11:52 libnmsis_dsp_rv32imafc_zve32f_zba_zbb_zbc_zbs_xxldspn1x.a
-rw-rw-r-- 1 3.3M Oct 20 11:52 libnmsis_dsp_rv32imafc_zve32f_zba_zbb_zbc_zbs_xxldspn2x.a
-rw-rw-r-- 1 3.3M Oct 20 11:52 libnmsis_dsp_rv32imafc_zve32f_zba_zbb_zbc_zbs_xxldspn3x.a
-rw-rw-r-- 1 3.5M Oct 20 11:52 libnmsis_dsp_rv32imafdc.a
-rw-rw-r-- 1 3.6M Oct 20 11:52 libnmsis_dsp_rv32imafdc_xxldsp.a
-rw-rw-r-- 1 3.6M Oct 20 11:52 libnmsis_dsp_rv32imafdc_xxldspn1x.a
-rw-rw-r-- 1 3.6M Oct 20 11:52 libnmsis_dsp_rv32imafdc_xxldspn2x.a
-rw-rw-r-- 1 3.6M Oct 20 11:52 libnmsis_dsp_rv32imafdc_xxldspn3x.a
-rw-rw-r-- 1 3.4M Oct 20 11:52 libnmsis_dsp_rv32imafdc_zba_zbb_zbc_zbs.a
-rw-rw-r-- 1 3.6M Oct 20 11:52 libnmsis_dsp_rv32imafdc_zba_zbb_zbc_zbs_xxldsp.a
-rw-rw-r-- 1 3.6M Oct 20 11:52 libnmsis_dsp_rv32imafdc_zba_zbb_zbc_zbs_xxldspn1x.a
-rw-rw-r-- 1 3.7M Oct 20 11:52 libnmsis_dsp_rv32imafdc_zba_zbb_zbc_zbs_xxldspn2x.a
-rw-rw-r-- 1 3.7M Oct 20 11:52 libnmsis_dsp_rv32imafdc_zba_zbb_zbc_zbs_xxldspn3x.a
-rw-rw-r-- 1 3.8M Oct 20 11:52 libnmsis_dsp_rv32imafdc_zfh.a
-rw-rw-r-- 1 3.5M Oct 20 11:52 libnmsis_dsp_rv32imafdc_zfh_zvfh_zve32f.a
-rw-rw-r-- 1 3.6M Oct 20 11:52 libnmsis_dsp_rv32imafdc_zfh_zvefh_zve32f_xxldsp.a
-rw-rw-r-- 1 3.6M Oct 20 11:52 libnmsis_dsp_rv32imafdc_zfh_zvfh_zve32f_xxldspn1x.a
-rw-rw-r-- 1 3.5M Oct 20 11:52 libnmsis_dsp_rv32imafdc_zfh_zvfh_zve32f_zba_zbb_zbc_zbs.a
-rw-rw-r-- 1 3.6M Oct 20 11:52 libnmsis_dsp_rv32imafdc_zfh_zvfh_zve32f_zba_zbb_zbc_zbs_
→xxldsp.a
-rw-rw-r-- 1 3.6M Oct 20 11:52 libnmsis_dsp_rv32imafdc_zfh_zvfh_zve32f_zba_zbb_zbc_zbs_
→xxldspn1x.a
-rw-rw-r-- 1 3.1M Oct 20 11:52 libnmsis_dsp_rv32imafdc_zve32f.a
-rw-rw-r-- 1 3.2M Oct 20 11:52 libnmsis_dsp_rv32imafdc_zve32f_xxldsp.a
-rw-rw-r-- 1 3.2M Oct 20 11:52 libnmsis_dsp_rv32imafdc_zve32f_xxldspn1x.a
-rw-rw-r-- 1 3.2M Oct 20 11:52 libnmsis_dsp_rv32imafdc_zve32f_xxldspn2x.a
-rw-rw-r-- 1 3.2M Oct 20 11:52 libnmsis_dsp_rv32imafdc_zve32f_xxldspn3x.a
-rw-rw-r-- 1 3.1M Oct 20 11:52 libnmsis_dsp_rv32imafdc_zve32f_zba_zbb_zbc_zbs.a
-rw-rw-r-- 1 3.2M Oct 20 11:52 libnmsis_dsp_rv32imafdc_zve32f_zba_zbb_zbc_zbs_xxldsp.a
-rw-rw-r-- 1 3.2M Oct 20 11:52 libnmsis_dsp_rv32imafdc_zve32f_zba_zbb_zbc_zbs_xxldspn1x.a
-rw-rw-r-- 1 3.2M Oct 20 11:52 libnmsis_dsp_rv32imafdc_zve32f_zba_zbb_zbc_zbs_xxldspn2x.a
-rw-rw-r-- 1 3.3M Oct 20 11:52 libnmsis_dsp_rv32imafdc_zve32f_zba_zbb_zbc_zbs_xxldspn3x.a
-rw-rw-r-- 1 5.0M Oct 20 11:52 libnmsis_dsp_rv64imac.a
-rw-rw-r-- 1 5.4M Oct 20 11:52 libnmsis_dsp_rv64imac_xxldsp.a
-rw-rw-r-- 1 4.9M Oct 20 11:52 libnmsis_dsp_rv64imac_zba_zbb_zbc_zbs.a
-rw-rw-r-- 1 5.4M Oct 20 11:52 libnmsis_dsp_rv64imac_zba_zbb_zbc_zbs_xxldsp.a
-rw-rw-r-- 1 4.6M Oct 20 11:52 libnmsis_dsp_rv64imafc.a
-rw-rw-r-- 1 5.0M Oct 20 11:52 libnmsis_dsp_rv64imafc_xxldsp.a
-rw-rw-r-- 1 4.5M Oct 20 11:52 libnmsis_dsp_rv64imafc_zba_zbb_zbc_zbs.a
-rw-rw-r-- 1 5.0M Oct 20 11:52 libnmsis_dsp_rv64imafc_zba_zbb_zbc_zbs_xxldsp.a
-rw-rw-r-- 1 5.1M Oct 20 11:52 libnmsis_dsp_rv64imafc_zfh.a
-rw-rw-r-- 1 4.5M Oct 20 11:52 libnmsis_dsp_rv64imafc_zfh_zvfh_zve64f.a
-rw-rw-r-- 1 4.7M Oct 20 11:52 libnmsis_dsp_rv64imafc_zfh_zvfh_zve64f_xxldsp.a
-rw-rw-r-- 1 4.5M Oct 20 11:52 libnmsis_dsp_rv64imafc_zfh_zvfh_zve64f_zba_zbb_zbc_zbs.a
-rw-rw-r-- 1 4.7M Oct 20 11:52 libnmsis_dsp_rv64imafc_zfh_zvfh_zve64f_zba_zbb_zbc_zbs_
→xxldsp.a
-rw-rw-r-- 1 4.0M Oct 20 11:52 libnmsis_dsp_rv64imafc_zve64f.a
-rw-rw-r-- 1 4.1M Oct 20 11:52 libnmsis_dsp_rv64imafc_zve64f_xxldsp.a
-rw-rw-r-- 1 4.0M Oct 20 11:52 libnmsis_dsp_rv64imafc_zve64f_zba_zbb_zbc_zbs.a
-rw-rw-r-- 1 4.1M Oct 20 11:52 libnmsis_dsp_rv64imafc_zve64f_zba_zbb_zbc_zbs_xxldsp.a
```

(continues on next page)

(continued from previous page)

```
-rw-rw-r-- 1 4.5M Oct 20 11:52 libnmsis_dsp_rv64imafdc.a
-rw-rw-r-- 1 3.9M Oct 20 11:52 libnmsis_dsp_rv64imafdcv.a
-rw-rw-r-- 1 4.1M Oct 20 11:52 libnmsis_dsp_rv64imafdcv_xxldsp.a
-rw-rw-r-- 1 3.9M Oct 20 11:52 libnmsis_dsp_rv64imafdcv_zba_zbb_zbc_zbs.a
-rw-rw-r-- 1 4.1M Oct 20 11:52 libnmsis_dsp_rv64imafdcv_zba_zbb_zbc_zbs_xxldsp.a
-rw-rw-r-- 1 4.5M Oct 20 11:52 libnmsis_dsp_rv64imafdcv_zfh_zvfh.a
-rw-rw-r-- 1 4.6M Oct 20 11:52 libnmsis_dsp_rv64imafdcv_zfh_zvfh_xxldsp.a
-rw-rw-r-- 1 4.4M Oct 20 11:52 libnmsis_dsp_rv64imafdcv_zfh_zvfh_zba_zbb_zbc_zbs.a
-rw-rw-r-- 1 4.6M Oct 20 11:52 libnmsis_dsp_rv64imafdcv_zfh_zvfh_zba_zbb_zbc_zbs_xxldsp.a
-rw-rw-r-- 1 4.9M Oct 20 11:52 libnmsis_dsp_rv64imafdc_xxldsp.a
-rw-rw-r-- 1 4.4M Oct 20 11:52 libnmsis_dsp_rv64imafdc_zba_zbb_zbc_zbs_xxldsp.a
-rw-rw-r-- 1 4.9M Oct 20 11:52 libnmsis_dsp_rv64imafdc_zba_zbb_zbc_zbs_xxldsp.a
-rw-rw-r-- 1 5.0M Oct 20 11:52 libnmsis_dsp_rv64imafdc_zba_zbb_zbc_zbs_xxldsp.a
```

- 7. library name with extra \_xxldsp \_xxldspn1x \_xxldspn2x \_xxldspn3x is built with RISC-V DSP enabled The examples are as follows:
  - libnmsis\_dsp\_rv32imac.a: Build for RISCV\_ARCH=rv32imac without DSP
  - libnmsis\_dsp\_rv32imac\_xxldsp.a: Build for RISCV\_ARCH=rv32imac\_xxldsp with Nuclei DSP enabled
  - libnmsis\_dsp\_rv32imac\_xxldspn1x.a: Build for RISCV\_ARCH=rv32imac\_xxldspn1x with Nuclei N1 DSP extension enabled
  - libnmsis\_dsp\_rv32imac\_xxldspn2x.a: Build for RISCV\_ARCH=rv32imac\_xxldspn2x with Nuclei N1/N2 DSP extension enabled
  - libnmsis\_dsp\_rv32imac\_xxldspn3x.a: Build for RISCV\_ARCH=rv32imac\_xxldspn3x with Nuclei N1/N2/N3 DSP extension enabled
- 8. library name with extra \_zve32f \_zve64f v is built with RISC-V Vector enabled

The examples are as follows:

- libnmsis\_dsp\_rv32imafc\_zve32f.a: Build for RISCV\_ARCH=rv32imafc\_zve32f with Vector enabled
- libnmsis\_dsp\_rv32imafdc\_zve32f.a: Build for RISCV\_ARCH=rv32imafdc\_zve32f with Vector enabled
- libnmsis\_dsp\_rv64imafc\_zve64f.a: Build for RISCV\_ARCH=rv64imafc\_zve64f with Vector enabled
- libnmsis\_dsp\_rv64imafdcv.a: Build for RISCV\_ARCH=rv64imafdcv with Vector enabled
- 9. library name with extra \_zfh is built for float16

The examples are as follows:

- libnmsis\_dsp\_rv32imafc\_zfh.a: Build for RISCV\_ARCH=rv32imafc\_zfh.
- libnmsis\_dsp\_rv32imafdc\_zfh\_zve32f.a: Build for RISCV\_ARCH=rv32imafdc\_zfh\_zve32f with Vector enabled.
- libnmsis\_dsp\_rv64imafc\_zfh\_zvfh\_zve64f.a: Build for RISCV\_ARCH=rv64imafc\_zfh\_zvfh\_zve64f with Vector enabled.
- libnmsis\_dsp\_rv64imafdcv\_zfh\_zvfh.a: Build for RISCV\_ARCH=rv64imafdcv\_zfh\_zvfh with Vector enabled

#### Note:

- This NMSIS 1.2.0 is a big change version, will no longer support old gcc 10 verison, and it now only support Nuclei Toolchain 2023.10. The --march option has changed a lot, such as:
  - b extension changed to \_zba\_zbb\_zbc\_zbs extension,
  - p extension changed to \_xxldsp , \_xxldspn1x , \_xxldspn2x , \_xxldspn3x extensions which means stardard DSP extension, Nuclei N1, N2, N3 DSP extensions
  - v extension changed to v, \_zve32f, \_zve64f extensions
- The name of Libraries has changed with -march, for examples, the library named libnmsis\_dsp\_rv32imacb. a is now named libnmsis\_dsp\_rv32imac\_zba\_zbb\_zbc\_zbs.a since b extension changed to \_zba\_zbb\_zbc\_zbs
- \_xxldspn1x \_xxldspn2x \_xxldspn3x only valid for RISC-V 32bit processor. \_xxldsp is valid for RISC-V 32/64 bit processor
- You can also directly build both DSP and NN library using make gen
- DSP and Vector extension can be combined, such as \_xxldsp, v and v\_xxldsp, should notice the extension order
- Vector extension currently enabled for RISC-V 32/64 bit processor

# **3.2.4** How to run

1. Set environment variables NUCLEI\_SDK\_ROOT and NUCLEI\_SDK\_NMSIS, and set Nuclei SDK SoC to *evalsoc*, and change ilm/dlm size from 64K to 512K.

```
export NUCLEI_SDK_ROOT=/path/to/nuclei_sdk
export NUCLEI_SDK_NMSIS=/path/to/NMSIS/NMSIS
# Setup SDK development environment
cd $NUCLEI_SDK_ROOT
source setup.sh
cd -
# !!!!Take Care!!!!
# change this link script will make compiled example can only run on bitstream which has.
→512K ILM/DLM
# For Nuclei SDK < 0.7.0
sed -i "s/64K/512K/q" $NUCLEI_SDK_ROOT/SoC/evalsoc/Board/nuclei_fpga_eval/Source/GCC/gcc_
→evalsoc_ilm.ld
# For Nuclei SDK >= 0.7.0
sed -i 's/\([ID]LM_MEMORY_SIZE\).*/\1 = 0x80000;/' $NUCLEI_SDK_ROOT/SoC/evalsoc/Board/
→nuclei_fpga_eval/Source/GCC/evalsoc.memory
export SOC=evalsoc
```

2. Due to many of the examples could not be placed in 64K ILM and 64K DLM, and we are running using qemu, the ILM/DLM size in it are set to be 32MB, so we can change ilm/dlm to 512K/512K in the link script \$NUCLEI\_SDK\_ROOT/SoC/evalsoc/Board/nuclei\_fpga\_eval/Source/GCC/gcc\_evalsoc\_ilm.ld or \$NUCLEI\_SDK\_ROOT/SoC/evalsoc/Board/nuclei\_fpga\_eval/Source/GCC/evalsoc.memory

```
--- a/SoC/evalsoc/Board/nuclei_fpga_eval/Source/GCC/gcc_evalsoc_ilm.ld
+++ b/SoC/evalsoc/Board/nuclei_fpga_eval/Source/GCC/gcc_evalsoc_ilm.ld
@@ -30,8 +30,8 @@ __HEAP_SIZE = 2K;

MEMORY
{
- ilm (rxa!w) : ORIGIN = 0x80000000, LENGTH = 64K
- ram (wxa!r) : ORIGIN = 0x90000000, LENGTH = 64K
+ ilm (rxa!w) : ORIGIN = 0x80000000, LENGTH = 512K
+ ram (wxa!r) : ORIGIN = 0x900000000, LENGTH = 512K
}
```

3. Let us take riscv\_class\_marks\_example for example:

```
cd $NUCLEI_SDK_NMSIS/DSP/Examples/RISCV/riscv_class_marks_example
```

4. Run with RISCV DSP enabled and Vector enabled NMSIS-DSP library for CORE nx900fd

```
# Clean project
make ARCH_EXT=v_xxldsp CORE=nx900fd clean
# Build project, enable ``v`` and ``xxldsp`` optimize
make ARCH_EXT=v_xxldsp CORE=nx900fd all
# Run application using qemu
make ARCH_EXT=v_xxldsp CORE=nx900fd run_qemu
```

5. Run with RISCV DSP disabled and Vector disabled NMSIS-DSP library for CORE nx900fd

```
make ARCH_EXT= CORE=nx900fd clean
make ARCH_EXT= CORE=nx900fd all
make ARCH_EXT= CORE=nx900fd run_qemu
```

### Note:

• You can easily run this example in your hardware, if you have enough memory to run it, just modify the SOC to the one your are using in step 1.

# 3.3 NMSIS DSP API

If you want to access doxygen generated NMSIS DSP API, please click NMSIS DSP API Doxygen Documentation.

# 3.3.1 Basic Math Functions

**Vector Absolute Value** 

```
RISCV_DSP_ATTRIBUTE void riscv_abs_f16 (const float16_t *pSrc, float16_t *pDst, uint32_t blockSize)
```

RISCV\_DSP\_ATTRIBUTE void riscv\_abs\_f32 (const float32\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_abs\_f64 (const float64\_t \*pSrc, float64\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_abs\_q15 (const q15\_t \*pSrc, q15\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_abs\_q31 (const q31\_t \*pSrc, q31\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_abs\_q7 (const q7\_t \*pSrc, q7\_t \*pDst, uint32\_t blockSize)

# group BasicAbs

Computes the absolute value of a vector on an element-by-element basis.

The functions support in-place computation allowing the source and destination pointers to reference the same memory buffer. There are separate functions for floating-point, Q7, Q15, and Q31 data types.

### **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_abs\_f16 (const float16\_t \*pSrc, float16\_t \*pDst, uint32\_t blockSize)

Floating-point vector absolute value.

# **Parameters**

- pSrc [in] points to the input vector
- pDst [out] points to the output vector
- blockSize [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_abs\_f32 (const float32\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)

Floating-point vector absolute value.

### **Parameters**

- pSrc [in] points to the input vector
- pDst [out] points to the output vector
- blockSize [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_abs\_f64 (const float64\_t \*pSrc, float64\_t \*pDst, uint32\_t blockSize)

Floating-point vector absolute value.

# **Parameters**

• pSrc – [in] points to the input vector

- pDst [out] points to the output vector
- blockSize [in] number of samples in each vector

# RISCV\_DSP\_ATTRIBUTE void riscv\_abs\_q15 (const q15\_t \*pSrc, q15\_t \*pDst, uint32\_t blockSize)

Q15 vector absolute value.

**Scaling and Overflow Behavior** The function uses saturating arithmetic. The Q15 value -1 (0x8000) will be saturated to the maximum allowable positive value 0x7FFF.

### **Parameters**

- pSrc [in] points to the input vector
- pDst [out] points to the output vector
- blockSize [in] number of samples in each vector

# RISCV\_DSP\_ATTRIBUTE void riscv\_abs\_q31 (const q31\_t \*pSrc, q31\_t \*pDst, uint32\_t blockSize)

Q31 vector absolute value.

**Scaling and Overflow Behavior** The function uses saturating arithmetic. The Q31 value -1 (0x80000000) will be saturated to the maximum allowable positive value 0x7FFFFFF.

### **Parameters**

- pSrc [in] points to the input vector
- pDst [out] points to the output vector
- blockSize [in] number of samples in each vector

# RISCV\_DSP\_ATTRIBUTE void riscv\_abs\_q7 (const q7\_t \*pSrc, q7\_t \*pDst, uint32\_t blockSize)

Q7 vector absolute value.

Conditions for optimum performance Input and output buffers should be aligned by 32-bit

**Scaling and Overflow Behavior** The function uses saturating arithmetic. The Q7 value -1 (0x80) will be saturated to the maximum allowable positive value 0x7F.

## **Parameters**

- pSrc [in] points to the input vector
- pDst [out] points to the output vector
- blockSize [in] number of samples in each vector

Returns none

### **Vector Addition**

RISCV\_DSP\_ATTRIBUTE void riscv\_add\_f16 (const float16\_t \*pSrcA, const float16\_t \*pSrcB, float16\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_add\_f32 (const float32\_t \*pSrcA, const float32\_t \*pSrcB, float32\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_add\_f64 (const float64\_t \*pSrcA, const float64\_t \*pSrcB, float64\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_add\_q15 (const q15\_t \*pSrcA, const q15\_t \*pSrcB, q15\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_add\_q31 (const q31\_t \*pSrcA, const q31\_t \*pSrcB, q31\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_add\_q7 (const q7\_t \*pSrcA, const q7\_t \*pSrcB, q7\_t \*pDst, uint32\_t blockSize)

# group BasicAdd

Element-by-element addition of two vectors.

There are separate functions for floating-point, Q7, Q15, and Q31 data types.

### **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_add\_f16 (const float16\_t \*pSrcA, const float16\_t \*pSrcB, float16\_t \*pDst, uint32\_t blockSize)

Floating-point vector addition.

# **Parameters**

- pSrcA [in] points to first input vector
- pSrcB [in] points to second input vector
- pDst [out] points to output vector
- blockSize [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_add\_f32 (const float32\_t \*pSrcA, const float32\_t \*pSrcB, float32\_t \*pDst, uint32\_t blockSize)

Floating-point vector addition.

- pSrcA [in] points to first input vector
- pSrcB [in] points to second input vector
- pDst [out] points to output vector
- blockSize [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_add\_f64 (const float64\_t \*pSrcA, const float64\_t \*pSrcB, float64\_t \*pDst, uint32\_t blockSize)

Floating-point vector addition.

### **Parameters**

- pSrcA [in] points to first input vector
- pSrcB [in] points to second input vector
- pDst [out] points to output vector
- blockSize [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_add\_q15 (const q15\_t \*pSrcA, const q15\_t \*pSrcB, q15\_t \*pDst, uint32\_t blockSize)

Q15 vector addition.

**Scaling and Overflow Behavior** The function uses saturating arithmetic. Results outside of the allowable Q15 range [0x8000 0x7FFF] are saturated.

### **Parameters**

- pSrcA [in] points to the first input vector
- pSrcB [in] points to the second input vector
- pDst [out] points to the output vector
- blockSize [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_add\_q31 (const q31\_t \*pSrcA, const q31\_t \*pSrcB, q31\_t \*pDst, uint32\_t blockSize)

Q31 vector addition.

**Scaling and Overflow Behavior** The function uses saturating arithmetic. Results outside of the allowable Q31 range [0x8000000 0x7FFFFFFF] are saturated.

### **Parameters**

- pSrcA [in] points to the first input vector
- pSrcB [in] points to the second input vector
- pDst [out] points to the output vector
- blockSize [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_add\_q7 (const q7\_t \*pSrcA, const q7\_t \*pSrcB, q7\_t \*pDst, uint32\_t blockSize)

Q7 vector addition.

**Scaling and Overflow Behavior** The function uses saturating arithmetic. Results outside of the allowable Q7 range [0x80 0x7F] are saturated.

### **Parameters**

- pSrcA [in] points to the first input vector
- pSrcB [in] points to the second input vector
- pDst [out] points to the output vector
- blockSize [in] number of samples in each vector

### **Vector bitwise AND**

RISCV\_DSP\_ATTRIBUTE void riscv\_and\_u16 (const uint16\_t \*pSrcA, const uint16\_t \*pSrcB, uint16\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_and\_u32 (const uint32\_t \*pSrcA, const uint32\_t \*pSrcB, uint32\_t \*pDst, uint32\_t blockSize)

void riscv\_and\_u8(const uint8\_t \*pSrcA, const uint8\_t \*pSrcB, uint8\_t \*pDst, uint32\_t blockSize)

# group And

Compute the logical bitwise AND.

There are separate functions for uint32\_t, uint16\_t, and uint7\_t data types.

### **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_and\_u16 (const uint16\_t \*pSrcA, const uint16\_t \*pSrcB, uint16\_t \*pDst, uint32\_t blockSize)

Compute the logical bitwise AND of two fixed-point vectors.

### **Parameters**

- pSrcA [in] points to input vector A
- pSrcB [in] points to input vector B
- pDst [out] points to output vector
- blockSize [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_and\_u32 (const uint32\_t \*pSrcA, const uint32\_t \*pSrcB, uint32\_t \*pDst, uint32\_t blockSize)

Compute the logical bitwise AND of two fixed-point vectors.

- pSrcA [in] points to input vector A
- pSrcB [in] points to input vector B
- pDst [out] points to output vector
- blockSize [in] number of samples in each vector

void **riscv\_and\_u8**(const uint8\_t \*pSrcA, const uint8\_t \*pSrcB, uint8\_t \*pDst, uint32\_t blockSize)

Compute the logical bitwise AND of two fixed-point vectors.

### **Parameters**

- pSrcA [in] points to input vector A
- pSrcB [in] points to input vector B
- pDst [out] points to output vector
- blockSize [in] number of samples in each vector

Returns none

# **Elementwise clipping**

RISCV\_DSP\_ATTRIBUTE void riscv\_clip\_f16 (const float16\_t \*pSrc, float16\_t \*pDst, float16\_t low, float16\_t high, uint32\_t numSamples)

RISCV\_DSP\_ATTRIBUTE void riscv\_clip\_f32 (const float32\_t \*pSrc, float32\_t \*pDst, float32\_t low, float32\_t high, uint32\_t numSamples)

RISCV\_DSP\_ATTRIBUTE void riscv\_clip\_q15 (const q15\_t \*pSrc, q15\_t \*pDst, q15\_t low, q15\_t high, uint32\_t numSamples)

RISCV\_DSP\_ATTRIBUTE void riscv\_clip\_q31 (const q31\_t \*pSrc, q31\_t \*pDst, q31\_t low, q31\_t high, uint32\_t numSamples)

RISCV\_DSP\_ATTRIBUTE void riscv\_clip\_q7 (const q7\_t \*pSrc, q7\_t \*pDst, q7\_t low, q7\_t high, uint32\_t numSamples)

### group BasicClip

Element-by-element clipping of a value.

The value is constrained between 2 bounds.

There are separate functions for floating-point, Q7, Q15, and Q31 data types.

# **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_clip\_f16 (const float16\_t \*pSrc, float16\_t \*pDst, float16\_t low, float16\_t high, uint32\_t numSamples)

Elementwise floating-point clipping.

### **Parameters**

- pSrc [in] points to input values
- pDst [out] points to output clipped values
- low [in] lower bound
- high [in] higher bound

• numSamples – [in] number of samples to clip

RISCV\_DSP\_ATTRIBUTE void riscv\_clip\_f32 (const float32\_t \*pSrc, float32\_t \*pDst, float32\_t low, float32\_t high, uint32\_t numSamples)

Elementwise floating-point clipping.

### **Parameters**

- pSrc [in] points to input values
- pDst [out] points to output clipped values
- low [in] lower bound
- high [in] higher bound
- numSamples [in] number of samples to clip

RISCV\_DSP\_ATTRIBUTE void riscv\_clip\_q15 (const q15\_t \*pSrc, q15\_t \*pDst, q15\_t low, q15\_t high, uint32\_t numSamples)

Elementwise fixed-point clipping.

### **Parameters**

- pSrc [in] points to input values
- pDst [out] points to output clipped values
- low [in] lower bound
- high [in] higher bound
- numSamples [in] number of samples to clip

RISCV\_DSP\_ATTRIBUTE void riscv\_clip\_q31 (const q31\_t \*pSrc, q31\_t \*pDst, q31\_t low, q31\_t high, uint32\_t numSamples)

Elementwise fixed-point clipping.

## **Parameters**

- pSrc [in] points to input values
- pDst [out] points to output clipped values
- low [in] lower bound
- high [in] higher bound
- numSamples [in] number of samples to clip

RISCV\_DSP\_ATTRIBUTE void riscv\_clip\_q7 (const q7\_t \*pSrc, q7\_t \*pDst, q7\_t low, q7\_t high, uint32\_t numSamples)

Elementwise fixed-point clipping.

- pSrc [in] points to input values
- pDst [out] points to output clipped values
- low [in] lower bound
- high [in] higher bound

• numSamples – [in] number of samples to clip

### **Vector Dot Product**

```
RISCV_DSP_ATTRIBUTE void riscv_dot_prod_f16 (const float16_t *pSrcA, const float16_t *pSrcB, uint32_t blockSize, float16_t *result)
```

RISCV\_DSP\_ATTRIBUTE void riscv\_dot\_prod\_f32 (const float32\_t \*pSrcA, const float32\_t \*pSrcB, uint32\_t blockSize, float32\_t \*result)

RISCV\_DSP\_ATTRIBUTE void riscv\_dot\_prod\_f64 (const float64\_t \*pSrcA, const float64\_t \*pSrcB, uint32\_t blockSize, float64\_t \*result)

RISCV\_DSP\_ATTRIBUTE void riscv\_dot\_prod\_q15 (const q15\_t \*pSrcA, const q15\_t \*pSrcB, uint32\_t blockSize, q63\_t \*result)

RISCV\_DSP\_ATTRIBUTE void riscv\_dot\_prod\_q31 (const q31\_t \*pSrcA, const q31\_t \*pSrcB, uint32\_t blockSize, q63\_t \*result)

RISCV\_DSP\_ATTRIBUTE void riscv\_dot\_prod\_q7 (const q7\_t \*pSrcA, const q7\_t \*pSrcB, uint32\_t blockSize, q31\_t \*result)

# group BasicDotProd

Computes the dot product of two vectors. The vectors are multiplied element-by-element and then summed.

There are separate functions for floating-point, Q7, Q15, and Q31 data types.

# **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_dot\_prod\_f16 (const float16\_t \*pSrcA, const float16\_t \*pSrcB, uint32\_t blockSize, float16\_t \*result)

Dot product of floating-point vectors.

# **Parameters**

- pSrcA [in] points to the first input vector.
- **pSrcB** [in] points to the second input vector.
- blockSize [in] number of samples in each vector.
- result [out] output result returned here.

RISCV\_DSP\_ATTRIBUTE void riscv\_dot\_prod\_f32 (const float32\_t \*pSrcA, const float32\_t \*pSrcB, uint32\_t blockSize, float32\_t \*result)

Dot product of floating-point vectors.

### **Parameters**

- pSrcA [in] points to the first input vector.
- pSrcB [in] points to the second input vector.

- **blockSize** [in] number of samples in each vector.
- **result [out]** output result returned here.

RISCV\_DSP\_ATTRIBUTE void riscv\_dot\_prod\_f64 (const float64\_t \*pSrcA, const float64\_t \*pSrcB, uint32\_t blockSize, float64\_t \*result)

Dot product of floating-point vectors.

### **Parameters**

- pSrcA [in] points to the first input vector.
- pSrcB [in] points to the second input vector.
- blockSize [in] number of samples in each vector.
- **result [out]** output result returned here.

RISCV\_DSP\_ATTRIBUTE void riscv\_dot\_prod\_q15 (const q15\_t \*pSrcA, const q15\_t \*pSrcB, uint32\_t blockSize, q63\_t \*result)

Dot product of Q15 vectors.

Scaling and Overflow Behavior The intermediate multiplications are in  $1.15 \times 1.15 = 2.30$  format and these results are added to a 64-bit accumulator in 34.30 format. Nonsaturating additions are used and given that there are 33 guard bits in the accumulator there is no risk of overflow. The return result is in 34.30 format.

#### **Parameters**

- pSrcA [in] points to the first input vector
- pSrcB [in] points to the second input vector
- blockSize [in] number of samples in each vector
- result [out] output result returned here

RISCV\_DSP\_ATTRIBUTE void riscv\_dot\_prod\_q31 (const q31\_t \*pSrcA, const q31\_t \*pSrcB, uint32\_t blockSize, q63\_t \*result)

Dot product of Q31 vectors.

**Scaling and Overflow Behavior** The intermediate multiplications are in 1.31 x 1.31 = 2.62 format and these are truncated to 2.48 format by discarding the lower 14 bits. The 2.48 result is then added without saturation to a 64-bit accumulator in 16.48 format. There are 15 guard bits in the accumulator and there is no risk of overflow as long as the length of the vectors is less than 2^16 elements. The return result is in 16.48 format.

- pSrcA [in] points to the first input vector.
- pSrcB [in] points to the second input vector.
- **blockSize [in]** number of samples in each vector.
- **result** [**out**] output result returned here.

RISCV\_DSP\_ATTRIBUTE void riscv\_dot\_prod\_q7 (const q7\_t \*pSrcA, const q7\_t \*pSrcB, uint32\_t blockSize, q31\_t \*result)

Dot product of Q7 vectors.

**Scaling and Overflow Behavior** The intermediate multiplications are in  $1.7 \times 1.7 = 2.14$  format and these results are added to an accumulator in 18.14 format. Nonsaturating additions are used and there is no danger of wrap around as long as the vectors are less than  $2^{18}$  elements long. The return result is in 18.14 format.

### **Parameters**

- pSrcA [in] points to the first input vector
- pSrcB [in] points to the second input vector
- blockSize [in] number of samples in each vector
- result [out] output result returned here

# **Vector Multiplication**

RISCV\_DSP\_ATTRIBUTE void riscv\_mult\_f16 (const float16\_t \*pSrcA, const float16\_t \*pSrcB, float16\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_mult\_f32 (const float32\_t \*pSrcA, const float32\_t \*pSrcB, float32\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_mult\_f64 (const float64\_t \*pSrcA, const float64\_t \*pSrcB, float64\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_mult\_q15 (const q15\_t \*pSrcA, const q15\_t \*pSrcB, q15\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_mult\_q31 (const q31\_t \*pSrcA, const q31\_t \*pSrcB, q31\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_mult\_q7 (const q7\_t \*pSrcA, const q7\_t \*pSrcB, q7\_t \*pDst, uint32\_t blockSize)

# group BasicMult

Element-by-element multiplication of two vectors.

There are separate functions for floating-point, Q7, Q15, and Q31 data types.

### **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_mult\_f16 (const float16\_t \*pSrcA,
const float16\_t \*pSrcB, float16\_t \*pDst, uint32\_t blockSize)

Floating-point vector multiplication.

### **Parameters**

- pSrcA [in] points to the first input vector.
- pSrcB [in] points to the second input vector.
- pDst [out] points to the output vector.
- blockSize [in] number of samples in each vector.

RISCV\_DSP\_ATTRIBUTE void riscv\_mult\_f32 (const float32\_t \*pSrcA, const float32\_t \*pSrcB, float32\_t \*pDst, uint32\_t blockSize)

Floating-point vector multiplication.

### **Parameters**

- pSrcA [in] points to the first input vector.
- pSrcB [in] points to the second input vector.
- pDst [out] points to the output vector.
- blockSize [in] number of samples in each vector.

RISCV\_DSP\_ATTRIBUTE void riscv\_mult\_f64 (const float64\_t \*pSrcA, const float64\_t \*pSrcB, float64\_t \*pDst, uint32\_t blockSize)

Floating-point vector multiplication.

### **Parameters**

- pSrcA [in] points to the first input vector.
- pSrcB [in] points to the second input vector.
- pDst [out] points to the output vector.
- blockSize [in] number of samples in each vector.

RISCV\_DSP\_ATTRIBUTE void riscv\_mult\_q15 (const q15\_t \*pSrcA, const q15\_t \*pSrcB, q15\_t \*pDst, uint32\_t blockSize)

Q15 vector multiplication.

**Scaling and Overflow Behavior** The function uses saturating arithmetic. Results outside of the allowable Q15 range [0x8000 0x7FFF] are saturated.

- pSrcA [in] points to first input vector
- pSrcB [in] points to second input vector
- pDst [out] points to output vector
- blockSize [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_mult\_q31 (const q31\_t \*pSrcA, const q31\_t \*pSrcB, q31\_t \*pDst, uint32\_t blockSize)

Q31 vector multiplication.

**Scaling and Overflow Behavior** The function uses saturating arithmetic. Results outside of the allowable Q31 range[0x80000000 0x7FFFFFFF] are saturated.

### **Parameters**

- pSrcA [in] points to the first input vector.
- pSrcB [in] points to the second input vector.
- pDst [out] points to the output vector.
- blockSize [in] number of samples in each vector.

RISCV\_DSP\_ATTRIBUTE void riscv\_mult\_q7 (const q7\_t \*pSrcA, const q7\_t \*pSrcB, q7\_t \*pDst, uint32\_t blockSize)

Q7 vector multiplication.

**Scaling and Overflow Behavior** The function uses saturating arithmetic. Results outside of the allowable Q7 range [0x80 0x7F] are saturated.

### **Parameters**

- pSrcA [in] points to the first input vector
- pSrcB [in] points to the second input vector
- pDst [out] points to the output vector
- blockSize [in] number of samples in each vector

# **Vector Negate**

```
RISCV_DSP_ATTRIBUTE void riscv_negate_f16 (const float16_t *pSrc, float16_t *pDst, uint32_t blockSize)
```

RISCV\_DSP\_ATTRIBUTE void riscv\_negate\_f32 (const float32\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_negate\_f64 (const float64\_t \*pSrc, float64\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_negate\_q15 (const q15\_t \*pSrc, q15\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_negate\_q31 (const q31\_t \*pSrc, q31\_t \*pDst, uint32\_t blockSize)

# RISCV\_DSP\_ATTRIBUTE void riscv\_negate\_q7 (const q7\_t \*pSrc, q7\_t \*pDst, uint32\_t blockSize)

# group BasicNegate

Negates the elements of a vector.

The functions support in-place computation allowing the source and destination pointers to reference the same memory buffer. There are separate functions for floating-point, Q7, Q15, and Q31 data types.

# **Functions**

# RISCV\_DSP\_ATTRIBUTE void riscv\_negate\_f16 (const float16\_t \*pSrc, float16\_t \*pDst, uint32\_t blockSize)

Negates the elements of a floating-point vector.

### **Parameters**

- pSrc [in] points to input vector.
- pDst [out] points to output vector.
- **blockSize [in]** number of samples in each vector.

# RISCV\_DSP\_ATTRIBUTE void riscv\_negate\_f32 (const float32\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)

Negates the elements of a floating-point vector.

# **Parameters**

- pSrc [in] points to input vector.
- pDst [out] points to output vector.
- blockSize [in] number of samples in each vector.

# RISCV\_DSP\_ATTRIBUTE void riscv\_negate\_f64 (const float64\_t \*pSrc, float64\_t \*pDst, uint32\_t blockSize)

Negates the elements of a floating-point vector.

### **Parameters**

- pSrc [in] points to input vector.
- pDst [out] points to output vector.
- blockSize [in] number of samples in each vector.

# RISCV\_DSP\_ATTRIBUTE void riscv\_negate\_q15 (const q15\_t \*pSrc, q15\_t \*pDst, uint32\_t blockSize)

Negates the elements of a Q15 vector.

Conditions for optimum performance Input and output buffers should be aligned by 32-bit

**Scaling and Overflow Behavior** The function uses saturating arithmetic. The Q15 value -1 (0x8000) is saturated to the maximum allowable positive value 0x7FFF.

### **Parameters**

- pSrc [in] points to the input vector.
- pDst [out] points to the output vector.
- blockSize [in] number of samples in each vector.

RISCV\_DSP\_ATTRIBUTE void riscv\_negate\_q31 (const q31\_t \*pSrc, q31\_t \*pDst, uint32\_t blockSize)

Negates the elements of a Q31 vector.

**Scaling and Overflow Behavior** The function uses saturating arithmetic. The Q31 value -1 (0x80000000) is saturated to the maximum allowable positive value 0x7FFFFFF.

#### **Parameters**

- pSrc [in] points to the input vector.
- pDst [out] points to the output vector.
- blockSize [in] number of samples in each vector.

RISCV\_DSP\_ATTRIBUTE void riscv\_negate\_q7 (const q7\_t \*pSrc, q7\_t \*pDst, uint32\_t blockSize)

Negates the elements of a Q7 vector.

**Scaling and Overflow Behavior** The function uses saturating arithmetic. The Q7 value -1 (0x80) is saturated to the maximum allowable positive value 0x7F.

# **Parameters**

- pSrc [in] points to the input vector.
- pDst [out] points to the output vector.
- blockSize [in] number of samples in each vector.

### **Vector bitwise NOT**

```
RISCV_DSP_ATTRIBUTE void riscv_not_u16 (const uint16_t *pSrc, uint16_t *pDst, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_not_u32 (const uint32_t *pSrc, uint32_t *pDst, uint32_t blockSize)
```

RISCV\_DSP\_ATTRIBUTE void riscv\_not\_u8 (const uint8\_t \*pSrc, uint8\_t \*pDst, uint32\_t blockSize)

# group Not

Compute the logical bitwise NOT.

There are separate functions for uint32\_t, uint16\_t, and uint8\_t data types.

### **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_not\_u16 (const uint16\_t \*pSrc, uint16\_t \*pDst, uint32\_t blockSize)

Compute the logical bitwise NOT of a fixed-point vector.

### **Parameters**

- pSrc [in] points to input vector
- pDst [out] points to output vector
- blockSize [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_not\_u32 (const uint32\_t \*pSrc, uint32\_t \*pDst, uint32\_t blockSize)

Compute the logical bitwise NOT of a fixed-point vector.

### **Parameters**

- pSrc [in] points to input vector
- pDst [out] points to output vector
- blockSize [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_not\_u8 (const uint8\_t \*pSrc, uint8\_t \*pDst, uint32\_t blockSize)

Compute the logical bitwise NOT of a fixed-point vector.

### **Parameters**

- pSrc [in] points to input vector
- pDst [out] points to output vector
- blockSize [in] number of samples in each vector

# **Vector Offset**

RISCV\_DSP\_ATTRIBUTE void riscv\_offset\_f16 (const float16\_t \*pSrc, float16\_t offset, float16\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_offset\_f32 (const float32\_t \*pSrc, float32\_t offset, float32\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_offset\_f64 (const float64\_t \*pSrc, float64\_t offset, float64\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_offset\_q15 (const q15\_t \*pSrc, q15\_t offset, q15\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_offset\_q31 (const q31\_t \*pSrc, q31\_t offset, q31\_t \*pDst, uint32\_t blockSize)

# RISCV\_DSP\_ATTRIBUTE void riscv\_offset\_q7 (const q7\_t \*pSrc, q7\_t offset, q7\_t \*pDst, uint32\_t blockSize)

# group BasicOffset

Adds a constant offset to each element of a vector.

The functions support in-place computation allowing the source and destination pointers to reference the same memory buffer. There are separate functions for floating-point, Q7, Q15, and Q31 data types.

### **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_offset\_f16 (const float16\_t \*pSrc, float16\_t offset, float16\_t \*pDst, uint32\_t blockSize)

Adds a constant offset to a floating-point vector.

### **Parameters**

- pSrc [in] points to the input vector
- offset [in] is the offset to be added
- pDst [out] points to the output vector
- blockSize [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_offset\_f32 (const float32\_t \*pSrc, float32\_t offset, float32\_t \*pDst, uint32\_t blockSize)

Adds a constant offset to a floating-point vector.

### **Parameters**

- pSrc [in] points to the input vector
- offset [in] is the offset to be added
- pDst [out] points to the output vector
- blockSize [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_offset\_f64 (const float64\_t \*pSrc, float64\_t offset, float64\_t \*pDst, uint32\_t blockSize)

Adds a constant offset to a floating-point vector.

# **Parameters**

- pSrc [in] points to the input vector
- offset [in] is the offset to be added
- pDst [out] points to the output vector
- blockSize [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_offset\_q15 (const q15\_t \*pSrc, q15\_t offset, q15\_t \*pDst, uint32\_t blockSize)

Adds a constant offset to a Q15 vector.

**Scaling and Overflow Behavior** The function uses saturating arithmetic. Results outside of the allowable Q15 range [0x8000 0x7FFF] are saturated.

## **Parameters**

- pSrc [in] points to the input vector
- offset [in] is the offset to be added
- pDst [out] points to the output vector
- blockSize [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_offset\_q31 (const q31\_t \*pSrc, q31\_t offset, q31\_t \*pDst, uint32\_t blockSize)

Adds a constant offset to a Q31 vector.

**Scaling and Overflow Behavior** The function uses saturating arithmetic. Results outside of the allowable Q31 range [0x8000000 0x7FFFFFFF] are saturated.

### **Parameters**

- pSrc [in] points to the input vector
- offset [in] is the offset to be added
- pDst [out] points to the output vector
- blockSize [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_offset\_q7 (const q7\_t \*pSrc, q7\_t offset, q7\_t \*pDst, uint32\_t blockSize)

Adds a constant offset to a Q7 vector.

**Scaling and Overflow Behavior** The function uses saturating arithmetic. Results outside of the allowable Q7 range [0x80 0x7F] are saturated.

- pSrc [in] points to the input vector
- offset [in] is the offset to be added
- pDst [out] points to the output vector
- ullet blockSize [in] number of samples in each vector

## **Vector bitwise inclusive OR**

RISCV\_DSP\_ATTRIBUTE void riscv\_or\_u16 (const uint16\_t \*pSrcA, const uint16\_t \*pSrcB, uint16\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_or\_u32 (const uint32\_t \*pSrcA, const uint32\_t \*pSrcB, uint32\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_or\_u8 (const uint8\_t \*pSrcA, const uint8\_t \*pSrcB, uint8\_t \*pDst, uint32\_t blockSize)

group **Or** 

Compute the logical bitwise OR.

There are separate functions for uint32\_t, uint16\_t, and uint8\_t data types.

#### **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_or\_u16 (const uint16\_t \*pSrcA, const uint16\_t \*pSrcB, uint16\_t \*pDst, uint32\_t blockSize)

Compute the logical bitwise OR of two fixed-point vectors.

## **Parameters**

- pSrcA [in] points to input vector A
- pSrcB [in] points to input vector B
- pDst [out] points to output vector
- blockSize [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_or\_u32 (const uint32\_t \*pSrcA, const uint32\_t \*pSrcB, uint32\_t \*pDst, uint32\_t blockSize)

Compute the logical bitwise OR of two fixed-point vectors.

#### **Parameters**

- pSrcA [in] points to input vector A
- pSrcB [in] points to input vector B
- pDst [out] points to output vector
- blockSize [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_or\_u8 (const uint8\_t \*pSrcA, const uint8\_t \*pSrcB, uint8\_t \*pDst, uint32\_t blockSize)

Compute the logical bitwise OR of two fixed-point vectors.

#### **Parameters**

- pSrcA [in] points to input vector A
- pSrcB [in] points to input vector B
- pDst [out] points to output vector

• blockSize – [in] number of samples in each vector

## **Vector Scale**

RISCV\_DSP\_ATTRIBUTE void riscv\_scale\_f16 (const float16\_t \*pSrc, float16\_t scale, float16\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_scale\_f32 (const float32\_t \*pSrc, float32\_t scale, float32\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_scale\_f64 (const float64\_t \*pSrc, float64\_t scale, float64\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_scale\_q15 (const q15\_t \*pSrc, q15\_t scaleFract, int8\_t shift, q15\_t \*pDst, uint32\_t blockSize)

void **riscv\_scale\_q31**(const q31\_t \*pSrc, q31\_t scaleFract, int8\_t shift, q31\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_scale\_q7 (const q7\_t \*pSrc, q7\_t scaleFract, int8\_t shift, q7\_t \*pDst, uint32\_t blockSize)

## group BasicScale

Multiply a vector by a scalar value. For floating-point data, the algorithm used is:

In the fixed-point Q7, Q15, and Q31 functions, scale is represented by a fractional multiplication scaleFract and an arithmetic shift shift. The shift allows the gain of the scaling operation to exceed 1.0. The algorithm used with fixed-point data is:

The overall scale factor applied to the fixed-point data is

The functions support in-place computation allowing the source and destination pointers to reference the same memory buffer.

# **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_scale\_f16 (const float16\_t \*pSrc, float16\_t scale, float16\_t \*pDst, uint32\_t blockSize)

Multiplies a floating-point vector by a scalar.

# **Parameters**

- pSrc [in] points to the input vector
- scale [in] scale factor to be applied
- pDst [out] points to the output vector
- blockSize [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_scale\_f32 (const float32\_t \*pSrc, float32\_t scale, float32\_t \*pDst, uint32\_t blockSize)

Multiplies a floating-point vector by a scalar.

## **Parameters**

- pSrc [in] points to the input vector
- scale [in] scale factor to be applied
- pDst [out] points to the output vector
- blockSize [in] number of samples in each vector

# RISCV\_DSP\_ATTRIBUTE void riscv\_scale\_f64 (const float64\_t \*pSrc, float64\_t scale, float64\_t \*pDst, uint32\_t blockSize)

Multiplies a floating-point vector by a scalar.

#### **Parameters**

- pSrc [in] points to the input vector
- scale [in] scale factor to be applied
- pDst [out] points to the output vector
- blockSize [in] number of samples in each vector

# RISCV\_DSP\_ATTRIBUTE void riscv\_scale\_q15 (const q15\_t \*pSrc, q15\_t scaleFract, int8\_t shift, q15\_t \*pDst, uint32\_t blockSize)

Multiplies a Q15 vector by a scalar.

**Scaling and Overflow Behavior** The input data \*pSrc and scaleFract are in 1.15 format. These are multiplied to yield a 2.30 intermediate result and this is shifted with saturation to 1.15 format.

# **Parameters**

- pSrc [in] points to the input vector
- scaleFract [in] fractional portion of the scale value
- **shift** [in] number of bits to shift the result by
- pDst [out] points to the output vector
- blockSize [in] number of samples in each vector

void **riscv\_scale\_q31**(const q31\_t \*pSrc, q31\_t scaleFract, int8\_t shift, q31\_t \*pDst, uint32\_t blockSize) Multiplies a Q31 vector by a scalar.

Scaling and Overflow Behavior The input data \*pSrc and scaleFract are in 1.31 format. These are multiplied to yield a 2.62 intermediate result and this is shifted with saturation to 1.31 format. There is an intermediate shift by 32 to go from the 2.62 to 1.31 format. The shift argument is applied on the 1.31 result and not to the intermediate 2.62 format.

### **Parameters**

- pSrc [in] points to the input vector
- scaleFract [in] fractional portion of the scale value
- **shift** [in] number of bits to shift the result by
- pDst [out] points to the output vector

• blockSize – [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_scale\_q7 (const q7\_t \*pSrc, q7\_t scaleFract, int8\_t shift, q7\_t \*pDst, uint32\_t blockSize)

Multiplies a Q7 vector by a scalar.

**Scaling and Overflow Behavior** The input data \*pSrc and scaleFract are in 1.7 format. These are multiplied to yield a 2.14 intermediate result and this is shifted with saturation to 1.7 format.

## **Parameters**

- pSrc [in] points to the input vector
- **scaleFract [in]** fractional portion of the scale value
- **shift** [in] number of bits to shift the result by
- pDst [out] points to the output vector
- **blockSize** [in] number of samples in each vector

## **Vector Shift**

RISCV\_DSP\_ATTRIBUTE void riscv\_shift\_q15 (const q15\_t \*pSrc, int8\_t shiftBits, q15\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_shift\_q31 (const q31\_t \*pSrc, int8\_t shiftBits, q31\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_shift\_q7 (const q7\_t \*pSrc, int8\_t shiftBits, q7\_t \*pDst, uint32\_t blockSize)

## group BasicShift

Shifts the elements of a fixed-point vector by a specified number of bits. There are separate functions for Q7, Q15, and Q31 data types. The underlying algorithm used is:

If shift is positive then the elements of the vector are shifted to the left. If shift is negative then the elements of the vector are shifted to the right.

The functions support in-place computation allowing the source and destination pointers to reference the same memory buffer.

# **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_shift\_q15 (const q15\_t \*pSrc, int8\_t shiftBits, q15\_t \*pDst, uint32\_t blockSize)

Shifts the elements of a Q15 vector a specified number of bits.

**Scaling and Overflow Behavior** The function uses saturating arithmetic. Results outside of the allowable Q15 range [0x8000 0x7FFF] are saturated.

## **Parameters**

- pSrc [in] points to the input vector
- **shiftBits [in]** number of bits to shift. A positive value shifts left; a negative value shifts right.
- pDst [out] points to the output vector
- blockSize [in] number of samples in each vector

# RISCV\_DSP\_ATTRIBUTE void riscv\_shift\_q31 (const q31\_t \*pSrc, int8\_t shiftBits, q31\_t \*pDst, uint32\_t blockSize)

Shifts the elements of a Q31 vector a specified number of bits.

**Scaling and Overflow Behavior** The function uses saturating arithmetic. Results outside of the allowable Q31 range [0x8000000 0x7FFFFFF] are saturated.

## **Parameters**

- pSrc [in] points to the input vector
- **shiftBits [in]** number of bits to shift. A positive value shifts left; a negative value shifts right.
- pDst [out] points to the output vector
- blockSize [in] number of samples in the vector

# RISCV\_DSP\_ATTRIBUTE void riscv\_shift\_q7 (const q7\_t \*pSrc, int8\_t shiftBits, q7\_t \*pDst, uint32\_t blockSize)

Shifts the elements of a Q7 vector a specified number of bits.

onditions for optimum performance Input and output buffers should be aligned by 32-bit

**Scaling and Overflow Behavior** The function uses saturating arithmetic. Results outside of the allowable Q7 range [0x80 0x7F] are saturated.

# **Parameters**

- pSrc [in] points to the input vector
- **shiftBits [in]** number of bits to shift. A positive value shifts left; a negative value shifts right.
- pDst [out] points to the output vector
- blockSize [in] number of samples in each vector

## **Vector Subtraction**

RISCV\_DSP\_ATTRIBUTE void riscv\_sub\_f16 (const float16\_t \*pSrcA, const float16\_t \*pSrcB, float16\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_sub\_f32 (const float32\_t \*pSrcA, const float32\_t \*pSrcB, float32\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_sub\_f64 (const float64\_t \*pSrcA, const float64\_t \*pSrcB, float64\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_sub\_q15 (const q15\_t \*pSrcA, const q15\_t \*pSrcB, q15\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_sub\_q31 (const q31\_t \*pSrcA, const q31\_t \*pSrcB, q31\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_sub\_q7 (const q7\_t \*pSrcA, const q7\_t \*pSrcB, q7\_t \*pDst, uint32\_t blockSize)

## group BasicSub

Element-by-element subtraction of two vectors.

There are separate functions for floating-point, Q7, Q15, and Q31 data types.

## **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_sub\_f16 (const float16\_t \*pSrcA, const float16\_t \*pSrcB, float16\_t \*pDst, uint32\_t blockSize)

Floating-point vector subtraction.

# **Parameters**

- pSrcA [in] points to the first input vector
- pSrcB [in] points to the second input vector
- pDst [out] points to the output vector
- blockSize [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_sub\_f32 (const float32\_t \*pSrcA, const float32\_t \*pSrcB, float32\_t \*pDst, uint32\_t blockSize)

Floating-point vector subtraction.

- pSrcA [in] points to the first input vector
- pSrcB [in] points to the second input vector
- pDst [out] points to the output vector
- blockSize [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_sub\_f64 (const float64\_t \*pSrcA, const float64\_t \*pSrcB, float64\_t \*pDst, uint32\_t blockSize)

Floating-point vector subtraction.

## **Parameters**

- pSrcA [in] points to the first input vector
- pSrcB [in] points to the second input vector
- pDst [out] points to the output vector
- blockSize [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_sub\_q15 (const q15\_t \*pSrcA, const q15\_t \*pSrcB, q15\_t \*pDst, uint32\_t blockSize)

Q15 vector subtraction.

**Scaling and Overflow Behavior** The function uses saturating arithmetic. Results outside of the allowable Q15 range [0x8000 0x7FFF] are saturated.

#### **Parameters**

- pSrcA [in] points to the first input vector
- pSrcB [in] points to the second input vector
- pDst [out] points to the output vector
- blockSize [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_sub\_q31 (const q31\_t \*pSrcA, const q31\_t \*pSrcB, q31\_t \*pDst, uint32\_t blockSize)

Q31 vector subtraction.

**Scaling and Overflow Behavior** The function uses saturating arithmetic. Results outside of the allowable Q31 range [0x8000000 0x7FFFFFFF] are saturated.

## **Parameters**

- pSrcA [in] points to the first input vector
- pSrcB [in] points to the second input vector
- pDst [out] points to the output vector
- blockSize [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_sub\_q7 (const q7\_t \*pSrcA, const q7\_t \*pSrcB, q7\_t \*pDst, uint32\_t blockSize)

Q7 vector subtraction.

**Scaling and Overflow Behavior** The function uses saturating arithmetic. Results outside of the allowable Q7 range [0x80 0x7F] will be saturated.

## **Parameters**

- pSrcA [in] points to the first input vector
- pSrcB [in] points to the second input vector
- pDst [out] points to the output vector
- blockSize [in] number of samples in each vector

## Vector bitwise exclusive OR

RISCV\_DSP\_ATTRIBUTE void riscv\_xor\_u16 (const uint16\_t \*pSrcA, const uint16\_t \*pSrcB, uint16\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_xor\_u32 (const uint32\_t \*pSrcA, const uint32\_t \*pSrcB, uint32\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_xor\_u8 (const uint8\_t \*pSrcA, const uint8\_t \*pSrcB, uint8\_t \*pDst, uint32\_t blockSize)

## group Xor

Compute the logical bitwise XOR.

There are separate functions for uint32\_t, uint16\_t, and uint8\_t data types.

## **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_xor\_u16 (const uint16\_t \*pSrcA, const uint16\_t \*pSrcB, uint16\_t \*pDst, uint32\_t blockSize)

Compute the logical bitwise XOR of two fixed-point vectors.

#### **Parameters**

- pSrcA [in] points to input vector A
- pSrcB [in] points to input vector B
- pDst [out] points to output vector
- blockSize [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_xor\_u32 (const uint32\_t \*pSrcA, const uint32\_t \*pSrcB, uint32\_t \*pDst, uint32\_t blockSize)

Compute the logical bitwise XOR of two fixed-point vectors.

- pSrcA [in] points to input vector A
- pSrcB [in] points to input vector B
- pDst [out] points to output vector
- blockSize [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_xor\_u8 (const uint8\_t \*pSrcA, const uint8\_t \*pSrcB, uint8\_t \*pDst, uint32\_t blockSize)

Compute the logical bitwise XOR of two fixed-point vectors.

#### **Parameters**

- pSrcA [in] points to input vector A
- pSrcB [in] points to input vector B
- pDst [out] points to output vector
- blockSize [in] number of samples in each vector

group groupMath

# 3.3.2 Bayesian estimators

RISCV\_DSP\_ATTRIBUTE uint32\_t riscv\_gaussian\_naive\_bayes\_predict\_f16 (const riscv\_gaussian\_naive\_bayes\_inconst float16\_t \*in, float16\_t \*pOutputProbabilities, float16\_t \*pBufferB)

RISCV\_DSP\_ATTRIBUTE uint32\_t riscv\_gaussian\_naive\_bayes\_predict\_f32 (const riscv\_gaussian\_naive\_bayes\_inconst float32\_t \*in, float32\_t \*pOutputProbabilities, float32\_t \*pBufferB)

## group groupBayes

Implement the naive gaussian Bayes estimator. The training must be done from scikit-learn.

The parameters can be easily generated from the scikit-learn object. Some examples are given in DSP/Testing/PatternGeneration/Bayes.py

## **Functions**

RISCV\_DSP\_ATTRIBUTE uint32\_t riscv\_gaussian\_naive\_bayes\_predict\_f16 (const riscv\_gaussian\_naive\_bayes\_predict\_f16

Naive Gaussian Bayesian Estimator.

## **Parameters**

- \*S [in] points to a naive bayes instance structure
- \*in [in] points to the elements of the input vector.
- \*pOutputProbabilities [out] points to a buffer of length numberOfClasses containing estimated probabilities
- \*pBufferB [out] points to a temporary buffer of length numberOfClasses

**Returns** The predicted class

RISCV\_DSP\_ATTRIBUTE uint32\_t riscv\_gaussian\_naive\_bayes\_predict\_f32 (const riscv\_gaussian\_naive\_bay const float32\_t \*in, float32\_t \*pOutputProbabilities, float32\_t \*pBufferB)

Naive Gaussian Bayesian Estimator.

## **Parameters**

- \*S [in] points to a naive bayes instance structure
- \*in [in] points to the elements of the input vector.
- \*pOutputProbabilities [out] points to a buffer of length numberOfClasses containing estimated probabilities
- \*pBufferB [out] points to a temporary buffer of length numberOfClasses

**Returns** The predicted class

# 3.3.3 Complex Math Functions

# **Complex Conjugate**

```
RISCV_DSP_ATTRIBUTE void riscv_cmplx_conj_f16 (const float16_t *pSrc, float16_t *pDst, uint32_t numSamples)
```

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_conj\_f32 (const float32\_t \*pSrc, float32\_t \*pDst, uint32\_t numSamples)

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_conj\_q15 (const q15\_t \*pSrc, q15\_t \*pDst, uint32\_t numSamples)

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_conj\_q31 (const q31\_t \*pSrc, q31\_t \*pDst, uint32\_t numSamples)

## group cmplx\_conj

Conjugates the elements of a complex data vector.

The pSrc points to the source data and pDst points to the destination data where the result should be written. numSamples specifies the number of complex samples and the data in each array is stored in an interleaved fashion (real, imag, real, imag, ...). Each array has a total of 2\*numSamples values.

The underlying algorithm is used:

There are separate functions for floating-point, Q15, and Q31 data types.

# **Functions**

```
RISCV_DSP_ATTRIBUTE void riscv_cmplx_conj_f16 (const float16_t *pSrc, float16_t *pDst, uint32_t numSamples)
```

Floating-point complex conjugate.

- pSrc [in] points to the input vector
- pDst [out] points to the output vector
- numSamples [in] number of samples in each vector

```
RISCV_DSP_ATTRIBUTE void riscv_cmplx_conj_f32 (const float32_t *pSrc, float32_t *pDst, uint32_t numSamples)
```

Floating-point complex conjugate.

## **Parameters**

- pSrc [in] points to the input vector
- pDst [out] points to the output vector
- numSamples [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_conj\_q15 (const q15\_t \*pSrc, q15\_t \*pDst, uint32\_t numSamples)

Q15 complex conjugate.

**Scaling and Overflow Behavior** The function uses saturating arithmetic. The Q15 value -1 (0x8000) is saturated to the maximum allowable positive value 0x7FFF.

## **Parameters**

- pSrc [in] points to the input vector
- pDst [out] points to the output vector
- numSamples [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_conj\_q31 (const q31\_t \*pSrc, q31\_t \*pDst, uint32\_t numSamples)

Q31 complex conjugate.

**Scaling and Overflow Behavior** The function uses saturating arithmetic. The Q31 value -1 (0x80000000) is saturated to the maximum allowable positive value 0x7FFFFFF.

# **Parameters**

- pSrc [in] points to the input vector
- pDst [out] points to the output vector
- numSamples [in] number of samples in each vector

# **Complex Dot Product**

```
RISCV_DSP_ATTRIBUTE void riscv_cmplx_dot_prod_f16 (const float16_t *pSrcA, const float16_t *pSrcB, uint32_t numSamples, float16_t *realResult, float16_t *imagResult)
```

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_dot\_prod\_f32 (const float32\_t \*pSrcA,
const float32\_t \*pSrcB, uint32\_t numSamples, float32\_t \*realResult,
float32\_t \*imagResult)

```
RISCV_DSP_ATTRIBUTE void riscv_cmplx_dot_prod_q15 (const q15_t *pSrcA, const q15_t *pSrcB, uint32_t numSamples, q31_t *realResult, q31_t *imagResult)
```

```
RISCV_DSP_ATTRIBUTE void riscv_cmplx_dot_prod_q31 (const q31_t *pSrcA, const q31_t *pSrcB, uint32_t numSamples, q63_t *realResult, q63_t *imagResult)
```

## group cmplx\_dot\_prod

Computes the dot product of two complex vectors. The vectors are multiplied element-by-element and then summed.

The pSrcA points to the first complex input vector and pSrcB points to the second complex input vector. numSamples specifies the number of complex samples and the data in each array is stored in an interleaved fashion (real, imag, real, imag, ...). Each array has a total of 2\*numSamples values.

The underlying algorithm is used:

There are separate functions for floating-point, Q15, and Q31 data types.

#### **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_dot\_prod\_f16 (const float16\_t \*pSrcA,
const float16\_t \*pSrcB, uint32\_t numSamples, float16\_t \*realResult,
float16\_t \*imagResult)

Floating-point complex dot product.

## **Parameters**

- pSrcA [in] points to the first input vector
- pSrcB [in] points to the second input vector
- numSamples [in] number of samples in each vector
- realResult [out] real part of the result returned here
- imagResult [out] imaginary part of the result returned here

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_dot\_prod\_f32 (const float32\_t \*pSrcA, const float32\_t \*pSrcB, uint32\_t numSamples, float32\_t \*realResult, float32\_t \*imagResult)

Floating-point complex dot product.

# **Parameters**

- pSrcA [in] points to the first input vector
- pSrcB [in] points to the second input vector
- numSamples [in] number of samples in each vector
- realResult [out] real part of the result returned here
- **imagResult [out]** imaginary part of the result returned here

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_dot\_prod\_q15 (const q15\_t \*pSrcA, const q15\_t \*pSrcB, uint32\_t numSamples, q31\_t \*realResult, q31\_t \*imagResult)

Q15 complex dot product.

**Scaling and Overflow Behavior** The function is implemented using an internal 64-bit accumulator. The intermediate 1.15 by 1.15 multiplications are performed with full precision and yield a 2.30 result. These are accumulated in a 64-bit accumulator with 34.30 precision. As a final step, the accumulators are converted to 8.24 format. The return results realResult and imagResult are in 8.24 format.

#### **Parameters**

- pSrcA [in] points to the first input vector
- pSrcB [in] points to the second input vector
- numSamples [in] number of samples in each vector
- realResult [out] real part of the result returned here
- imagResult [out] imaginary part of the result returned her

```
RISCV_DSP_ATTRIBUTE void riscv_cmplx_dot_prod_q31 (const q31_t *pSrcA, const q31_t *pSrcB, uint32_t numSamples, q63_t *realResult, q63_t *imagResult)

Q31 complex dot product.
```

Scaling and Overflow Behavior The function is implemented using an internal 64-bit accumulator. The intermediate 1.31 by 1.31 multiplications are performed with 64-bit precision and then shifted to 16.48 format. The internal real and imaginary accumulators are in 16.48 format and provide 15 guard bits. Additions are nonsaturating and no overflow will occur as long as numSamples is less than 32768. The return results realResult and imagResult are in 16.48 format. Input down scaling is not required.

## **Parameters**

- pSrcA [in] points to the first input vector
- pSrcB [in] points to the second input vector
- numSamples [in] number of samples in each vector
- realResult [out] real part of the result returned here
- **imagResult [out]** imaginary part of the result returned here

# **Complex Magnitude**

uint32\_t numSamples)

```
RISCV_DSP_ATTRIBUTE void riscv_cmplx_mag_f16 (const float16_t *pSrc, float16_t *pDst, uint32_t numSamples)
RISCV_DSP_ATTRIBUTE void riscv_cmplx_mag_f32 (const float32_t *pSrc, float32_t *pDst,
```

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_mag\_f64 (const float64\_t \*pSrc, float64\_t \*pDst, uint32\_t numSamples)

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_mag\_fast\_q15 (const q15\_t \*pSrc, q15\_t \*pDst, uint32\_t numSamples)

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_mag\_q15 (const q15\_t \*pSrc, q15\_t \*pDst, uint32\_t numSamples)

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_mag\_q31 (const q31\_t \*pSrc, q31\_t \*pDst, uint32\_t numSamples)

## group cmplx\_mag

Computes the magnitude of the elements of a complex data vector.

The pSrc points to the source data and pDst points to the where the result should be written. numSamples specifies the number of complex samples in the input array and the data is stored in an interleaved fashion (real, imag, real, imag, ...). The input array has a total of 2\*numSamples values; the output array has a total of numSamples values.

The underlying algorithm is used:

There are separate functions for floating-point, Q15, and Q31 data types.

## **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_mag\_f16 (const float16\_t \*pSrc, float16\_t \*pDst, uint32\_t numSamples)

Floating-point complex magnitude.

#### **Parameters**

- pSrc [in] points to input vector
- pDst [out] points to output vector
- numSamples [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_mag\_f32 (const float32\_t \*pSrc, float32\_t \*pDst, uint32\_t numSamples)

Floating-point complex magnitude.

## **Parameters**

- pSrc [in] points to input vector
- pDst [out] points to output vector
- numSamples [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_mag\_f64 (const float64\_t \*pSrc, float64\_t \*pDst, uint32\_t numSamples)

Floating-point complex magnitude.

- pSrc [in] points to input vector
- pDst [out] points to output vector

• numSamples - [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_mag\_fast\_q15 (const q15\_t \*pSrc, q15\_t \*pDst, uint32\_t numSamples)

Q15 complex magnitude.

Scaling and Overflow Behavior The function implements 1.15 by 1.15 multiplications and finally output is converted into 2.14 format. Fast functions are less accurate. This function will tend to clamp to 0 the too small values. So sqrt(x\*x) = x will not always be true.

## **Parameters**

- pSrc [in] points to input vector
- pDst [out] points to output vector
- numSamples [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_mag\_q15 (const q15\_t \*pSrc, q15\_t \*pDst, uint32\_t numSamples)

Q15 complex magnitude.

**Scaling and Overflow Behavior** The function implements 1.15 by 1.15 multiplications and finally output is converted into 2.14 format.

#### **Parameters**

- pSrc [in] points to input vector
- pDst [out] points to output vector
- numSamples [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_mag\_q31 (const q31\_t \*pSrc, q31\_t \*pDst, uint32\_t numSamples)

Q31 complex magnitude.

**Scaling and Overflow Behavior** The function implements 1.31 by 1.31 multiplications and finally output is converted into 2.30 format. Input down scaling is not required.

## **Parameters**

- pSrc [in] points to input vector
- pDst [out] points to output vector
- numSamples [in] number of samples in each vector

# **Complex Magnitude Squared**

```
RISCV_DSP_ATTRIBUTE void riscv_cmplx_mag_squared_f16 (const float16_t *pSrc, float16_t *pDst, uint32_t numSamples)
```

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_mag\_squared\_f32 (const float32\_t \*pSrc, float32\_t \*pDst, uint32\_t numSamples)

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_mag\_squared\_f64 (const float64\_t \*pSrc, float64\_t \*pDst, uint32\_t numSamples)

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_mag\_squared\_q15 (const q15\_t \*pSrc, q15\_t \*pDst, uint32\_t numSamples)

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_mag\_squared\_q31 (const q31\_t \*pSrc, q31\_t \*pDst, uint32\_t numSamples)

## group cmplx\_mag\_squared

Computes the magnitude squared of the elements of a complex data vector.

The pSrc points to the source data and pDst points to the where the result should be written. numSamples specifies the number of complex samples in the input array and the data is stored in an interleaved fashion (real, imag, real, imag, ...). The input array has a total of 2\*numSamples values; the output array has a total of numSamples values.

The underlying algorithm is used:

There are separate functions for floating-point, Q15, and Q31 data types.

## **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_mag\_squared\_f16 (const float16\_t \*pSrc, float16\_t \*pDst, uint32\_t numSamples)

Floating-point complex magnitude squared.

## **Parameters**

- pSrc [in] points to input vector
- pDst [out] points to output vector
- numSamples [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_mag\_squared\_f32 (const float32\_t \*pSrc, float32\_t \*pDst, uint32\_t numSamples)

Floating-point complex magnitude squared.

- pSrc [in] points to input vector
- pDst [out] points to output vector
- numSamples [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_mag\_squared\_f64 (const float64\_t \*pSrc, float64\_t \*pDst, uint32\_t numSamples)

Floating-point complex magnitude squared.

## **Parameters**

- pSrc [in] points to input vector
- pDst [out] points to output vector
- numSamples [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_mag\_squared\_q15 (const q15\_t \*pSrc, q15\_t \*pDst, uint32\_t numSamples)

Q15 complex magnitude squared.

**Scaling and Overflow Behavior** The function implements 1.15 by 1.15 multiplications and finally output is converted into 3.13 format.

#### **Parameters**

- pSrc [in] points to input vector
- pDst [out] points to output vector
- numSamples [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_mag\_squared\_q31 (const q31\_t \*pSrc, q31\_t \*pDst, uint32\_t numSamples)

Q31 complex magnitude squared.

**Scaling and Overflow Behavior** The function implements 1.31 by 1.31 multiplications and finally output is converted into 3.29 format. Input down scaling is not required.

# **Parameters**

- pSrc [in] points to input vector
- pDst [out] points to output vector
- numSamples [in] number of samples in each vector

# **Complex-by-Complex Multiplication**

```
RISCV_DSP_ATTRIBUTE void riscv_cmplx_mult_cmplx_f16 (const float16_t *pSrcA, const float16_t *pSrcB, float16_t *pDst, uint32_t numSamples)
```

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_mult\_cmplx\_f32 (const float32\_t \*pSrcA, const float32\_t \*pSrcB, float32\_t \*pDst, uint32\_t numSamples)

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_mult\_cmplx\_f64 (const float64\_t \*pSrcA, const float64\_t \*pSrcB, float64\_t \*pDst, uint32\_t numSamples)

```
RISCV_DSP_ATTRIBUTE void riscv_cmplx_mult_cmplx_q15 (const q15_t *pSrcA, const q15_t *pSrcB, q15_t *pDst, uint32_t numSamples)
```

```
RISCV_DSP_ATTRIBUTE void riscv_cmplx_mult_cmplx_q31 (const q31_t *pSrcA, const q31_t *pSrcB, q31_t *pDst, uint32_t numSamples)
```

## group CmplxByCmplxMult

Multiplies a complex vector by another complex vector and generates a complex result. The data in the complex arrays is stored in an interleaved fashion (real, imag, real, imag, ...). The parameter numSamples represents the number of complex samples processed. The complex arrays have a total of 2\*numSamples real values.

The underlying algorithm is used:

There are separate functions for floating-point, Q15, and Q31 data types.

## **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_mult\_cmplx\_f16 (const float16\_t \*pSrcA, const float16\_t \*pSrcB, float16\_t \*pDst, uint32\_t numSamples)

Floating-point complex-by-complex multiplication.

## **Parameters**

- pSrcA [in] points to first input vector
- pSrcB [in] points to second input vector
- pDst [out] points to output vector
- numSamples [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_mult\_cmplx\_f32 (const float32\_t \*pSrcA, const float32\_t \*pSrcB, float32\_t \*pDst, uint32\_t numSamples)

Floating-point complex-by-complex multiplication.

# **Parameters**

- pSrcA [in] points to first input vector
- pSrcB [in] points to second input vector
- pDst [out] points to output vector
- numSamples [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_mult\_cmplx\_f64 (const float64\_t \*pSrcA, const float64\_t \*pSrcB, float64\_t \*pDst, uint32\_t numSamples)

Floating-point complex-by-complex multiplication.

- pSrcA [in] points to first input vector
- pSrcB [in] points to second input vector
- pDst [out] points to output vector
- numSamples [in] number of samples in each vector

```
RISCV_DSP_ATTRIBUTE void riscv_cmplx_mult_cmplx_q15 (const q15_t *pSrcA, const q15_t *pSrcB, q15_t *pDst, uint32_t numSamples)
```

Q15 complex-by-complex multiplication.

**Scaling and Overflow Behavior** The function implements 1.15 by 1.15 multiplications and finally output is converted into 3.13 format.

#### **Parameters**

- pSrcA [in] points to first input vector
- pSrcB [in] points to second input vector
- pDst [out] points to output vector
- numSamples [in] number of samples in each vector

```
RISCV_DSP_ATTRIBUTE void riscv_cmplx_mult_cmplx_q31 (const q31_t *pSrcA, const q31_t *pSrcB, q31_t *pDst, uint32_t numSamples)
```

Q31 complex-by-complex multiplication.

**Scaling and Overflow Behavior** The function implements 1.31 by 1.31 multiplications and finally output is converted into 3.29 format. Input down scaling is not required.

#### **Parameters**

- pSrcA [in] points to first input vector
- pSrcB [in] points to second input vector
- pDst [out] points to output vector
- numSamples [in] number of samples in each vector

# **Complex-by-Real Multiplication**

```
RISCV_DSP_ATTRIBUTE void riscv_cmplx_mult_real_f16 (const float16_t *pSrcCmplx, const float16_t *pSrcReal, float16_t *pCmplxDst, uint32_t numSamples)

RISCV_DSP_ATTRIBUTE void riscv_cmplx_mult_real_f32 (const float32_t *pSrcCmplx, const float32_t *pSrcReal, float32_t *pCmplxDst, uint32_t numSamples)

RISCV_DSP_ATTRIBUTE void riscv_cmplx_mult_real_q15 (const q15_t *pSrcCmplx, const q15_t *pSrcReal, q15_t *pCmplxDst, uint32_t numSamples)

RISCV_DSP_ATTRIBUTE void riscv_cmplx_mult_real_q31 (const q31_t *pSrcCmplx, const q31_t *pSrcReal, q31_t *pCmplxDst, uint32_t numSamples)
```

## group CmplxByRealMult

Multiplies a complex vector by a real vector and generates a complex result. The data in the complex arrays is stored in an interleaved fashion (real, imag, real, imag, ...). The parameter numSamples represents the number of complex samples processed. The complex arrays have a total of 2\*numSamples real values while the real array has a total of numSamples real values.

The underlying algorithm is used:

There are separate functions for floating-point, Q15, and Q31 data types.

## **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_mult\_real\_f16 (const float16\_t \*pSrcCmplx, const float16\_t \*pSrcReal, float16\_t \*pCmplxDst, uint32\_t numSamples)

Floating-point complex-by-real multiplication.

#### **Parameters**

- pSrcCmplx [in] points to complex input vector
- pSrcReal [in] points to real input vector
- pCmplxDst [out] points to complex output vector
- numSamples [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_mult\_real\_f32 (const float32\_t \*pSrcCmplx, const float32\_t \*pSrcReal, float32\_t \*pCmplxDst, uint32\_t numSamples)

Floating-point complex-by-real multiplication.

## **Parameters**

- pSrcCmplx [in] points to complex input vector
- pSrcReal [in] points to real input vector
- pCmplxDst [out] points to complex output vector
- numSamples [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_cmplx\_mult\_real\_q15 (const q15\_t \*pSrcCmplx, const q15\_t \*pSrcReal, q15\_t \*pCmplxDst, uint32\_t numSamples)

Q15 complex-by-real multiplication.

**Scaling and Overflow Behavior** The function uses saturating arithmetic. Results outside of the allowable Q15 range [0x8000 0x7FFF] are saturated.

- pSrcCmplx [in] points to complex input vector
- pSrcReal [in] points to real input vector
- pCmplxDst [out] points to complex output vector
- numSamples [in] number of samples in each vector

```
RISCV_DSP_ATTRIBUTE void riscv_cmplx_mult_real_q31 (const q31_t *pSrcCmplx, const q31_t *pSrcReal, q31_t *pCmplxDst, uint32_t numSamples)
```

Q31 complex-by-real multiplication.

**Scaling and Overflow Behavior** The function uses saturating arithmetic. Results outside of the allowable Q31 range[0x80000000 0x7FFFFFFF] are saturated.

#### **Parameters**

- pSrcCmplx [in] points to complex input vector
- pSrcReal [in] points to real input vector
- pCmplxDst [out] points to complex output vector
- numSamples [in] number of samples in each vector

## group groupCmplxMath

This set of functions operates on complex data vectors. The data in the complex arrays is stored in an interleaved fashion (real, imag, real, imag, ...). In the API functions, the number of samples in a complex array refers to the number of complex values; the array contains twice this number of real values.

# 3.3.4 Controller Functions

#### **Sine Cosine**

```
RISCV_DSP_ATTRIBUTE void riscv_sin_cos_f32 (float32_t theta, float32_t *pSinVal, float32_t *pCosVal)
```

```
RISCV_DSP_ATTRIBUTE void riscv_sin_cos_q31 (q31_t theta, q31_t *pSinVal, q31_t *pCosVal)
```

# group SinCos

Computes the trigonometric sine and cosine values using a combination of table lookup and linear interpolation. There are separate functions for Q31 and floating-point data types. The input to the floating-point version is in degrees while the fixed-point Q31 have a scaled input with the range [-1 0.9999] mapping to [-180 +180] degrees.

The floating point function also allows values that are out of the usual range. When this happens, the function will take extra time to adjust the input value to the range of [-180 180].

The result is accurate to 5 digits after the decimal point.

The implementation is based on table lookup using 360 values together with linear interpolation. The steps used are:

- 1. Calculation of the nearest integer table index.
- 2. Compute the fractional portion (fract) of the input.
- 3. Fetch the value corresponding to index from sine table to y0 and also value from index+1 to y1.
- 4. Sine value is computed as \*psinVal = y0 + (fract \* (y1 y0)).
- 5. Fetch the value corresponding to index from cosine table to y0 and also value from index+1 to y1.
- 6. Cosine value is computed as \*pcosVal = y0 + (fract \* (y1 y0)).

## **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_sin\_cos\_f32 (float32\_t theta, float32\_t \*pSinVal, float32\_t \*pCosVal)

Floating-point sin\_cos function.

#### **Parameters**

- theta [in] input value in degrees
- pSinVal [out] points to processed sine output
- pCosVal [out] points to processed cosine output

RISCV\_DSP\_ATTRIBUTE void riscv\_sin\_cos\_q31 (q31\_t theta, q31\_t \*pSinVal, q31\_t \*pCosVal)

Q31 sin\_cos function.

The Q31 input value is in the range [-1 0.999999] and is mapped to a degree value in the range [-180 179].

#### **Parameters**

- theta [in] scaled input value in degrees
- pSinVal [out] points to processed sine output
- pCosVal [out] points to processed cosine output

# **PID Motor Control**

```
__STATIC_FORCEINLINE float32_t riscv_pid_f32 (riscv_pid_instance_f32 *S, float32_t in)

__STATIC_FORCEINLINE q31_t riscv_pid_q31 (riscv_pid_instance_q31 *S, q31_t in)

__STATIC_FORCEINLINE q15_t riscv_pid_q15 (riscv_pid_instance_q15 *S, q15_t in)

RISCV_DSP_ATTRIBUTE void riscv_pid_init_f32 (riscv_pid_instance_f32 *S, int32_t resetStateFlag)

RISCV_DSP_ATTRIBUTE void riscv_pid_init_q15 (riscv_pid_instance_q15 *S, int32_t resetStateFlag)

RISCV_DSP_ATTRIBUTE void riscv_pid_init_q31 (riscv_pid_instance_q31 *S, int32_t resetStateFlag)

RISCV_DSP_ATTRIBUTE void riscv_pid_reset_f32 (riscv_pid_instance_f32 *S)

RISCV_DSP_ATTRIBUTE void riscv_pid_reset_f32 (riscv_pid_instance_f32 *S)
```

RISCV\_DSP\_ATTRIBUTE void riscv\_pid\_reset\_q31 (riscv\_pid\_instance\_q31 \*S)

struct riscv\_pid\_instance\_q15

struct riscv\_pid\_instance\_q31

struct riscv\_pid\_instance\_f32


group PID

A Proportional Integral Derivative (PID) controller is a generic feedback control loop mechanism widely used in industrial control systems. A PID controller is the most commonly used type of feedback controller.

This set of functions implements (PID) controllers for Q15, Q31, and floating-point data types. The functions operate on a single sample of data and each call to the function returns a single processed value. S points to an instance of the PID control data structure. in is the input sample value. The functions return the output value.

## Algorithm:

where Kp is proportional constant, Ki is Integral constant and Kd is Derivative constant



The PID controller calculates an "error" value as the difference between the measured output and the reference input. The controller attempts to minimize the error by adjusting the process control inputs. The proportional value determines the reaction to the current error, the integral value determines the reaction based on the sum of recent errors, and the derivative value determines the reaction based on the rate at which the error has been changing.

**Instance Structure** The Gains A0, A1, A2 and state variables for a PID controller are stored together in an instance data structure. A separate instance structure must be defined for each PID Controller. There are separate instance structure declarations for each of the 3 supported data types.

**Reset Functions** There is also an associated reset function for each data type which clears the state array.

**Initialization Functions** There is also an associated initialization function for each data type. The initialization function performs the following operations:

- Initializes the Gains A0, A1, A2 from Kp,Ki, Kd gains.
- Zeros out the values in the state buffer.

Instance structure cannot be placed into a const data section and it is recommended to use the initialization function.

**Fixed-Point Behavior** Care must be taken when using the fixed-point versions of the PID Controller functions. In particular, the overflow and saturation behavior of the accumulator used in each function must be considered. Refer to the function specific documentation below for usage guidelines.

## **Functions**

# \_\_STATIC\_FORCEINLINE float32\_t riscv\_pid\_f32 (riscv\_pid\_instance\_f32 \*S, float32\_t in)

Process function for the floating-point PID Control.

#### **Parameters**

- **S [inout]** is an instance of the floating-point PID Control structure
- in [in] input sample to process

**Returns** processed output sample.

# \_\_STATIC\_FORCEINLINE q31\_t riscv\_pid\_q31 (riscv\_pid\_instance\_q31 \*S, q31\_t in)

Process function for the Q31 PID Control.

**Scaling and Overflow Behavior** The function is implemented using an internal 64-bit accumulator. The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit. Thus, if the accumulator result overflows it wraps around rather than clip. In order to avoid overflows completely the input signal must be scaled down by 2 bits as there are four additions. After all multiply-accumulates are performed, the 2.62 accumulator is truncated to 1.32 format and then saturated to 1.31 format.

### **Parameters**

- S [inout] points to an instance of the Q31 PID Control structure
- in [in] input sample to process

**Returns** processed output sample.

# \_\_STATIC\_FORCEINLINE q15\_t riscv\_pid\_q15 (riscv\_pid\_instance\_q15 \*S, q15\_t in)

Process function for the Q15 PID Control.

Scaling and Overflow Behavior The function is implemented using a 64-bit internal accumulator. Both Gains and state variables are represented in 1.15 format and multiplications yield a 2.30 result. The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format. There is no risk of internal overflow with this approach and the full precision of intermediate multiplications is preserved. After all additions have been performed, the accumulator is truncated to 34.15 format by discarding low 15 bits. Lastly, the accumulator is saturated to yield a result in 1.15 format.

- S [inout] points to an instance of the Q15 PID Control structure
- in [in] input sample to process

**Returns** processed output sample.

# RISCV\_DSP\_ATTRIBUTE void riscv\_pid\_init\_f32 (riscv\_pid\_instance\_f32 \*S, int32\_t resetStateFlag)

Initialization function for the floating-point PID Control.

**Details** The resetStateFlag specifies whether to set state to zero or not.

The function computes the structure fields: A0, A1 A2 using the proportional gain(Kp), integral gain(Ki) and derivative gain(Kd) also sets the state variables to all zeros.

#### **Parameters**

- **S [inout]** points to an instance of the PID structure
- resetStateFlag [in]
  - value = 0: no change in state
  - value = 1: reset state

# RISCV\_DSP\_ATTRIBUTE void riscv\_pid\_init\_q15 (riscv\_pid\_instance\_q15 \*S, int32\_t resetStateFlag)

Initialization function for the Q15 PID Control.

**Details** The resetStateFlag specifies whether to set state to zero or not.

The function computes the structure fields: A0, A1 A2 using the proportional gain(Kp), integral gain(Ki) and derivative gain(Kd) also sets the state variables to all zeros.

#### **Parameters**

- S [inout] points to an instance of the Q15 PID structure
- resetStateFlag [in]
  - value = 0: no change in state
  - value = 1: reset state

# RISCV\_DSP\_ATTRIBUTE void riscv\_pid\_init\_q31 (riscv\_pid\_instance\_q31 \*S, int32\_t resetStateFlag)

Initialization function for the Q31 PID Control.

**Details** The resetStateFlag specifies whether to set state to zero or not.

The function computes the structure fields: A0, A1 A2 using the proportional gain(Kp), integral gain(Ki) and derivative gain(Kd) also sets the state variables to all zeros.

## **Parameters**

• **S** – **[inout]** points to an instance of the Q31 PID structure

- resetStateFlag [in]
  - value = 0: no change in state
  - value = 1: reset state

# RISCV\_DSP\_ATTRIBUTE void riscv\_pid\_reset\_f32 (riscv\_pid\_instance\_f32 \*S)

Reset function for the floating-point PID Control.

**Details** The function resets the state buffer to zeros.

**Parameters S** – [inout] points to an instance of the floating-point PID structure

# RISCV\_DSP\_ATTRIBUTE void riscv\_pid\_reset\_q15 (riscv\_pid\_instance\_q15 \*S)

Reset function for the Q15 PID Control.

**Details** The function resets the state buffer to zeros.

Parameters S – [inout] points to an instance of the Q15 PID structure

# RISCV\_DSP\_ATTRIBUTE void riscv\_pid\_reset\_q31 (riscv\_pid\_instance\_q31 \*S)

Reset function for the Q31 PID Control.

**Details** The function resets the state buffer to zeros.

Parameters S – [inout] points to an instance of the Q31 PID structure

# struct riscv\_pid\_instance\_q15

#include <> Instance structure for the Q15 PID Control.

# struct riscv\_pid\_instance\_q31

#include <> Instance structure for the Q31 PID Control.

# struct riscv\_pid\_instance\_f32

#include <> Instance structure for the floating-point PID Control.


# **Vector Park Transform**

```
__STATIC_FORCEINLINE void riscv_park_f32 (float32_t Ialpha, float32_t Ibeta, float32_t *pId, float32_t *pIq, float32_t sinVal, float32_t cosVal)
```

\_\_STATIC\_FORCEINLINE void riscv\_park\_q31 (q31\_t Ialpha, q31\_t Ibeta, q31\_t \*pId, q31\_t \*pIq, q31\_t sinVal, q31\_t cosVal)

# group park

Forward Park transform converts the input two-coordinate vector to flux and torque components. The Park transform can be used to realize the transformation of the Ialpha and the Ibeta currents from the stationary to the moving reference frame and control the spatial relationship between the stator vector current and rotor flux vector. If we consider the d axis aligned with the rotor flux, the diagram below shows the current vector and the relationship from the two reference frames:



The function operates on a single sample of data and each call to the function returns the processed output. The library provides separate functions for Q31 and floating-point data types.

## Algorithm

where Ialpha and Ibeta are the stator vector components, pId and pIq are rotor vector components and cosVal and sinVal are the cosine and sine values of theta (rotor flux position).

**Fixed-Point Behavior** Care must be taken when using the Q31 version of the Park transform. In particular, the overflow and saturation behavior of the accumulator used must be considered. Refer to the function specific documentation below for usage guidelines.

# **Functions**

\_\_STATIC\_FORCEINLINE void riscv\_park\_f32 (float32\_t Ialpha, float32\_t Ibeta, float32\_t \*pId, float32\_t \*pIq, float32\_t sinVal, float32\_t cosVal)

Floating-point Park transform.

The function implements the forward Park transform.

## **Parameters**

- • Ialpha - [in] input two-phase vector coordinate alpha
- **Ibeta [in]** input two-phase vector coordinate beta
- pId [out] points to output rotor reference frame d
- pIq [out] points to output rotor reference frame q
- sinVal [in] sine value of rotation angle theta

• cosVal - [in] cosine value of rotation angle theta

```
__STATIC_FORCEINLINE void riscv_park_q31 (q31_t Ialpha, q31_t Ibeta, q31_t *pId, q31_t *pIq, q31_t sinVal, q31_t cosVal)
```

Park transform for Q31 version.

**Scaling and Overflow Behavior** The function is implemented using an internal 32-bit accumulator. The accumulator maintains 1.31 format by truncating lower 31 bits of the intermediate multiplication in 2.62 format. There is saturation on the addition and subtraction, hence there is no risk of overflow.

## **Parameters**

- **Ialpha [in]** input two-phase vector coordinate alpha
- **Ibeta [in]** input two-phase vector coordinate beta
- pId [out] points to output rotor reference frame d
- pIq [out] points to output rotor reference frame q
- sinVal [in] sine value of rotation angle theta
- cosVal [in] cosine value of rotation angle theta

## **Vector Inverse Park transform**

```
__STATIC_FORCEINLINE void riscv_inv_park_f32 (float32_t Id, float32_t Iq, float32_t *pIalpha, float32_t *pIbeta, float32_t sinVal, float32_t cosVal)

__STATIC_FORCEINLINE void riscv_inv_park_q31 (q31_t Id, q31_t Iq, q31_t *pIalpha, q31_t *pIbeta, q31_t sinVal, q31_t cosVal)
```

# group inv\_park

Inverse Park transform converts the input flux and torque components to two-coordinate vector.

The function operates on a single sample of data and each call to the function returns the processed output. The library provides separate functions for Q31 and floating-point data types.

## Algorithm

where plalpha and plbeta are the stator vector components, Id and Iq are rotor vector components and cosVal and sinVal are the cosine and sine values of theta (rotor flux position).

**Fixed-Point Behavior** Care must be taken when using the Q31 version of the Park transform. In particular, the overflow and saturation behavior of the accumulator used must be considered. Refer to the function specific documentation below for usage guidelines.

## **Functions**

\_\_STATIC\_FORCEINLINE void riscv\_inv\_park\_f32 (float32\_t Id, float32\_t Iq, float32\_t \*pIalpha, float32\_t \*pIbeta, float32\_t sinVal, float32\_t cosVal)

Floating-point Inverse Park transform.

#### **Parameters**

- Id [in] input coordinate of rotor reference frame d
- Iq [in] input coordinate of rotor reference frame q
- plalpha [out] points to output two-phase orthogonal vector axis alpha
- pIbeta [out] points to output two-phase orthogonal vector axis beta
- sinVal [in] sine value of rotation angle theta
- cosVal [in] cosine value of rotation angle theta

```
__STATIC_FORCEINLINE void riscv_inv_park_q31 (q31_t Id, q31_t Iq, q31_t *pIalpha, q31_t *pIbeta, q31_t sinVal, q31_t cosVal)
```

Inverse Park transform for Q31 version.

**Scaling and Overflow Behavior** The function is implemented using an internal 32-bit accumulator. The accumulator maintains 1.31 format by truncating lower 31 bits of the intermediate multiplication in 2.62 format. There is saturation on the addition, hence there is no risk of overflow.

#### **Parameters**

- Id [in] input coordinate of rotor reference frame d
- Iq [in] input coordinate of rotor reference frame q
- plalpha [out] points to output two-phase orthogonal vector axis alpha
- pIbeta [out] points to output two-phase orthogonal vector axis beta
- sinVal [in] sine value of rotation angle theta
- cosVal [in] cosine value of rotation angle theta

## **Vector Clarke Transform**


```
__STATIC_FORCEINLINE void riscv_clarke_f32 (float32_t Ia, float32_t Ib, float32_t *pIalpha, float32_t *pIbeta)

__STATIC_FORCEINLINE void riscv_clarke_q31 (q31_t Ia, q31_t Ib, q31_t *pIalpha, q31_t *pIbeta)
```

# group clarke

Forward Clarke transform converts the instantaneous stator phases into a two-coordinate time invariant vector. Generally the Clarke transform uses three-phase currents Ia, Ib and Ic to calculate currents in the two-phase orthogonal stator axis Ialpha and Ibeta. When Ialpha is superposed with Ia as shown in the figure below.

and Ia + Ib + Ic = 0, in this condition Ialpha and Ibeta can be calculated using only Ia and



Ib.

The function operates on a single sample of data and each call to the function returns the processed output. The library provides separate functions for Q31 and floating-point data types.

# Algorithm

where Ia and Ib are the instantaneous stator phases and pIalpha and pIbeta are the two coordinates of pIalpha = Ia

pIbeta = 
$$(1/\sqrt{3})$$
 Ia +  $(2/\sqrt{3})$  Ib

time invariant vector.

**Fixed-Point Behavior** Care must be taken when using the Q31 version of the Clarke transform. In particular, the overflow and saturation behavior of the accumulator used must be considered. Refer to the function specific documentation below for usage guidelines.

## **Functions**

\_\_STATIC\_FORCEINLINE void riscv\_clarke\_f32 (float32\_t Ia, float32\_t Ib, float32\_t \*pIalpha, float32\_t \*pIbeta)

Floating-point Clarke transform.

## **Parameters**

- Ia [in] input three-phase coordinate a
- **Ib [in]** input three-phase coordinate b
- plalpha [out] points to output two-phase orthogonal vector axis alpha
- pIbeta [out] points to output two-phase orthogonal vector axis beta

\_\_STATIC\_FORCEINLINE void riscv\_clarke\_q31 (q31\_t Ia, q31\_t Ib, q31\_t \*pIalpha, q31\_t \*pIbeta)

Clarke transform for Q31 version.

**Scaling and Overflow Behavior** The function is implemented using an internal 32-bit accumulator. The accumulator maintains 1.31 format by truncating lower 31 bits of the intermediate multiplication in 2.62 format. There is saturation on the addition, hence there is no risk of overflow.

#### **Parameters**

- Ia [in] input three-phase coordinate a
- **Ib [in]** input three-phase coordinate b
- plalpha [out] points to output two-phase orthogonal vector axis alpha
- pIbeta [out] points to output two-phase orthogonal vector axis beta

## **Vector Inverse Clarke Transform**

```
__STATIC_FORCEINLINE void riscv_inv_clarke_f32 (float32_t Ialpha, float32_t Ibeta, float32_t *pIa, float32_t *pIb)
```

\_\_STATIC\_FORCEINLINE void riscv\_inv\_clarke\_q31 (q31\_t Ialpha, q31\_t Ibeta, q31\_t \*pIa, q31\_t \*pIb)

## group inv\_clarke

Inverse Clarke transform converts the two-coordinate time invariant vector into instantaneous stator phases.

The function operates on a single sample of data and each call to the function returns the processed output. The library provides separate functions for Q31 and floating-point data types.

## Algorithm

where pIa and pIb are the instantaneous stator phases and Ialpha and Ibeta are the two coordinates of pIa = Ialpha

pIb = 
$$(-1/2)$$
 Ialpha +  $(\sqrt{3}/2)$  Ibeta

time invariant vector.

**Fixed-Point Behavior** Care must be taken when using the Q31 version of the Clarke transform. In particular, the overflow and saturation behavior of the accumulator used must be considered. Refer to the function specific documentation below for usage guidelines.

## **Functions**

\_\_STATIC\_FORCEINLINE void riscv\_inv\_clarke\_f32 (float32\_t Ialpha, float32\_t Ibeta, float32\_t \*pIa, float32\_t \*pIb)

Floating-point Inverse Clarke transform.

## **Parameters**

- Ialpha [in] input two-phase orthogonal vector axis alpha
- Ibeta [in] input two-phase orthogonal vector axis beta
- pla [out] points to output three-phase coordinate a
- **pIb** [out] points to output three-phase coordinate b

```
__STATIC_FORCEINLINE void riscv_inv_clarke_q31 (q31_t Ialpha, q31_t Ibeta, q31_t *pIa, q31_t *pIb)
```

Inverse Clarke transform for Q31 version.

**Scaling and Overflow Behavior** The function is implemented using an internal 32-bit accumulator. The accumulator maintains 1.31 format by truncating lower 31 bits of the intermediate multiplication in 2.62 format. There is saturation on the subtraction, hence there is no risk of overflow.

## **Parameters**

- **Ialpha** [in] input two-phase orthogonal vector axis alpha
- Ibeta [in] input two-phase orthogonal vector axis beta
- pla [out] points to output three-phase coordinate a
- pIb [out] points to output three-phase coordinate b

group groupController

## 3.3.5 Distance functions

## **Float Distances**

# **Bray-Curtis distance**

```
RISCV_DSP_ATTRIBUTE float16_t riscv_braycurtis_distance_f16 (const float16_t *pA, const float16_t *pB, uint32_t blockSize)
```

RISCV\_DSP\_ATTRIBUTE float32\_t riscv\_braycurtis\_distance\_f32 (const float32\_t \*pA, const float32\_t \*pB, uint32\_t blockSize)

## group braycurtis

Bray-Curtis distance between two vectors.

## **Functions**

RISCV\_DSP\_ATTRIBUTE float16\_t riscv\_braycurtis\_distance\_f16 (const float16\_t \*pA, const float16\_t \*pB, uint32\_t blockSize)

Bray-Curtis distance between two vectors.

# **Parameters**

- pA [in] First vector
- pB [in] Second vector
- blockSize [in] vector length

Returns distance

RISCV\_DSP\_ATTRIBUTE float32\_t riscv\_braycurtis\_distance\_f32 (const float32\_t \*pA, const float32\_t \*pB, uint32\_t blockSize)

Bray-Curtis distance between two vectors.

#### **Parameters**

- pA [in] First vector
- pB [in] Second vector
- blockSize [in] vector length

Returns distance

#### Canberra distance

```
RISCV_DSP_ATTRIBUTE float16_t riscv_canberra_distance_f16 (const float16_t *pA, const float16_t *pB, uint32_t blockSize)
```

RISCV\_DSP\_ATTRIBUTE float32\_t riscv\_canberra\_distance\_f32 (const float32\_t \*pA, const float32\_t \*pB, uint32\_t blockSize)

## group Canberra

Canberra distance.

## **Functions**

RISCV\_DSP\_ATTRIBUTE float16\_t riscv\_canberra\_distance\_f16 (const float16\_t \*pA, const float16\_t \*pB, uint32\_t blockSize)

Canberra distance between two vectors.

This function may divide by zero when samples pA[i] and pB[i] are both zero. The result of the computation will be correct. So the division per zero may be ignored.

#### **Parameters**

- pA [in] First vector
- pB [in] Second vector
- blockSize [in] vector length

Returns distance

RISCV\_DSP\_ATTRIBUTE float32\_t riscv\_canberra\_distance\_f32 (const float32\_t \*pA, const float32\_t \*pB, uint32\_t blockSize)

Canberra distance between two vectors.

This function may divide by zero when samples pA[i] and pB[i] are both zero. The result of the computation will be correct. So the division per zero may be ignored.

## **Parameters**

- pA [in] First vector
- pB [in] Second vector

• blockSize – [in] vector length

**Returns** distance

# Chebyshev distance

RISCV\_DSP\_ATTRIBUTE float16\_t riscv\_chebyshev\_distance\_f16 (const float16\_t \*pA, const float16\_t \*pB, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE float32\_t riscv\_chebyshev\_distance\_f32 (const float32\_t \*pA, const float32\_t \*pB, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE float64\_t riscv\_chebyshev\_distance\_f64 (const float64\_t \*pA, const float64\_t \*pB, uint32\_t blockSize)

## group Chebyshev

Chebyshev distance.

## **Functions**

RISCV\_DSP\_ATTRIBUTE float16\_t riscv\_chebyshev\_distance\_f16 (const float16\_t \*pA, const float16\_t \*pB, uint32\_t blockSize)

Chebyshev distance between two vectors.

## **Parameters**

- pA [in] First vector
- pB [in] Second vector
- blockSize [in] vector length

Returns distance

RISCV\_DSP\_ATTRIBUTE float32\_t riscv\_chebyshev\_distance\_f32 (const float32\_t \*pA, const float32\_t \*pB, uint32\_t blockSize)

Chebyshev distance between two vectors.

## **Parameters**

- pA [in] First vector
- pB [in] Second vector
- blockSize [in] vector length

Returns distance

RISCV\_DSP\_ATTRIBUTE float64\_t riscv\_chebyshev\_distance\_f64 (const float64\_t \*pA, const float64\_t \*pB, uint32\_t blockSize)

Chebyshev distance between two vectors.

#### **Parameters**

• pA – [in] First vector

- pB [in] Second vector
- blockSize [in] vector length

Returns distance

# Cityblock (Manhattan) distance

RISCV\_DSP\_ATTRIBUTE float16\_t riscv\_cityblock\_distance\_f16 (const float16\_t \*pA, const float16\_t \*pB, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE float32\_t riscv\_cityblock\_distance\_f32 (const float32\_t \*pA, const float32\_t \*pB, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE float64\_t riscv\_cityblock\_distance\_f64 (const float64\_t \*pA, const float64\_t \*pB, uint32\_t blockSize)

## group Manhattan

Cityblock (Manhattan) distance.

## **Functions**

RISCV\_DSP\_ATTRIBUTE float16\_t riscv\_cityblock\_distance\_f16 (const float16\_t \*pA, const float16\_t \*pB, uint32\_t blockSize)

Cityblock (Manhattan) distance between two vectors.

## **Parameters**

- pA [in] First vector
- pB [in] Second vector
- blockSize [in] vector length

Returns distance

RISCV\_DSP\_ATTRIBUTE float32\_t riscv\_cityblock\_distance\_f32 (const float32\_t \*pA, const float32\_t \*pB, uint32\_t blockSize)

Cityblock (Manhattan) distance between two vectors.

## **Parameters**

- pA [in] First vector
- pB [in] Second vector
- blockSize [in] vector length

Returns distance

RISCV\_DSP\_ATTRIBUTE float64\_t riscv\_cityblock\_distance\_f64 (const float64\_t \*pA, const float64\_t \*pB, uint32\_t blockSize)

Cityblock (Manhattan) distance between two vectors.

## **Parameters**

- pA [in] First vector
- pB [in] Second vector
- blockSize [in] vector length

Returns distance

## **Correlation distance**

RISCV\_DSP\_ATTRIBUTE float16\_t riscv\_correlation\_distance\_f16 (float16\_t \*pA, float16\_t \*pB, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE float32\_t riscv\_correlation\_distance\_f32 (float32\_t \*pA,
float32\_t \*pB, uint32\_t blockSize)

## group Correlation

Correlation distance.

## **Functions**

RISCV\_DSP\_ATTRIBUTE float16\_t riscv\_correlation\_distance\_f16 (float16\_t \*pA, float16\_t \*pB, uint32\_t blockSize)

Correlation distance between two vectors.

The input vectors are modified in place!

#### **Parameters**

- pA [in] First vector
- pB [in] Second vector
- blockSize [in] vector length

Returns distance

RISCV\_DSP\_ATTRIBUTE float32\_t riscv\_correlation\_distance\_f32 (float32\_t \*pA, float32\_t \*pB, uint32\_t blockSize)

Correlation distance between two vectors.

The input vectors are modified in place!

## **Parameters**

- pA [in] First vector
- pB [in] Second vector
- blockSize [in] vector length

Returns distance

# **Cosine distance**

```
RISCV_DSP_ATTRIBUTE float16_t riscv_cosine_distance_f16 (const float16_t *pA, const float16_t *pB, uint32_t blockSize)
```

RISCV\_DSP\_ATTRIBUTE float32\_t riscv\_cosine\_distance\_f32 (const float32\_t \*pA, const float32\_t \*pB, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE float64\_t riscv\_cosine\_distance\_f64 (const float64\_t \*pA, const float64\_t \*pB, uint32\_t blockSize)

# group CosineDist

Cosine distance.

## **Functions**

RISCV\_DSP\_ATTRIBUTE float16\_t riscv\_cosine\_distance\_f16 (const float16\_t \*pA, const float16\_t \*pB, uint32\_t blockSize)

Cosine distance between two vectors.

**Description** cosine\_distance(u,v) is 1 - u . v / (Norm(u) Norm(v))

# **Parameters**

- pA [in] First vector
- pB [in] Second vector
- blockSize [in] vector length

**Returns** distance

RISCV\_DSP\_ATTRIBUTE float32\_t riscv\_cosine\_distance\_f32 (const float32\_t \*pA, const float32\_t \*pB, uint32\_t blockSize)

Cosine distance between two vectors.

**Description** cosine\_distance(u,v) is  $1 - u \cdot v / (Norm(u) Norm(v))$ 

## **Parameters**

- pA [in] First vector
- pB [in] Second vector
- blockSize [in] vector length

Returns distance

RISCV\_DSP\_ATTRIBUTE float64\_t riscv\_cosine\_distance\_f64 (const float64\_t \*pA, const float64\_t \*pB, uint32\_t blockSize)

Cosine distance between two vectors.

## **Parameters**

- pA [in] First vector
- pB [in] Second vector
- blockSize [in] vector length

Returns distance

# **Dynamic Time Warping Distance**

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_dtw\_distance\_f32 (const riscv\_matrix\_instance\_f32 \*pDistance, const riscv\_matrix\_instance\_q7 \*pWindow, riscv\_matrix\_instance\_f32 \*pDTW, float32\_t \*distance)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_dtw\_init\_window\_q7 (const riscv\_dtw\_window windowType, const int32\_t windowSize, riscv\_matrix\_instance\_q7 \*pWindow)

RISCV\_DSP\_ATTRIBUTE void riscv\_dtw\_path\_f32 (const riscv\_matrix\_instance\_f32 \*pDTW, int16\_t \*pPath, uint32\_t \*pathLength)

#### group DTW

Dynamic Time Warping Distance.

This is not really a distance since triangular inequality is not respected.

The step pattern used is symmetric2. Future versions of this function will provide more customization options.

# **Functions**

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_dtw\_distance\_f32 (const riscv\_matrix\_instance\_f32 \*pDistance const riscv\_matrix\_instance\_q7 \*pWindow, riscv\_matrix\_instance\_f32 \*pDTW, float32\_t \*distance)

Dynamic Time Warping distance.

The windowing matrix is used to impose some constraints on the search for a path. The algorithm will run faster (smaller search path) but may not be able to find a solution.

# Windowing matrix

The distance matrix must be initialized only where the windowing matrix is containing 1. Thus, use of a window also decreases the number of distances which must be computed.

# **Parameters**

- pDistance [in] Distance matrix (Query rows \* Template columns)
- pWindow [in] Windowing matrix (can be NULL if no windowing used)
- pDTW [out] Temporary cost buffer (same size)
- **distance** [out] Distance

**Returns** RISCV\_MATH\_ARGUMENT\_ERROR in case no path can be found with window constraint

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_dtw\_init\_window\_q7 (const riscv\_dtw\_window windowType, const int32\_t windowSize, riscv\_matrix\_instance\_q7 \*pWindow)

Window for dynamic time warping computation.

The input matrix must already contain a buffer and the number of rows (query length) and columns (template length) must be initialized. The function will fill the matrix with 0 and 1.

**Windowing matrix** The window matrix will contain 1 for the position which are accepted and 0 for the positions which are rejected.

# **Parameters**

- windowType [in] Type of window
- windowSize [in] Window size
- pWindow [inout] Window

**Returns** Error if window type not recognized

RISCV\_DSP\_ATTRIBUTE void riscv\_dtw\_path\_f32 (const riscv\_matrix\_instance\_f32 \*pDTW, int16\_t \*pPath, uint32\_t \*pathLength)

Mapping between query and template.

The warping path has length which is at most 2\*(query length + template length) in float. 2 because it is a list of coordinates: (query index, template index) coordinate.

# Warping path

The buffer pPath must be big enough to contain the warping path.

pathLength is the number of points in the returned path. The resturned path may be smaller than query + template.

## **Parameters**

- pDTW [in] Cost matrix (Query rows \* Template columns)
- **pPath [out]** Warping path in cost matrix 2\*(nb rows + nb columns)
- pathLength [out] Length of path in number of points

## **Euclidean distance**

```
RISCV_DSP_ATTRIBUTE float16_t riscv_euclidean_distance_f16 (const float16_t *pA, const float16_t *pB, uint32_t blockSize)

RISCV_DSP_ATTRIBUTE float32_t riscv_euclidean_distance_f32 (const float32_t *pA, const float32_t *pB, uint32_t blockSize)
```

RISCV\_DSP\_ATTRIBUTE float64\_t riscv\_euclidean\_distance\_f64 (const float64\_t \*pA, const float64\_t \*pB, uint32\_t blockSize)

# group Euclidean

Euclidean distance.

# **Functions**

RISCV\_DSP\_ATTRIBUTE float16\_t riscv\_euclidean\_distance\_f16 (const float16\_t \*pA, const float16\_t \*pB, uint32\_t blockSize)

Euclidean distance between two vectors.

## **Parameters**

- pA [in] First vector
- pB [in] Second vector
- blockSize [in] vector length

Returns distance

RISCV\_DSP\_ATTRIBUTE float32\_t riscv\_euclidean\_distance\_f32 (const float32\_t \*pA, const float32\_t \*pB, uint32\_t blockSize)

Euclidean distance between two vectors.

### **Parameters**

- pA [in] First vector
- **pB [in]** Second vector
- blockSize [in] vector length

Returns distance

RISCV\_DSP\_ATTRIBUTE float64\_t riscv\_euclidean\_distance\_f64 (const float64\_t \*pA, const float64\_t \*pB, uint32\_t blockSize)

Euclidean distance between two vectors.

# **Parameters**

- pA [in] First vector
- pB [in] Second vector
- blockSize [in] vector length

Returns distance

# Jensen-Shannon distance

RISCV\_DSP\_ATTRIBUTE float16\_t riscv\_jensenshannon\_distance\_f16 (const float16\_t \*pA, const float16\_t \*pB, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE float32\_t riscv\_jensenshannon\_distance\_f32 (const float32\_t \*pA, const float32\_t \*pB, uint32\_t blockSize)

# group JensenShannon

Jensen-Shannon distance.

## **Functions**

```
__STATIC_INLINE float16_t rel_entr (float16_t x, float16_t y)
```

RISCV\_DSP\_ATTRIBUTE float16\_t riscv\_jensenshannon\_distance\_f16 (const float16\_t \*pA, const float16\_t \*pB, uint32\_t blockSize)

Jensen-Shannon distance between two vectors.

This function is assuming that elements of second vector are > 0 and 0 only when the corresponding element of first vector is 0. Otherwise the result of the computation does not make sense and for speed reasons, the cases returning NaN or Infinity are not managed.

When the function is computing  $x \log (x / y)$  with x == 0 and y == 0, it will compute the right result (0) but a division by zero will occur and should be ignored in client code.

### **Parameters**

- pA [in] First vector
- **pB** [in] Second vector
- blockSize [in] vector length

Returns distance

```
__STATIC_INLINE float32_t rel_entr (float32_t x, float32_t y)
```

RISCV\_DSP\_ATTRIBUTE float32\_t riscv\_jensenshannon\_distance\_f32 (const float32\_t \*pA, const float32\_t \*pB, uint32\_t blockSize)

Jensen-Shannon distance between two vectors.

This function is assuming that elements of second vector are > 0 and 0 only when the corresponding element of first vector is 0. Otherwise the result of the computation does not make sense and for speed reasons, the cases returning NaN or Infinity are not managed.

When the function is computing  $x \log (x / y)$  with x == 0 and y == 0, it will compute the right result (0) but a division by zero will occur and should be ignored in client code.

### **Parameters**

- pA [in] First vector
- **pB** [in] Second vector

• blockSize - [in] vector length

**Returns** distance

## Minkowski distance

RISCV\_DSP\_ATTRIBUTE float16\_t riscv\_minkowski\_distance\_f16 (const float16\_t \*pA, const float16\_t \*pB, int32\_t order, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE float32\_t riscv\_minkowski\_distance\_f32 (const float32\_t \*pA, const float32\_t \*pB, int32\_t order, uint32\_t blockSize)

# group Minkowski

Minkowski distance.

## **Functions**

RISCV\_DSP\_ATTRIBUTE float16\_t riscv\_minkowski\_distance\_f16 (const float16\_t \*pA, const float16\_t \*pB, int32\_t order, uint32\_t blockSize)

Minkowski distance between two vectors.

#### **Parameters**

- pA [in] First vector
- pB [in] Second vector
- order [in] Distance order
- blockSize [in] Number of samples

Returns distance

RISCV\_DSP\_ATTRIBUTE float32\_t riscv\_minkowski\_distance\_f32 (const float32\_t \*pA, const float32\_t \*pB, int32\_t order, uint32\_t blockSize)

Minkowski distance between two vectors.

## **Parameters**

- pA [in] First vector
- pB [in] Second vector
- order [in] Distance order
- blockSize [in] Number of samples

Returns distance

# group FloatDist

Distances between two vectors of float values.

# **Boolean Distances**

```
RISCV_DSP_ATTRIBUTE float32_t riscv_dice_distance (const uint32_t *pA,
const uint32_t *pB, uint32_t number0fBools)
RISCV_DSP_ATTRIBUTE float32_t riscv_hamming_distance (const uint32_t *pA,
const uint32_t *pB, uint32_t numberOfBools)
RISCV_DSP_ATTRIBUTE float32_t riscv_jaccard_distance (const uint32_t *pA,
const uint32_t *pB, uint32_t number0fBools)
RISCV_DSP_ATTRIBUTE float32_t riscv_kulsinski_distance (const uint32_t *pA,
const uint32_t *pB, uint32_t numberOfBools)
RISCV_DSP_ATTRIBUTE float32_t riscv_rogerstanimoto_distance (const uint32_t *pA,
const uint32_t *pB, uint32_t number0fBools)
RISCV_DSP_ATTRIBUTE float32_t riscv_russellrao_distance (const uint32_t *pA,
const uint32_t *pB, uint32_t numberOfBools)
RISCV_DSP_ATTRIBUTE float32_t riscv_sokalmichener_distance (const uint32_t *pA,
const uint32_t *pB, uint32_t numberOfBools)
RISCV_DSP_ATTRIBUTE float32_t riscv_sokalsneath_distance (const uint32_t *pA,
const uint32_t *pB, uint32_t number0fBools)
RISCV_DSP_ATTRIBUTE float32_t riscv_yule_distance (const uint32_t *pA,
const uint32_t *pB, uint32_t numberOfBools)
group BoolDist
    Distances between two vectors of boolean values.
```

Booleans are packed in 32 bit words. numberOfBooleans argument is the number of booleans and not the number of words.

Bits are packed in big-endian mode (because of behavior of numpy packbits in in version < 1.17)

# **Unnamed Group**

RISCV\_DSP\_ATTRIBUTE float32\_t riscv\_dice\_distance (const uint32\_t \*pA, const uint32\_t \*pB, uint32\_t numberOfBools)

Dice distance between two vectors.

# **Parameters**

- pA [in] First vector of packed booleans
- pB [in] Second vector of packed booleans
- numberOfBools [in] Number of booleans

Returns distance

## **Functions**

RISCV\_DSP\_ATTRIBUTE float32\_t riscv\_hamming\_distance (const uint32\_t \*pA, const uint32\_t \*pB, uint32\_t numberOfBools)

Hamming distance between two vectors.

#### **Parameters**

- pA [in] First vector of packed booleans
- **pB** [in] Second vector of packed booleans
- numberOfBools [in] Number of booleans

**Returns** distance

RISCV\_DSP\_ATTRIBUTE float32\_t riscv\_jaccard\_distance (const uint32\_t \*pA, const uint32\_t \*pB, uint32\_t numberOfBools)

Jaccard distance between two vectors.

## **Parameters**

- pA [in] First vector of packed booleans
- **pB** [in] Second vector of packed booleans
- numberOfBools [in] Number of booleans

**Returns** distance

RISCV\_DSP\_ATTRIBUTE float32\_t riscv\_kulsinski\_distance (const uint32\_t \*pA, const uint32\_t \*pB, uint32\_t numberOfBools)

Kulsinski distance between two vectors.

# **Parameters**

- pA [in] First vector of packed booleans
- **pB** [in] Second vector of packed booleans
- numberOfBools [in] Number of booleans

Returns distance

RISCV\_DSP\_ATTRIBUTE float32\_t riscv\_rogerstanimoto\_distance (const uint32\_t \*pA, const uint32\_t \*pB, uint32\_t numberOfBools)

Rogers Tanimoto distance between two vectors.

Roger Stanimoto distance between two vectors.

# **Parameters**

- pA [in] First vector of packed booleans
- pB [in] Second vector of packed booleans
- numberOfBools [in] Number of booleans

Returns distance

# RISCV\_DSP\_ATTRIBUTE float32\_t riscv\_russellrao\_distance (const uint32\_t \*pA, const uint32\_t \*pB, uint32\_t numberOfBools)

Russell-Rao distance between two vectors.

#### **Parameters**

- pA [in] First vector of packed booleans
- pB [in] Second vector of packed booleans
- numberOfBools [in] Number of booleans

Returns distance

# RISCV\_DSP\_ATTRIBUTE float32\_t riscv\_sokalmichener\_distance (const uint32\_t \*pA, const uint32\_t \*pB, uint32\_t numberOfBools)

Sokal-Michener distance between two vectors.

#### **Parameters**

- pA [in] First vector of packed booleans
- pB [in] Second vector of packed booleans
- numberOfBools [in] Number of booleans

Returns distance

# RISCV\_DSP\_ATTRIBUTE float32\_t riscv\_sokalsneath\_distance (const uint32\_t \*pA, const uint32\_t \*pB, uint32\_t numberOfBools)

Sokal-Sneath distance between two vectors.

# **Parameters**

- pA [in] First vector of packed booleans
- pB [in] Second vector of packed booleans
- numberOfBools [in] Number of booleans

Returns distance

# RISCV\_DSP\_ATTRIBUTE float32\_t riscv\_yule\_distance (const uint32\_t \*pA, const uint32\_t \*pB, uint32\_t numberOfBools)

Yule distance between two vectors.

# **Parameters**

- pA [in] First vector of packed booleans
- **pB [in]** Second vector of packed booleans
- numberOfBools [in] Number of booleans

**Returns** distance

# group groupDistance

Distance functions for use with clustering algorithms. There are distance functions for float vectors and boolean vectors.

# 3.3.6 Fast Math Functions

# ArcTan2

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_atan2\_f16 (float16\_t y, float16\_t x,
float16\_t \*result)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_atan2\_f32 (float32\_t y, float32\_t x,
float32\_t \*result)

riscv\_status **riscv\_atan2\_q15**(q15\_t y, q15\_t x, q15\_t \*result)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_atan2\_q31 (q31\_t y, q31\_t x, q31\_t \*result)

## group atan2

Computing Arc tangent only using the ratio y/x is not enough to determine the angle since there is an indeterminacy. Opposite quadrants are giving the same ratio.

ArcTan2 is not using y/x to compute the angle but y and x and use the sign of y and x to determine the quadrant.

# **Functions**

# RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_atan2\_f16 (float16\_t y, float16\_t x, float16\_t \*result)

Arc Tangent of y/x using sign of y and x to get right quadrant.

Arc tangent in radian of y/x using sign of x and y to determine right quadrant.

**Compute the Arc tangent of y/x:** The sign of y and x are used to determine the right quadrant and compute the right angle. Returned value is between -Pi and Pi.

# **Parameters**

- y [in] y coordinate
- **x** [in] x coordinate
- result [out] Result

Returns error status.

# RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_atan2\_f32 (float32\_t y, float32\_t x, float32\_t \*result)

Arc Tangent of y/x using sign of y and x to get right quadrant.

Arc tangent in radian of y/x using sign of x and y to determine right quadrant.

**Compute the Arc tangent of y/x:** The sign of y and x are used to determine the right quadrant and compute the right angle. Returned value is between -Pi and Pi.

# Parameters

- y [in] y coordinate
- **x** [in] x coordinate
- result [out] Result

Returns error status.

```
riscv_status riscv_atan2_q15(q15_t y, q15_t x, q15_t *result)
```

Arc Tangent of y/x using sign of y and x to get right quadrant.

Arc tangent in radian of y/x using sign of x and y to determine right quadrant.

Compute the Arc tangent of y/x: The sign of y and x are used to determine the right quadrant and compute the right angle.

### **Parameters**

- y [in] y coordinate
- x [in] x coordinate
- result [out] Result in Q2.13

Returns error status.

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_atan2_q31 (q31_t y, q31_t x, q31_t *result)
```

Arc Tangent of y/x using sign of y and x to get right quadrant.

Arc tangent in radian of y/x using sign of x and y to determine right quadrant.

**Compute the Arc tangent of y/x:** The sign of y and x are used to determine the right quadrant and compute the right angle. Returned value is between -Pi and Pi.

#### **Parameters**

- **y** [in] y coordinate
- **x** [in] x coordinate
- result [out] Result in Q2.29

Returns error status.

# Cosine

```
RISCV_DSP_ATTRIBUTE float32_t riscv_cos_f32 (float32_t x)

RISCV_DSP_ATTRIBUTE q15_t riscv_cos_q15 (q15_t x)

RISCV_DSP_ATTRIBUTE q31_t riscv_cos_q31 (q31_t x)
```

# group cos

Computes the trigonometric cosine function using a combination of table lookup and linear interpolation. There are separate functions for Q15, Q31, and floating-point data types. The input to the floating-point version is in radians while the fixed-point Q15 and Q31 have a scaled input with the range [0 +0.9999] mapping to [0 2\*pi). The fixed-point range is chosen so that a value of 2\*pi wraps around to 0.

The implementation is based on table lookup using 512 values together with linear interpolation. The steps used are:

- 1. Calculation of the nearest integer table index
- 2. Compute the fractional portion (fract) of the table index.
- 3. The final result equals (1.0f-fract)\*a + fract\*b;

where

#### **Functions**

# RISCV\_DSP\_ATTRIBUTE float32\_t riscv\_cos\_f32 (float32\_t x)

Fast approximation to the trigonometric cosine function for floating-point data.

**Parameters**  $\mathbf{x} - [\mathbf{in}]$  input value in radians

**Returns** cos(x)

# RISCV\_DSP\_ATTRIBUTE q15\_t riscv\_cos\_q15 (q15\_t x)

Fast approximation to the trigonometric cosine function for Q15 data.

The Q15 input value is in the range [0 +0.9999] and is mapped to a radian value in the range [0 2\*PI).

**Parameters**  $\mathbf{x} - [\mathbf{in}]$  Scaled input value in radians

**Returns** cos(x)

# RISCV\_DSP\_ATTRIBUTE q31\_t riscv\_cos\_q31 (q31\_t x)

Fast approximation to the trigonometric cosine function for Q31 data.

The Q31 input value is in the range [0 +0.9999] and is mapped to a radian value in the range [0 2\*PI).

**Parameters x** − [in] Scaled input value in radians

Returns cos(x)

# **Fixed point division**

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_divide_q15 (q15_t numerator, q15_t denominator, q15_t *quotient, int16_t *shift)
```

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_divide\_q31 (q31\_t numerator, q31\_t denominator, q31\_t \*quotient, int16\_t \*shift)

group divide

## **Functions**

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_divide_q15 (q15_t numerator, q15_t denominator, q15_t *quotient, int16_t *shift)
```

Fixed point division.

When dividing by 0, an error RISCV\_MATH\_NANINF is returned. And the quotient is forced to the saturated negative or positive value.

#### **Parameters**

- **numerator** [in] Numerator
- **denominator** [in] Denominator
- quotient [out] Quotient value normalized between -1.0 and 1.0
- $\mathbf{shift} [\mathbf{out}]$  Shift left value to get the unnormalized quotient

Returns error status

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_divide_q31 (q31_t numerator, q31_t denominator, q31_t *quotient, int16_t *shift)
```

Fixed point division.

When dividing by 0, an error RISCV\_MATH\_NANINF is returned. And the quotient is forced to the saturated negative or positive value.

# **Parameters**

- **numerator** [in] Numerator
- denominator [in] Denominator
- quotient [out] Quotient value normalized between -1.0 and 1.0
- **shift [out]** Shift left value to get the unnormalized quotient

Returns error status

# Sine

```
RISCV_DSP_ATTRIBUTE float32_t riscv_sin_f32 (float32_t x)

RISCV_DSP_ATTRIBUTE q15_t riscv_sin_q15 (q15_t x)

RISCV_DSP_ATTRIBUTE q31_t riscv_sin_q31 (q31_t x)
```

# group sin

Computes the trigonometric sine function using a combination of table lookup and linear interpolation. There are separate functions for Q15, Q31, and floating-point data types. The input to the floating-point version is in radians while the fixed-point Q15 and Q31 have a scaled input with the range [0 +0.9999] mapping to [0 2\*pi). The fixed-point range is chosen so that a value of 2\*pi wraps around to 0.

The implementation is based on table lookup using 512 values together with linear interpolation. The steps used are:

- 1. Calculation of the nearest integer table index
- 2. Compute the fractional portion (fract) of the table index.
- 3. The final result equals (1.0f-fract)\*a + fract\*b;

where

# **Functions**

# RISCV\_DSP\_ATTRIBUTE float32\_t riscv\_sin\_f32 (float32\_t x)

Fast approximation to the trigonometric sine function for floating-point data.

**Parameters**  $\mathbf{x} - [\mathbf{in}]$  input value in radians.

**Returns** sin(x)

# RISCV\_DSP\_ATTRIBUTE q15\_t riscv\_sin\_q15 (q15\_t x)

Fast approximation to the trigonometric sine function for Q15 data.

The Q15 input value is in the range [0 +0.9999] and is mapped to a radian value in the range [0 2\*PI).

**Parameters**  $\mathbf{x} - [\mathbf{in}]$  Scaled input value in radians

**Returns** sin(x)

# RISCV\_DSP\_ATTRIBUTE q31\_t riscv\_sin\_q31 (q31\_t x)

Fast approximation to the trigonometric sine function for Q31 data.

The Q31 input value is in the range [0 + 0.9999] and is mapped to a radian value in the range [0 2\*PI).

**Parameters**  $\mathbf{x} - [\mathbf{in}]$  Scaled input value in radians

**Returns** sin(x)

# **Vector Exponential**

RISCV\_DSP\_ATTRIBUTE void riscv\_vexp\_f16 (const float16\_t \*pSrc, float16\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_vexp\_f32 (const float32\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)

## group vexp

Compute the exp values of a vector of samples.

#### **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_vexp\_f16 (const float16\_t \*pSrc, float16\_t \*pDst, uint32\_t blockSize)

Floating-point vector of exp values.

# **Parameters**

- pSrc [in] points to the input vector
- pDst [out] points to the output vector
- blockSize [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_vexp\_f32 (const float32\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)

Floating-point vector of exp values.

#### **Parameters**

- pSrc [in] points to the input vector
- pDst [out] points to the output vector
- blockSize [in] number of samples in each vector

# **Vector Log**

```
RISCV_DSP_ATTRIBUTE void riscv_vlog_f16 (const float16_t *pSrc, float16_t *pDst, uint32_t blockSize)
```

RISCV\_DSP\_ATTRIBUTE void riscv\_vlog\_f32 (const float32\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_vlog\_q15 (const q15\_t \*pSrc, q15\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_vlog\_q31 (const q31\_t \*pSrc, q31\_t \*pDst, uint32\_t blockSize)

# group vlog

Compute the log values of a vector of samples.

### **Functions**

# RISCV\_DSP\_ATTRIBUTE void riscv\_vlog\_f16 (const float16\_t \*pSrc, float16\_t \*pDst, uint32\_t blockSize)

Floating-point vector of log values.

## **Parameters**

- pSrc [in] points to the input vector
- pDst [out] points to the output vector
- blockSize [in] number of samples in each vector

# RISCV\_DSP\_ATTRIBUTE void riscv\_vlog\_f32 (const float32\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)

Floating-point vector of log values.

## **Parameters**

- pSrc [in] points to the input vector
- pDst [out] points to the output vector
- blockSize [in] number of samples in each vector

# RISCV\_DSP\_ATTRIBUTE void riscv\_vlog\_q15 (const q15\_t \*pSrc, q15\_t \*pDst, uint32\_t blockSize)

q15 vector of log values.

## **Parameters**

- pSrc [in] points to the input vector in q15
- pDst [out] points to the output vector in q4.11
- blockSize [in] number of samples in each vector

# RISCV\_DSP\_ATTRIBUTE void riscv\_vlog\_q31 (const q31\_t \*pSrc, q31\_t \*pDst, uint32\_t blockSize)

q31 vector of log values.

## **Parameters**

- pSrc [in] points to the input vector in q31
- pDst [out] points to the output vector q5.26
- blockSize [in] number of samples in each vector

# **Square Root**

```
__STATIC_FORCEINLINE riscv_status riscv_sqrt_f32 (const float32_t in, float32_t *pOut)
riscv_status riscv_sqrt_q31(q31_t in, q31_t *pOut)
riscv_status riscv_sqrt_q15(q15_t in, q15_t *pOut)
__STATIC_FORCEINLINE riscv_status riscv_sqrt_f16 (float16_t in, float16_t *pOut)
```

# group SQRT

Computes the square root of a number. There are separate functions for Q15, Q31, and floating-point data types. The square root function is computed using the Newton-Raphson algorithm. This is an iterative algorithm of the form:

where x1 is the current estimate, x0 is the previous estimate, and f'(x0) is the derivative of f() evaluated at x0. For the square root function, the algorithm reduces to:

## **Functions**

```
__STATIC_FORCEINLINE riscv_status riscv_sqrt_f32 (const float32_t in, float32_t *pOut)
```

Floating-point square root function.

### **Parameters**

- in [in] input value
- **pOut [out]** square root of input value

Returns execution status

- RISCV\_MATH\_SUCCESS : input value is positive
- RISCV\_MATH\_ARGUMENT\_ERROR: input value is negative; \*pOut is set to 0

riscv\_status **riscv\_sqrt\_q31**(q31\_t in, q31\_t \*pOut)

Q31 square root function.

## **Parameters**

- in [in] input value. The range of the input value is [0+1) or 0x000000000 to 0x7FFFFFF
- pOut [out] points to square root of input value

**Returns** execution status

- RISCV\_MATH\_SUCCESS: input value is positive
- RISCV MATH ARGUMENT ERROR: input value is negative; \*pOut is set to 0

riscv\_status **riscv\_sqrt\_q15**(q15\_t in, q15\_t \*pOut)

Q15 square root function.

# **Parameters**

- in [in] input value. The range of the input value is [0 + 1) or 0x0000 to 0x7FFF
- pOut [out] points to square root of input value

## Returns execution status

- RISCV\_MATH\_SUCCESS: input value is positive
- RISCV\_MATH\_ARGUMENT\_ERROR : input value is negative; \*pOut is set to 0

# \_\_STATIC\_FORCEINLINE riscv\_status riscv\_sqrt\_f16 (float16\_t in, float16\_t \*pOut)

Floating-point square root function.

#### **Parameters**

- in [in] input value
- pOut [out] square root of input value

## Returns execution status

- RISCV\_MATH\_SUCCESS: input value is positive
- RISCV\_MATH\_ARGUMENT\_ERROR : input value is negative; \*pOut is set to 0

# group groupFastMath

This set of functions provides a fast approximation to sine, cosine, and square root. As compared to most of the other functions in the NMSIS math library, the fast math functions operate on individual values and not arrays. There are separate functions for Q15, Q31, and floating-point data.

# 3.3.7 Filtering Functions

# **High Precision Q31 Biguad Cascade Filter**

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cas\_df1\_32x64\_init\_q31 (riscv\_biquad\_cas\_df1\_32x64\_ins\_q31 \*S, uint8\_t numStages, const q31\_t \*pCoeffs, q63\_t \*pState, uint8\_t postShift)

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cas\_df1\_32x64\_q31 (const riscv\_biquad\_cas\_df1\_32x64\_ins\_q31 \*S, const q31\_t \*pSrc, q31\_t \*pDst, uint32\_t blockSize)

# group BiquadCascadeDF1\_32x64


This function implements a high precision Biquad cascade filter which operates on Q31 data values. The filter coefficients are in 1.31 format and the state variables are in 1.63 format. The double precision state variables reduce quantization noise in the filter and provide a cleaner output. These filters are particularly useful when implementing filters in which the singularities are close to the unit circle. This is common for low pass or high pass filters with very low cutoff frequencies.

The function operates on blocks of input and output data and each call to the function processes blockSize samples through the filter. pSrc and pDst points to input and output arrays containing blockSize Q31 values.

# Algorithm

Each Biquad stage implements a second order filter using the difference equation: A Direct Form I algorithm is used with 5 coefficients and 4 state variables per stage.

Coefficients b0, b1 and b2 multiply the input signal x[n] and are referred to as the feedforward coefficients. Coefficients a1 and a2 multiply the output signal y[n] and are referred to as the feedback coefficients. Pay careful attention to the sign of the feedback coefficients. Some design tools use the difference




equation In this case the feedback coefficients a1 and a2 must be negated when used with the NMSIS DSP

Library.

Higher order filters are realized as a cascade of second order sections. numStages refers to the number of second order stages used. For example, an 8th order filter would be realized with numStages=4 second order stages.

A 9th order filter would be realized with numStages=5 second order stages with the coefficients for one of the stages configured as a first order filter (b2=0 and a2=0).



The pState points to state variables array. Each Biquad stage has 4 state variables x[n-1], x[n-2], y[n-1], and y[n-2] and each state variable in 1.63 format to improve precision. The state variables are arranged in the array as:

The 4 state variables for stage 1 are first, then the 4 state variables for stage 2, and so on. The state array has a total length of 4\*numStages values of data in 1.63 format. The state variables are updated after each block of data is processed, the coefficients are untouched.

**Instance Structure** The coefficients and state variables for a filter are stored together in an instance data structure. A separate instance structure must be defined for each filter. Coefficient arrays may be shared among several instances while state variable arrays cannot be shared.

Init Function There is also an associated initialization function which performs the following operations:

- Sets the values of the internal structure fields.
- Zeros out the values in the state buffer. To do this manually without calling the init function, assign the follow subfields of the instance structure: numStages, pCoeffs, postShift, pState. Also set all of the values in pState to zero.

Use of the initialization function is optional. However, if the initialization function is used, then the instance structure cannot be placed into a const data section. To place an instance structure into a const data section, the instance structure must be manually initialized. Set the values in the state buffer to zeros before static


initialization. For example, to statically initialize the filter instance structure use where numStages is the number of Biquad stages in the filter; pState is the address of the state buffer; pCoeffs is the address of the coefficient buffer; postShift shift to be applied which is described in detail below.

**Fixed-Point Behavior** Care must be taken while using Biquad Cascade 32x64 filter function. Following issues must be considered:

- Scaling of coefficients
- Filter gain
- · Overflow and saturation

Filter coefficients are represented as fractional values and restricted to lie in the range [-1 +1). The processing function has an additional scaling parameter postShift which allows the filter coefficients to exceed the range [+1 -1). At the output of the filter's accumulator is a shift register which shifts the result by postShift bits.

essentially scales the filter coefficients 2^postShift. For example, coefficients the realize the set Coefficient array postShift=1 to: and set



The second thing to keep in mind is the gain through the filter. The frequency response of a Biquad filter is a function of its coefficients. It is possible for the gain through the filter to exceed 1.0 meaning that the filter increases the amplitude of certain frequencies. This means that an input signal with amplitude < 1.0 may result in an output > 1.0 and these are saturated or overflowed based on the implementation of the filter. To avoid this behavior the filter needs to be scaled down such that its peak gain < 1.0 or the input signal must be scaled down so that the combination of input and filter are never overflowed.

The third item to consider is the overflow and saturation behavior of the fixed-point Q31 version. This is described in the function specific documentation below.

# **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cas\_df1\_32x64\_init\_q31 (riscv\_biquad\_cas\_df1\_32x64\_ins\_q31 \*\u00eduint8\_t numStages, const q31\_t \*pCoeffs, q63\_t \*pState, uint8\_t postShift)

Initialization function for the Q31 Biquad cascade 32x64 filter.

Coefficient and State Ordering The coefficients are stored in the array pCoeffs in the following order: where b1x and a1x are the coefficients for the first stage, b2x and a2x are the coefficients for the second stage, and so on. The pCoeffs array contains a total of 5\*numStages values.

The pState points to state variables array and size of each state variable is 1.63 format. Each Biquad stage has 4 state variables x [n-1], x [n-2], y [n-1], and y [n-2]. The state variables are arranged in the state array as: The 4 state variables for stage 1 are first, then the 4 state variables for stage 2, and so on. The state array has a total length of 4\*numStages values. The state variables are updated after each block of data is processed; the coefficients are untouched.

#### **Parameters**

- S [inout] points to an instance of the high precision Q31 Biquad cascade filter structure
- numStages [in] number of 2nd order stages in the filter
- pCoeffs [in] points to the filter coefficients
- pState [in] points to the state buffer
- postShift [in] Shift to be applied after the accumulator. Varies according to the coefficients format

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cas\_df1\_32x64\_q31 (const riscv\_biquad\_cas\_df1\_32x64\_ins\_q31 const q31\_t \*pSrc, q31\_t \*pDst, uint32\_t blockSize)

Processing function for the Q31 Biquad cascade 32x64 filter.

**Details** The function is implemented using an internal 64-bit accumulator. The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit. Thus, if the accumulator result overflows it wraps around rather than clip. In order to avoid overflows completely the input signal must be scaled down by 2 bits and lie in the range [-0.25 +0.25). After all 5 multiply-accumulates are performed, the 2.62 accumulator is shifted by postShift bits and the result truncated to 1.31 format by discarding the low 32 bits.

Two related functions are provided in the NMSIS DSP library.

- riscv\_biquad\_cascade\_df1\_q31() implements a Biquad cascade with 32-bit coefficients and state variables with a Q63 accumulator.
- riscv\_biquad\_cascade\_df1\_fast\_q31() implements a Biquad cascade with 32-bit coefficients and state variables with a Q31 accumulator.

#### **Parameters**

- S [in] points to an instance of the high precision Q31 Biquad cascade filter
- pSrc [in] points to the block of input data
- pDst [out] points to the block of output data
- blockSize [in] number of samples to process

# **Biquad Cascade IIR Filters Using Direct Form I Structure**

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df1\_f16 (const riscv\_biquad\_casd\_df1\_inst\_f16 \*S, const float16\_t \*pSrc, float16\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df1\_f32 (const riscv\_biquad\_casd\_df1\_inst\_f32 \*S, const float32\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df1\_fast\_q15 (const riscv\_biquad\_casd\_df1\_inst\_q15 \*S, const q15\_t \*pSrc, q15\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df1\_fast\_q31 (const riscv\_biquad\_casd\_df1\_inst\_q31 \*S, const q31\_t \*pSrc, q31\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df1\_init\_f16 (riscv\_biquad\_casd\_df1\_inst\_f16 \*S, uint8\_t numStages, const float16\_t \*pCoeffs, float16\_t \*pState)

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df1\_init\_f32 (riscv\_biquad\_casd\_df1\_inst\_f32 \*S, uint8\_t numStages, const float32\_t \*pCoeffs, float32\_t \*pState)

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df1\_init\_q15 (riscv\_biquad\_casd\_df1\_inst\_q15 \*S, uint8\_t numStages, const q15\_t \*pCoeffs, q15\_t \*pState, int8\_t postShift)

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df1\_init\_q31 (riscv\_biquad\_casd\_df1\_inst\_q31 \*S, uint8\_t numStages, const q31\_t \*pCoeffs, q31\_t \*pState, int8\_t postShift)

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df1\_q15 (const riscv\_biquad\_casd\_df1\_inst\_q15 \*S, const q15\_t \*pSrc, q15\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df1\_q31 (const riscv\_biquad\_casd\_df1\_inst\_q31 \*S, const q31\_t \*pSrc, q31\_t \*pDst, uint32\_t blockSize)

# group BiquadCascadeDF1


This set of functions implements arbitrary order recursive (IIR) filters. The filters are implemented as a cascade of second order Biquad sections. The functions support Q15, Q31 and floating-point data types. Fast version of Q15 and Q31 also available.

The functions operate on blocks of input and output data and each call to the function processes blockSize samples through the filter. pSrc points to the array of input data and pDst points to the array of output data. Both arrays contain blockSize values.

# Algorithm

Each Biquad stage implements a second order filter using the difference equation: A Direct Form I algorithm is used with 5 coefficients and 4 state variables per stage.

Coefficients b0, b1 and b2 multiply the input signal x[n] and are referred to as the feedforward coefficients. Coefficients a1 and a2 multiply the output signal y[n] and are referred to as the feedback coefficients. Pay careful attention to the sign of the feedback coefficients. Some design tools use the difference




equation In this case the feedback coefficients a1 and a2 must be negated when used with the NMSIS DSP

Library.

Higher order filters are realized as a cascade of second order sections. numStages refers to the number of second order stages used. For example, an 8th order filter would be realized with numStages=4 second order stages.

9th order filter realized with numStages=5 second would be order stages with coefficients for the stages configured as a first order filter (b2=0)one of



The pState points to state variables array. Each Biquad stage has 4 state variables x[n-1], x[n-2], y[n-1], and y[n-2]. The state variables are arranged in the pState array as:

The 4 state variables for stage 1 are first, then the 4 state variables for stage 2, and so on. The state array has a total length of 4\*numStages values. The state variables are updated after each block of data is processed, the coefficients are untouched.

**Instance Structure** The coefficients and state variables for a filter are stored together in an instance data structure. A separate instance structure must be defined for each filter. Coefficient arrays may be shared among several instances while state variable arrays cannot be shared. There are separate instance structure declarations for each of the 3 supported data types.

**Init Function** There is also an associated initialization function for each data type. The initialization function performs following operations:

- Sets the values of the internal structure fields.
- Zeros out the values in the state buffer. To do this manually without calling the init function, assign the follow subfields of the instance structure: numStages, pCoeffs, pState. Also set all of the values in pState to zero.

Use of the initialization function is optional. However, if the initialization function is used, then the instance structure cannot be placed into a const data section. To place an instance structure into a const data section,


the instance structure must be manually initialized. Set the values in the state buffer to zeros before static initialization. The code below statically initializes each of the 3 different data type filter instance structures where numStages is the number of Biquad stages in the filter; pState is the address of the state buffer; pCoeffs is the address of the coefficient buffer; postShift shift to be applied.

**Fixed-Point Behavior** Care must be taken when using the Q15 and Q31 versions of the Biquad Cascade filter functions. Following issues must be considered:

- Scaling of coefficients
- Filter gain
- · Overflow and saturation

Scaling of coefficients Filter coefficients are represented as fractional values and coefficients are restricted to lie in the range [-1 +1). The fixed-point functions have an additional scaling parameter postShift which allow the filter coefficients to exceed the range [+1 -1). At the output of the filter's accumulator is a shift register which shifts the result by postShift bits.

This essentially scales the filter coefficients by 2^postShift. For example, the coefficients the pCoeffs to realize set array to: and set



postShift=1

**Filter gain** The frequency response of a Biquad filter is a function of its coefficients. It is possible for the gain through the filter to exceed 1.0 meaning that the filter increases the amplitude of certain frequencies. This means that an input signal with amplitude < 1.0 may result in an output > 1.0 and these are saturated or overflowed based on the implementation of the filter. To avoid this behavior the filter needs to be scaled down such that its peak gain < 1.0 or the input signal must be scaled down so that the combination of input and filter are never overflowed.

**Overflow and saturation** For Q15 and Q31 versions, it is described separately as part of the function specific documentation below.

# **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df1\_f16 (const riscv\_biquad\_casd\_df1\_inst\_f16 \*S, const float16\_t \*pSrc, float16\_t \*pDst, uint32\_t blockSize)

Processing function for the floating-point Biquad cascade filter.

# **Parameters**

- S [in] points to an instance of the floating-point Biquad cascade structure
- pSrc [in] points to the block of input data

- pDst [out] points to the block of output data
- blockSize [in] number of samples to process

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df1\_f32 (const riscv\_biquad\_casd\_df1\_inst\_f32 \*S, const float32\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)

Processing function for the floating-point Biquad cascade filter.

#### **Parameters**

- S [in] points to an instance of the floating-point Biquad cascade structure
- pSrc [in] points to the block of input data
- pDst [out] points to the block of output data
- blockSize [in] number of samples to process

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df1\_fast\_q15 (const riscv\_biquad\_casd\_df1\_inst\_q15 \*Sconst q15\_t \*pSrc, q15\_t \*pDst, uint32\_t blockSize)

Processing function for the Q15 Biquad cascade filter (fast variant).

Fast but less precise processing function for the Q15 Biquad cascade filter for RISC-V Core with DSP enabled.

## Remark

Refer to riscv\_biquad\_cascade\_df1\_q15() for a slower implementation of this function which uses 64-bit accumulation to avoid wrap around distortion. Both the slow and the fast versions use the same instance structure. Use the function riscv\_biquad\_cascade\_df1\_init\_q15() to initialize the filter structure.

Scaling and Overflow Behavior This fast version uses a 32-bit accumulator with 2.30 format. The accumulator maintains full precision of the intermediate multiplication results but provides only a single guard bit. Thus, if the accumulator result overflows it wraps around and distorts the result. In order to avoid overflows completely the input signal must be scaled down by two bits and lie in the range [-0.25 +0.25). The 2.30 accumulator is then shifted by postShift bits and the result truncated to 1.15 format by discarding the low 16 bits.

# **Parameters**

- S [in] points to an instance of the Q15 Biquad cascade structure
- pSrc [in] points to the block of input data
- pDst [out] points to the block of output data
- blockSize [in] number of samples to process per call

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df1\_fast\_q31 (const riscv\_biquad\_casd\_df1\_inst\_q31 \*Sconst q31\_t \*pSrc, q31\_t \*pDst, uint32\_t blockSize)

Processing function for the Q31 Biquad cascade filter (fast variant).

Fast but less precise processing function for the Q31 Biquad cascade filter for RISC-V Core with DSP enabled.

#### Remark

Refer to riscv\_biquad\_cascade\_df1\_q31() for a slower implementation of this function which uses 64-bit accumulation to provide higher precision. Both the slow and the fast versions use the same instance structure. Use the function riscv\_biquad\_cascade\_df1\_init\_q31() to initialize the filter structure.

Scaling and Overflow Behavior This function is optimized for speed at the expense of fixed-point precision and overflow protection. The result of each 1.31 x 1.31 multiplication is truncated to 2.30 format. These intermediate results are added to a 2.30 accumulator. Finally, the accumulator is saturated and converted to a 1.31 result. The fast version has the same overflow behavior as the standard version and provides less precision since it discards the low 32 bits of each multiplication result. In order to avoid overflows completely the input signal must be scaled down by two bits and lie in the range [-0.25 +0.25). Use the intialization function riscv\_biquad\_cascade\_df1\_init\_q31() to initialize filter structure.

## **Parameters**

- **S [in]** points to an instance of the Q31 Biquad cascade structure
- pSrc [in] points to the block of input data
- pDst [out] points to the block of output data
- blockSize [in] number of samples to process per call

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df1\_init\_f16 (riscv\_biquad\_casd\_df1\_inst\_f16 \*S, uint8\_t numStages, const float16\_t \*pCoeffs, float16\_t \*pState)

Initialization function for the floating-point Biquad cascade filter.

The initialization function which must be used is riscv\_biquad\_cascade\_df1\_mve\_init\_f16.

Coefficient and State Ordering The coefficients are stored in the array pCoeffs in the following order:

where b1x and a1x are the coefficients for the first stage, b2x and a2x are the coefficients for the second stage, and so on. The pCoeffs array contains a total of 5\*numStages values.

The pState is a pointer to state array. Each Biquad stage has 4 state variables x[n-1], x[n-2], y[n-1], and y[n-2]. The state variables are arranged in the pState array as: The 4 state variables for stage 1 are first, then the 4 state variables for stage 2, and so on. The state array has a total length of 4\*numStages values. The state variables are updated after each block of data is processed; the coefficients are untouched.

**For MVE code, an additional buffer of modified coefficients is required.** Its size is numStages and each element of this buffer has type riscv\_biquad\_mod\_coef\_f16. So, its total size is 96\*numStages float16\_t elements.

# **Parameters**

- **S [inout]** points to an instance of the floating-point Biquad cascade structure.
- numStages [in] number of 2nd order stages in the filter.
- pCoeffs [in] points to the filter coefficients.
- pState [in] points to the state buffer.

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df1\_init\_f32 (riscv\_biquad\_casd\_df1\_inst\_f32 \*S, uint8\_t numStages, const float32\_t \*pCoeffs, float32\_t \*pState)

Initialization function for the floating-point Biquad cascade filter.

The initialization function which must be used is riscv\_biquad\_cascade\_df1\_mve\_init\_f32.

Coefficient and State Ordering The coefficients are stored in the array pCoeffs in the following order:

where b1x and a1x are the coefficients for the first stage, b2x and a2x are the coefficients for the second stage, and so on. The pCoeffs array contains a total of 5\*numStages values.

The pState is a pointer to state array. Each Biquad stage has 4 state variables x[n-1], x[n-2], y[n-1], and y[n-2]. The state variables are arranged in the pState array as: The 4 state variables for stage 1 are first, then the 4 state variables for stage 2, and so on. The state array has a total length of 4\*numStages values. The state variables are updated after each block of data is processed; the coefficients are untouched.

**For MVE code, an additional buffer of modified coefficients is required.** Its size is numStages and each element of this buffer has type riscv\_biquad\_mod\_coef\_f32. So, its total size is 32\*numStages float32 t elements.

## **Parameters**

- S [inout] points to an instance of the floating-point Biquad cascade structure.
- numStages [in] number of 2nd order stages in the filter.
- pCoeffs [in] points to the filter coefficients.
- pState [in] points to the state buffer.

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df1\_init\_q15 (riscv\_biquad\_casd\_df1\_inst\_q15 \*S, uint8\_t numStages, const q15\_t \*pCoeffs, q15\_t \*pState, int8\_t postShift)

Initialization function for the Q15 Biquad cascade filter.

Coefficient and State Ordering The coefficients are stored in the array pCoeffs in the following order:

where b1x and a1x are the coefficients for the first stage, b2x and a2x are the coefficients for the second stage, and so on. The pCoeffs array contains a total of 6\*numStages values. The zero coefficient between b1 and b2 facilities use of 16-bit SIMD instructions on the RISC-V Core with DSP.

The state variables are stored in the array pState. Each Biquad stage has 4 state variables x[n-1], x[n-2], y[n-1], and y[n-2]. The state variables are arranged in the pState array as: The 4 state variables for stage 1 are first, then the 4 state variables for stage 2, and so on. The state array has a total length of 4\*numStages values. The state variables are updated after each block of data is processed; the coefficients are untouched.

# **Parameters**

- **S [inout]** points to an instance of the Q15 Biquad cascade structure.
- numStages [in] number of 2nd order stages in the filter.
- pCoeffs [in] points to the filter coefficients.
- pState [in] points to the state buffer.

postShift – [in] Shift to be applied to the accumulator result. Varies according to the
coefficients format

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df1\_init\_q31 (riscv\_biquad\_casd\_df1\_inst\_q31 \*S, uint8\_t numStages, const q31\_t \*pCoeffs, q31\_t \*pState, int8\_t postShift)

Initialization function for the Q31 Biquad cascade filter.

Coefficient and State Ordering The coefficients are stored in the array pCoeffs in the following order:

where b1x and a1x are the coefficients for the first stage, b2x and a2x are the coefficients for the second stage, and so on. The pCoeffs array contains a total of 5\*numStages values.

The pState points to state variables array. Each Biquad stage has 4 state variables x[n-1], x[n-2], y[n-1], and y[n-2]. The state variables are arranged in the pState array as: The 4 state variables for stage 1 are first, then the 4 state variables for stage 2, and so on. The state array has a total length of 4\*numStages values. The state variables are updated after each block of data is processed; the coefficients are untouched.

#### **Parameters**

- **S [inout]** points to an instance of the Q31 Biquad cascade structure.
- **numStages** [in] number of 2nd order stages in the filter.
- pCoeffs [in] points to the filter coefficients.
- pState [in] points to the state buffer.
- postShift [in] Shift to be applied after the accumulator. Varies according to the coefficients format

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df1\_q15 (const riscv\_biquad\_casd\_df1\_inst\_q15 \*S, const q15\_t \*pSrc, q15\_t \*pDst, uint32\_t blockSize)

Processing function for the Q15 Biquad cascade filter.

# Remark

Refer to riscv\_biquad\_cascade\_df1\_fast\_q15() for a faster but less precise implementation of this filter.

Scaling and Overflow Behavior The function is implemented using a 64-bit internal accumulator. Both coefficients and state variables are represented in 1.15 format and multiplications yield a 2.30 result. The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format. There is no risk of internal overflow with this approach and the full precision of intermediate multiplications is preserved. The accumulator is then shifted by postShift bits to truncate the result to 1.15 format by discarding the low 16 bits. Finally, the result is saturated to 1.15 format.

# **Parameters**

- S [in] points to an instance of the Q15 Biquad cascade structure
- pSrc [in] points to the block of input data
- pDst [out] points to the location where the output result is written
- blockSize [in] number of samples to process

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df1\_q31 (const riscv\_biquad\_casd\_df1\_inst\_q31 \*S, const q31\_t \*pSrc, q31\_t \*pDst, uint32\_t blockSize)

Processing function for the Q31 Biquad cascade filter.

## Remark

Refer to riscv\_biquad\_cascade\_df1\_fast\_q31() for a faster but less precise implementation of this filter.

Scaling and Overflow Behavior The function is implemented using an internal 64-bit accumulator. The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit. Thus, if the accumulator result overflows it wraps around rather than clip. In order to avoid overflows completely the input signal must be scaled down by 2 bits and lie in the range [-0.25 +0.25). After all 5 multiply-accumulates are performed, the 2.62 accumulator is shifted by postShift bits and the result truncated to 1.31 format by discarding the low 32 bits.

#### **Parameters**

- **S [in]** points to an instance of the Q31 Biquad cascade structure
- pSrc [in] points to the block of input data
- pDst [out] points to the block of output data
- blockSize [in] number of samples to process

# **Biguad Cascade IIR Filters Using a Direct Form II Transposed Structure**

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df2T\_f16 (const riscv\_biquad\_cascade\_df2T\_instance\_f16 \*S const float16\_t \*pSrc, float16\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df2T\_f32 (const riscv\_biquad\_cascade\_df2T\_instance\_f32 \*S const float32\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df2T\_f64 (const riscv\_biquad\_cascade\_df2T\_instance\_f64 \*S const float64\_t \*pSrc, float64\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df2T\_init\_f16 (riscv\_biquad\_cascade\_df2T\_instance\_f16 \*S, uint8\_t numStages, const float16\_t \*pCoeffs, float16\_t \*pState)

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df2T\_init\_f32 (riscv\_biquad\_cascade\_df2T\_instance\_f32 \*S, uint8\_t numStages, const float32\_t \*pCoeffs, float32\_t \*pState)

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df2T\_init\_f64 (riscv\_biquad\_cascade\_df2T\_instance\_f64 \*S, uint8\_t numStages, const float64\_t \*pCoeffs, float64\_t \*pState)

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_stereo\_df2T\_f16 (const riscv\_biquad\_cascade\_stereo\_df2T\_i: const float16\_t \*pSrc, float16\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_stereo\_df2T\_f32 (const riscv\_biquad\_cascade\_stereo\_df2T\_isconst float32\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_stereo\_df2T\_init\_f16 (riscv\_biquad\_cascade\_stereo\_df2T\_in uint8\_t numStages, const float16\_t \*pCoeffs, float16\_t \*pState)

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_stereo\_df2T\_init\_f32 (riscv\_biquad\_cascade\_stereo\_df2T\_in uint8\_t numStages, const float32\_t \*pCoeffs, float32\_t \*pState)

# group BiquadCascadeDF2T


This set of functions implements arbitrary order recursive (IIR) filters using a transposed direct form II structure. The filters are implemented as a cascade of second order Biquad sections. These functions provide a slight memory savings as compared to the direct form I Biquad filter functions. Only floating-point data is supported.

This function operate on blocks of input and output data and each call to the function processes blockSize samples through the filter. pSrc points to the array of input data and pDst points to the array of output data. Both arrays contain blockSize values.

**Algorithm** Each Biquad stage implements a second order filter using the difference equation: where d1 and d2 represent the two state values.

A Biquad filter using a transposed Direct Form II structure is shown below.

Coefficients b0, b1, and b2 multiply the input signal x[n] and are referred to as the feedforward coefficients. Coefficients a1 and a2 multiply the output signal y[n] and are referred to as the feedback coefficients. Pay careful attention to the sign of the feedback coefficients. Some design tools flip the sign of the feedback coefficients: In this case the feedback coefficients a1 and a2 must be negated when used with the



NMSIS DSP Library.

Higher order filters are realized as a cascade of second order sections. numStages refers to the number of second order stages used. For example, an 8th order filter would be realized with numStages=4 second order stages. A 9th order filter would be realized with numStages=5 second order stages with the coefficients for one of the stages configured as a first order filter (b2=0 and a2=0).

pState points to the state variable array. Each Biquad stage has 2 state variables d1 and d2. The state variables are arranged in the pState array as: where d1x refers to the state variables for the first Biquad and d2x refers to the state variables for the second Biquad. The state array has a total length of 2\*numStages values. The state variables are updated after each block of data is processed; the coefficients are untouched.

The NMSIS library contains Biquad filters in both Direct Form I and transposed Direct Form II. The advantage of the Direct Form I structure is that it is numerically more robust for fixed-point data types. That is why the Direct Form I structure supports Q15 and Q31 data types. The transposed Direct Form II structure, on the other hand, requires a wide dynamic range for the state variables d1 and d2. Because of this, the NMSIS library only has a floating-point version of the Direct Form II Biquad. The advantage of the Direct Form II Biquad is that it requires half the number of state variables, 2 rather than 4, per Biquad stage.

**Instance Structure** The coefficients and state variables for a filter are stored together in an instance data structure. A separate instance structure must be defined for each filter. Coefficient arrays may be shared among several instances while state variable arrays cannot be shared.

**Init Functions** There is also an associated initialization function. The initialization function performs following operations:

- Sets the values of the internal structure fields.
- Zeros out the values in the state buffer. To do this manually without calling the init function, assign the follow subfields of the instance structure: numStages, pCoeffs, pState. Also set all of the values in pState to zero.

Use of the initialization function is optional. However, if the initialization function is used, then the instance structure cannot be placed into a const data section. To place an instance structure into a const data section,

the instance structure must be manually initialized. Set the values in the state buffer to zeros before static initialization. For example, to statically initialize the instance structure use where numStages is the number of Biquad stages in the filter; pState is the address of the state buffer. pCoeffs is the address of the coefficient buffer:

#### **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df2T\_f16 (const riscv\_biquad\_cascade\_df2T\_instance\_f: const float16\_t \*pSrc, float16\_t \*pDst, uint32\_t blockSize)

Processing function for the floating-point transposed direct form II Biquad cascade filter.

#### **Parameters**

- S [in] points to an instance of the filter data structure
- pSrc [in] points to the block of input data
- pDst [out] points to the block of output data
- blockSize [in] number of samples to process

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df2T\_f32 (const riscv\_biquad\_cascade\_df2T\_instance\_fsconst float32\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)

Processing function for the floating-point transposed direct form II Biquad cascade filter.

#### **Parameters**

- S [in] points to an instance of the filter data structure
- pSrc [in] points to the block of input data
- pDst [out] points to the block of output data
- blockSize [in] number of samples to process

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df2T\_f64 (const riscv\_biquad\_cascade\_df2T\_instance\_f6 const float64\_t \*pSrc, float64\_t \*pDst, uint32\_t blockSize)

Processing function for the floating-point transposed direct form II Biquad cascade filter.

## **Parameters**

- S [in] points to an instance of the filter data structure
- pSrc [in] points to the block of input data
- pDst [out] points to the block of output data
- blockSize [in] number of samples to process

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df2T\_init\_f16 (riscv\_biquad\_cascade\_df2T\_instance\_f10 uint8\_t numStages, const float16\_t \*pCoeffs, float16\_t \*pState)

Initialization function for the floating-point transposed direct form II Biquad cascade filter.

For Neon version, this array is bigger. If numstages = 4x + y, then the array has size: 32\*x + 5\*y and it must be initialized using the function riscv\_biquad\_cascade\_df2T\_compute\_coefs\_f16 which is taking the standard array coefficient as parameters.

**Coefficient and State Ordering** The coefficients are stored in the array pCoeffs in the following order in the not Neon version.

where b1x and a1x are the coefficients for the first stage, b2x and a2x are the coefficients for the second stage, and so on. The pCoeffs array contains a total of 5\*numStages values.

But, an array of 8\*numstages is a good approximation.

Then, the initialization can be done with:

In this example, neonCoefs is a bigger array of size 8 \* numStages. coefs is the standard array:

The pState is a pointer to state array. Each Biquad stage has 2 state variables d1, and d2. The 2 state variables for stage 1 are first, then the 2 state variables for stage 2, and so on. The state array has a total length of 2\*numStages values. The state variables are updated after each block of data is processed; the coefficients are untouched.

### **Parameters**

- **S [inout]** points to an instance of the filter data structure.
- numStages [in] number of 2nd order stages in the filter.
- pCoeffs [in] points to the filter coefficients.
- pState [in] points to the state buffer.

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df2T\_init\_f32 (riscv\_biquad\_cascade\_df2T\_instance\_f32 uint8\_t numStages, const float32\_t \*pCoeffs, float32\_t \*pState)

Initialization function for the floating-point transposed direct form II Biquad cascade filter.

For Neon version, this array is bigger. If numstages = 4x + y, then the array has size: 32\*x + 5\*y and it must be initialized using the function riscv\_biquad\_cascade\_df2T\_compute\_coefs\_f32 which is taking the standard array coefficient as parameters.

Coefficient and State Ordering The coefficients are stored in the array pCoeffs in the following order in the not Neon version.

where b1x and a1x are the coefficients for the first stage, b2x and a2x are the coefficients for the second stage, and so on. The pCoeffs array contains a total of 5\*numStages values.

But, an array of 8\*numstages is a good approximation.

Then, the initialization can be done with:

In this example, computedCoefs is a bigger array of size 8 \* numStages. coefs is the standard array:

The pState is a pointer to state array. Each Biquad stage has 2 state variables d1, and d2. The 2 state variables for stage 1 are first, then the 2 state variables for stage 2, and so on. The state array has a total length of 2\*numStages values. The state variables are updated after each block of data is processed; the coefficients are untouched.

## **Parameters**

- **S [inout]** points to an instance of the filter data structure.
- numStages [in] number of 2nd order stages in the filter.
- pCoeffs [in] points to the filter coefficients.
- pState [in] points to the state buffer.

# RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_df2T\_init\_f64 (riscv\_biquad\_cascade\_df2T\_instance\_f64 uint8\_t numStages, const float64\_t \*pCoeffs, float64\_t \*pState)

Initialization function for the floating-point transposed direct form II Biquad cascade filter.

Coefficient and State Ordering The coefficients are stored in the array pCoeffs in the following order:

where b1x and a1x are the coefficients for the first stage, b2x and a2x are the coefficients for the second stage, and so on. The pCoeffs array contains a total of 5\*numStages values.

The pState is a pointer to state array. Each Biquad stage has 2 state variables d1, and d2. The 2 state variables for stage 1 are first, then the 2 state variables for stage 2, and so on. The state array has a total length of 2\*numStages values. The state variables are updated after each block of data is processed; the coefficients are untouched.

#### **Parameters**

- S [inout] points to an instance of the filter data structure
- numStages [in] number of 2nd order stages in the filter
- pCoeffs [in] points to the filter coefficients
- pState [in] points to the state buffer

# RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_stereo\_df2T\_f16 (const riscv\_biquad\_cascade\_stereo\_d: const float16\_t \*pSrc, float16\_t \*pDst, uint32\_t blockSize)

Processing function for the floating-point transposed direct form II Biquad cascade filter.

Processing function for the floating-point transposed direct form II Biquad cascade filter. 2 channels.

# **Parameters**

- S [in] points to an instance of the filter data structure
- pSrc [in] points to the block of input data
- pDst [out] points to the block of output data
- blockSize [in] number of samples to process

# RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_stereo\_df2T\_f32 (const riscv\_biquad\_cascade\_stereo\_dsconst float32\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)

Processing function for the floating-point transposed direct form II Biquad cascade filter.

Processing function for the floating-point transposed direct form II Biquad cascade filter. 2 channels.

## **Parameters**

- **S [in]** points to an instance of the filter data structure
- pSrc [in] points to the block of input data
- pDst [out] points to the block of output data

• blockSize - [in] number of samples to process

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_stereo\_df2T\_init\_f16 (riscv\_biquad\_cascade\_stereo\_df2tuint8\_t numStages, const float16\_t \*pCoeffs, float16\_t \*pState)

Initialization function for the floating-point transposed direct form II Biquad cascade filter.

Coefficient and State Ordering The coefficients are stored in the array pCoeffs in the following order:

where b1x and a1x are the coefficients for the first stage, b2x and a2x are the coefficients for the second stage, and so on. The pCoeffs array contains a total of 5\*numStages values.

The pState is a pointer to state array. Each Biquad stage has 2 state variables d1, and d2 for each channel. The 2 state variables for stage 1 are first, then the 2 state variables for stage 2, and so on. The state array has a total length of 2\*numStages values. The state variables are updated after each block of data is processed; the coefficients are untouched.

## **Parameters**

- **S [inout]** points to an instance of the filter data structure.
- numStages [in] number of 2nd order stages in the filter.
- pCoeffs [in] points to the filter coefficients.
- pState [in] points to the state buffer.

RISCV\_DSP\_ATTRIBUTE void riscv\_biquad\_cascade\_stereo\_df2T\_init\_f32 (riscv\_biquad\_cascade\_stereo\_df2tuint8\_t numStages, const float32\_t \*pCoeffs, float32\_t \*pState)

Initialization function for the floating-point transposed direct form II Biquad cascade filter.

Coefficient and State Ordering The coefficients are stored in the array pCoeffs in the following order:

where b1x and a1x are the coefficients for the first stage, b2x and a2x are the coefficients for the second stage, and so on. The pCoeffs array contains a total of 5\*numStages values.

The pState is a pointer to state array. Each Biquad stage has 2 state variables d1, and d2 for each channel. The 2 state variables for stage 1 are first, then the 2 state variables for stage 2, and so on. The state array has a total length of 2\*numStages values. The state variables are updated after each block of data is processed; the coefficients are untouched.

# **Parameters**

- S [inout] points to an instance of the filter data structure.
- numStages [in] number of 2nd order stages in the filter.
- pCoeffs [in] points to the filter coefficients.
- pState [in] points to the state buffer.

## Convolution

RISCV\_DSP\_ATTRIBUTE void riscv\_conv\_f32 (const float32\_t \*pSrcA, uint32\_t srcALen, const float32\_t \*pSrcB, uint32\_t srcBLen, float32\_t \*pDst)

RISCV\_DSP\_ATTRIBUTE void riscv\_conv\_fast\_opt\_q15 (const q15\_t \*pSrcA, uint32\_t srcALen, const q15\_t \*pSrcB, uint32\_t srcBLen, q15\_t \*pDst, q15\_t \*pScratch1, q15\_t \*pScratch2)

RISCV\_DSP\_ATTRIBUTE void riscv\_conv\_fast\_q15 (const q15\_t \*pSrcA, uint32\_t srcALen, const q15\_t \*pSrcB, uint32\_t srcBLen, q15\_t \*pDst)

RISCV\_DSP\_ATTRIBUTE void riscv\_conv\_fast\_q31 (const q31\_t \*pSrcA, uint32\_t srcALen, const q31\_t \*pSrcB, uint32\_t srcBLen, q31\_t \*pDst)

RISCV\_DSP\_ATTRIBUTE void riscv\_conv\_opt\_q15 (const q15\_t \*pSrcA, uint32\_t srcALen, const q15\_t \*pSrcB, uint32\_t srcBLen, q15\_t \*pDst, q15\_t \*pScratch1, q15\_t \*pScratch2)

RISCV\_DSP\_ATTRIBUTE void riscv\_conv\_opt\_q7 (const q7\_t \*pSrcA, uint32\_t srcALen, const q7\_t \*pSrcB, uint32\_t srcBLen, q7\_t \*pDst, q15\_t \*pScratch1, q15\_t \*pScratch2)

RISCV\_DSP\_ATTRIBUTE void riscv\_conv\_q15 (const q15\_t \*pSrcA, uint32\_t srcALen, const q15\_t \*pSrcB, uint32\_t srcBLen, q15\_t \*pDst)

RISCV\_DSP\_ATTRIBUTE void riscv\_conv\_q31 (const q31\_t \*pSrcA, uint32\_t srcALen, const q31\_t \*pSrcB, uint32\_t srcBLen, q31\_t \*pDst)

RISCV\_DSP\_ATTRIBUTE void riscv\_conv\_q7 (const q7\_t \*pSrcA, uint32\_t srcALen, const q7\_t \*pSrcB, uint32\_t srcBLen, q7\_t \*pDst)

# group Conv

Convolution is a mathematical operation that operates on two finite length vectors to generate a finite length output vector. Convolution is similar to correlation and is frequently used in filtering and data analysis. The NMSIS DSP library contains functions for convolving Q7, Q15, Q31, and floating-point data types. The library also provides fast versions of the Q15 and Q31 functions.

Algorithm Let a[n] and b[n] be sequences of length srcALen and srcBLen samples respectively. Then the convolution

$$c[n] = a[n] * b[n]$$

is defined as

$$c[n] = \sum_{k=0}^{srcALen} a[k]b[n-k]$$

Note that c[n] is of length srcALen + srcBLen - 1 and is defined over the interval n=0, 1, 2, ..., srcALen + srcBLen - 2. pSrcA points to the first input vector of length srcALen and pSrcB points to the second input vector of length srcBLen. The output result is written to pDst and the calling function must allocate srcALen+srcBLen-1 words for the result.

Conceptually, when two signals a[n] and b[n] are convolved, the signal b[n] slides over a[n]. For each offset n, the overlapping portions of a[n] and b[n] are multiplied and summed together.

Note that convolution is a commutative operation:

$$a[n] * b[n] = b[n] * a[n].$$

This means that switching the A and B arguments to the convolution functions has no effect.

- **Fixed-Point Behavior** Convolution requires summing up a large number of intermediate products. As such, the Q7, Q15, and Q31 functions run a risk of overflow and saturation. Refer to the function specific documentation below for further details of the particular algorithm used.
- **Fast Versions** Fast versions are supported for Q31 and Q15. Cycles for Fast versions are less compared to Q31 and Q15 of conv and the design requires the input signals should be scaled down to avoid intermediate overflows.
- **Opt Versions** Opt versions are supported for Q15 and Q7. Design uses internal scratch buffer for getting good optimisation. These versions are optimised in cycles and consumes more memory (Scratch memory) compared to Q15 and Q7 versions
- **Long versions:** For convolution of long vectors, those functions are no more adapted and will be very slow. An implementation based upon FFTs should be used.

#### **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_conv\_f32 (const float32\_t \*pSrcA, uint32\_t srcALen, const float32\_t \*pSrcB, uint32\_t srcBLen, float32\_t \*pDst)

Convolution of floating-point sequences.

# **Parameters**

- pSrcA [in] points to the first input sequence
- srcALen [in] length of the first input sequence
- pSrcB [in] points to the second input sequence
- **srcBLen** [in] length of the second input sequence
- pDst [out] points to the location where the output result is written. Length srcALen+srcBLen-1.

RISCV\_DSP\_ATTRIBUTE void riscv\_conv\_fast\_opt\_q15 (const q15\_t \*pSrcA, uint32\_t srcALen, const q15\_t \*pSrcB, uint32\_t srcBLen, q15\_t \*pDst, q15\_t \*pScratch1, q15\_t \*pScratch2)

Convolution of Q15 sequences (fast version).

Convolution of Q15 sequences (fast version) for RISC-V Core with DSP enabled.

# Remark

Refer to  $riscv\_conv\_q15()$  for a slower implementation of this function which uses 64-bit accumulation to avoid wrap around distortion.

Scaling and Overflow Behavior This fast version uses a 32-bit accumulator with 2.30 format. The accumulator maintains full precision of the intermediate multiplication results but provides only a single guard bit. There is no saturation on intermediate additions. Thus, if the accumulator overflows it wraps around and distorts the result. The input signals should be scaled down to avoid intermediate overflows. Scale down the inputs by log2(min(srcALen, srcBLen)) (log2 is read as log to the base 2) times to avoid overflows, as maximum of min(srcALen, srcBLen) number of additions are carried internally. The 2.30 accumulator is right shifted by 15 bits and then saturated to 1.15 format to yield the final result.

#### **Parameters**

- pSrcA [in] points to the first input sequence
- **srcALen** [in] length of the first input sequence
- pSrcB [in] points to the second input sequence
- **srcBLen** [in] length of the second input sequence
- pDst [out] points to the location where the output result is written. Length srcALen+srcBLen-1
- pScratch1 [in] points to scratch buffer of size max(srcALen, srcBLen) + 2\*min(srcALen, srcBLen) 2
- pScratch2 [in] points to scratch buffer of size min(srcALen, srcBLen

RISCV\_DSP\_ATTRIBUTE void riscv\_conv\_fast\_q15 (const q15\_t \*pSrcA, uint32\_t srcALen, const q15\_t \*pSrcB, uint32\_t srcBLen, q15\_t \*pDst)

Convolution of Q15 sequences (fast version).

Convolution of Q15 sequences (fast version) for RISC-V Core with DSP enabled.

# Remark

Refer to riscv\_conv\_q15() for a slower implementation of this function which uses 64-bit accumulation to avoid wrap around distortion.

Scaling and Overflow Behavior This fast version uses a 32-bit accumulator with 2.30 format. The accumulator maintains full precision of the intermediate multiplication results but provides only a single guard bit. There is no saturation on intermediate additions. Thus, if the accumulator overflows it wraps around and distorts the result. The input signals should be scaled down to avoid intermediate overflows. Scale down the inputs by log2(min(srcALen, srcBLen)) (log2 is read as log to the base 2) times to avoid overflows, as maximum of min(srcALen, srcBLen) number of additions are carried internally. The 2.30 accumulator is right shifted by 15 bits and then saturated to 1.15 format to yield the final result.

## **Parameters**

- pSrcA [in] points to the first input sequence
- srcALen [in] length of the first input sequence
- pSrcB [in] points to the second input sequence
- **srcBLen** [in] length of the second input sequence

 pDst – [out] points to the location where the output result is written. Length srcALen+srcBLen-1

RISCV\_DSP\_ATTRIBUTE void riscv\_conv\_fast\_q31 (const q31\_t \*pSrcA, uint32\_t srcALen, const q31\_t \*pSrcB, uint32\_t srcBLen, q31\_t \*pDst)

Convolution of Q31 sequences (fast version).

Convolution of Q31 sequences (fast version) for RISC-V Core with DSP enabled.

## Remark

Refer to riscv\_conv\_q31() for a slower implementation of this function which uses 64-bit accumulation to provide higher precision.

**Scaling and Overflow Behavior** This function is optimized for speed at the expense of fixed-point precision and overflow protection. The result of each 1.31 x 1.31 multiplication is truncated to 2.30 format. These intermediate results are accumulated in a 32-bit register in 2.30 format. Finally, the accumulator is saturated and converted to a 1.31 result.

The fast version has the same overflow behavior as the standard version but provides less precision since it discards the low 32 bits of each multiplication result. In order to avoid overflows completely the input signals must be scaled down. Scale down the inputs by log2(min(srcALen, srcBLen)) (log2 is read as log to the base 2) times to avoid overflows, as maximum of min(srcALen, srcBLen) number of additions are carried internally.

## **Parameters**

- pSrcA [in] points to the first input sequence.
- **srcALen** [in] length of the first input sequence.
- pSrcB [in] points to the second input sequence.
- **srcBLen** [in] length of the second input sequence.
- pDst [out] points to the location where the output result is written. Length srcALen+srcBLen-1.

RISCV\_DSP\_ATTRIBUTE void riscv\_conv\_opt\_q15 (const q15\_t \*pSrcA, uint32\_t srcALen, const q15\_t \*pSrcB, uint32\_t srcBLen, q15\_t \*pDst, q15\_t \*pScratch1, q15\_t \*pScratch2)

Convolution of Q15 sequences.

# Remark

Refer to riscv\_conv\_fast\_q15() for a faster but less precise version of this function.

**Scaling and Overflow Behavior** The function is implemented using a 64-bit internal accumulator. Both inputs are in 1.15 format and multiplications yield a 2.30 result. The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format. This approach provides 33 guard bits and there is no risk of overflow. The 34.30 result is then truncated to 34.15 format by discarding the low 15 bits and then saturated to 1.15 format.

## **Parameters**

- pSrcA [in] points to the first input sequence
- **srcALen** [in] length of the first input sequence
- pSrcB [in] points to the second input sequence
- **srcBLen** [in] length of the second input sequence
- pDst [out] points to the location where the output result is written. Length srcALen+srcBLen-1.
- pScratch1 [in] points to scratch buffer of size max(srcALen, srcBLen) + 2\*min(srcALen, srcBLen) 2.
- **pScratch2 [in]** points to scratch buffer of size min(srcALen, srcBLen).

RISCV\_DSP\_ATTRIBUTE void riscv\_conv\_opt\_q7 (const q7\_t \*pSrcA, uint32\_t srcALen, const q7\_t \*pSrcB, uint32\_t srcBLen, q7\_t \*pDst, q15\_t \*pScratch1, q15\_t \*pScratch2)

Convolution of Q7 sequences.

**Scaling and Overflow Behavior** The function is implemented using a 32-bit internal accumulator. Both the inputs are represented in 1.7 format and multiplications yield a 2.14 result. The 2.14 intermediate results are accumulated in a 32-bit accumulator in 18.14 format. This approach provides 17 guard bits and there is no risk of overflow as long as max(srcALen, srcBLen)<131072. The 18.14 result is then truncated to 18.7 format by discarding the low 7 bits and then saturated to 1.7 format.

## **Parameters**

- pSrcA [in] points to the first input sequence
- **srcALen** [in] length of the first input sequence
- pSrcB [in] points to the second input sequence
- srcBLen [in] length of the second input sequence
- pDst [out] points to the location where the output result is written. Length srcALen+srcBLen-1.
- pScratch1 [in] points to scratch buffer(of type q15\_t) of size max(srcALen, srcBLen) + 2\*min(srcALen, srcBLen) 2.
- pScratch2 [in] points to scratch buffer (of type q15\_t) of size min(srcALen, srcBLen).

RISCV\_DSP\_ATTRIBUTE void riscv\_conv\_q15 (const q15\_t \*pSrcA, uint32\_t srcALen, const q15\_t \*pSrcB, uint32\_t srcBLen, q15\_t \*pDst)

Convolution of Q15 sequences.

### Remark

Refer to riscy conv fast q15() for a faster but less precise version of this function.

# Remark

Refer to riscv\_conv\_opt\_q15() for a faster implementation of this function using scratch buffers.

**Scaling and Overflow Behavior** The function is implemented using a 64-bit internal accumulator. Both inputs are in 1.15 format and multiplications yield a 2.30 result. The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format. This approach provides 33 guard bits and there is no risk of overflow. The 34.30 result is then truncated to 34.15 format by discarding the low 15 bits and then saturated to 1.15 format.

#### **Parameters**

- pSrcA [in] points to the first input sequence
- **srcALen** [in] length of the first input sequence
- pSrcB [in] points to the second input sequence
- **srcBLen** [in] length of the second input sequence
- pDst [out] points to the location where the output result is written. Length srcALen+srcBLen-1.

RISCV\_DSP\_ATTRIBUTE void riscv\_conv\_q31 (const q31\_t \*pSrcA, uint32\_t srcALen, const q31\_t \*pSrcB, uint32\_t srcBLen, q31\_t \*pDst)

Convolution of Q31 sequences.

#### Remark

Refer to riscv\_conv\_fast\_q31() for a faster but less precise implementation of this function.

Scaling and Overflow Behavior The function is implemented using an internal 64-bit accumulator. The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit. There is no saturation on intermediate additions. Thus, if the accumulator overflows it wraps around and distorts the result. The input signals should be scaled down to avoid intermediate overflows. Scale down the inputs by log2(min(srcALen, srcBLen)) (log2 is read as log to the base 2) times to avoid overflows, as maximum of min(srcALen, srcBLen) number of additions are carried internally. The 2.62 accumulator is right shifted by 31 bits and saturated to 1.31 format to yield the final result.

## **Parameters**

- pSrcA [in] points to the first input sequence
- **srcALen** [in] length of the first input sequence
- pSrcB [in] points to the second input sequence
- **srcBLen** [in] length of the second input sequence
- pDst [out] points to the location where the output result is written. Length srcALen+srcBLen-1.

RISCV\_DSP\_ATTRIBUTE void riscv\_conv\_q7 (const q7\_t \*pSrcA, uint32\_t srcALen, const q7\_t \*pSrcB, uint32\_t srcBLen, q7\_t \*pDst)

Convolution of Q7 sequences.

#### Remark

Refer to riscv\_conv\_opt\_q7() for a faster implementation of this function.

**Scaling and Overflow Behavior** The function is implemented using a 32-bit internal accumulator. Both the inputs are represented in 1.7 format and multiplications yield a 2.14 result. The 2.14 intermediate results are accumulated in a 32-bit accumulator in 18.14 format. This approach provides 17 guard bits and there is no risk of overflow as long as max(srcALen, srcBLen)<131072. The 18.14 result is then truncated to 18.7 format by discarding the low 7 bits and then saturated to 1.7 format.

## **Parameters**

- pSrcA [in] points to the first input sequence
- **srcALen** [in] length of the first input sequence
- pSrcB [in] points to the second input sequence
- srcBLen [in] length of the second input sequence
- pDst [out] points to the location where the output result is written. Length srcALen+srcBLen-1.

# **Partial Convolution**

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_conv\_partial\_f32 (const float32\_t \*pSrcA, uint32\_t srcALen, const float32\_t \*pSrcB, uint32\_t srcBLen, float32\_t \*pDst, uint32\_t firstIndex, uint32\_t numPoints)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_conv\_partial\_fast\_opt\_q15 (const q15\_t \*pSrcA, uint32\_t srcALen, const q15\_t \*pSrcB, uint32\_t srcBLen, q15\_t \*pDst, uint32\_t firstIndex, uint32\_t numPoints, q15\_t \*pScratch1, q15\_t \*pScratch2)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_conv\_partial\_fast\_q15 (const q15\_t \*pSrcA, uint32\_t srcALen, const q15\_t \*pSrcB, uint32\_t srcBLen, q15\_t \*pDst, uint32\_t firstIndex, uint32\_t numPoints)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_conv\_partial\_fast\_q31 (const q31\_t \*pSrcA, uint32\_t srcALen, const q31\_t \*pSrcB, uint32\_t srcBLen, q31\_t \*pDst, uint32\_t firstIndex, uint32\_t numPoints)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_conv\_partial\_opt\_q15 (const q15\_t \*pSrcA, uint32\_t srcALen, const q15\_t \*pSrcB, uint32\_t srcBLen, q15\_t \*pDst, uint32\_t firstIndex, uint32\_t numPoints, q15\_t \*pScratch1, q15\_t \*pScratch2)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_conv\_partial\_opt\_q7 (const q7\_t \*pSrcA, uint32\_t srcALen, const q7\_t \*pSrcB, uint32\_t srcBLen, q7\_t \*pDst, uint32\_t firstIndex, uint32\_t numPoints, q15\_t \*pScratch1, q15\_t \*pScratch2)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_conv\_partial\_q15 (const q15\_t \*pSrcA, uint32\_t srcALen, const q15\_t \*pSrcB, uint32\_t srcBLen, q15\_t \*pDst, uint32\_t firstIndex, uint32\_t numPoints)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_conv\_partial\_q31 (const q31\_t \*pSrcA, uint32\_t srcALen, const q31\_t \*pSrcB, uint32\_t srcBLen, q31\_t \*pDst, uint32\_t firstIndex, uint32\_t numPoints)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_conv\_partial\_q7 (const q7\_t \*pSrcA, uint32\_t srcALen, const q7\_t \*pSrcB, uint32\_t srcBLen, q7\_t \*pDst, uint32\_t firstIndex, uint32\_t numPoints)

# group PartialConv

Partial Convolution is equivalent to Convolution except that a subset of the output samples is generated. Each function has two additional arguments. firstIndex specifies the starting index of the subset of output samples. numPoints is the number of output samples to compute. The function computes the output in the range [firstIndex, ..., firstIndex+numPoints-1]. The output array pDst contains numPoints values.

The allowable range of output indices is [0 srcALen+srcBLen-2]. If the requested subset does not fall in this range then the functions return RISCV\_MATH\_ARGUMENT\_ERROR. Otherwise the functions return RISCV\_MATH\_SUCCESS.

**Fast Versions** Fast versions are supported for Q31 and Q15 of partial convolution. Cycles for Fast versions are less compared to Q31 and Q15 of partial conv and the design requires the input signals should be scaled down to avoid intermediate overflows.

**Opt Versions** Opt versions are supported for Q15 and Q7. Design uses internal scratch buffer for getting good optimisation. These versions are optimised in cycles and consumes more memory (Scratch memory) compared to Q15 and Q7 versions of partial convolution

**Long versions:** For convolution of long vectors, those functions are no more adapted and will be very slow. An implementation based upon FFTs should be used.

**Note:** Refer to riscv\_conv\_f32() for details on fixed point behavior.

# **Functions**

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_conv\_partial\_f32 (const float32\_t \*pSrcA, uint32\_t srcALen, const float32\_t \*pSrcB, uint32\_t srcBLen, float32\_t \*pDst, uint32\_t firstIndex, uint32\_t numPoints)

Partial convolution of floating-point sequences.

# **Parameters**

- pSrcA [in] points to the first input sequence
- srcALen [in] length of the first input sequence
- pSrcB [in] points to the second input sequence
- **srcBLen** [in] length of the second input sequence

- pDst [out] points to the location where the output result is written
- **firstIndex** [in] is the first output sample to start with
- numPoints [in] is the number of output points to be computed

## Returns execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: requested subset is not in the range [0 srcALen+srcBLen-2]

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_conv\_partial\_fast\_opt\_q15 (const q15\_t \*pSrcA, uint32\_t srcALen, const q15\_t \*pSrcB, uint32\_t srcBLen, q15\_t \*pDst, uint32\_t firstIndex, uint32\_t numPoints, q15\_t \*pScratch1, q15\_t \*pScratch2)

Partial convolution of Q15 sequences (fast version).

Partial convolution of Q15 sequences (fast version) for RISC-V Core with DSP enabled.

#### Remark

Refer to riscv\_conv\_partial\_q15() for a slower implementation of this function which uses a 64-bit accumulator to avoid wrap around distortion.

#### **Parameters**

- pSrcA [in] points to the first input sequence
- srcALen [in] length of the first input sequence
- pSrcB [in] points to the second input sequence
- **srcBLen** [in] length of the second input sequence
- pDst [out] points to the location where the output result is written
- **firstIndex [in]** is the first output sample to start with
- numPoints [in] is the number of output points to be computed
- pScratch1 [in] points to scratch buffer of size max(srcALen, srcBLen) + 2\*min(srcALen, srcBLen) 2
- pScratch2 [in] points to scratch buffer of size min(srcALen, srcBLen)

# **Returns** execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: requested subset is not in the range [0 srcALen+srcBLen-2]

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_conv\_partial\_fast\_q15 (const q15\_t \*pSrcA, uint32\_t srcALen, const q15\_t \*pSrcB, uint32\_t srcBLen, q15\_t \*pDst, uint32\_t firstIndex, uint32\_t numPoints)

Partial convolution of Q15 sequences (fast version).

Partial convolution of Q15 sequences (fast version) for RISC-V Core with DSP enabled.

#### Remark

Refer to riscv\_conv\_partial\_q15() for a slower implementation of this function which uses a 64-bit accumulator to avoid wrap around distortion.

#### **Parameters**

- pSrcA [in] points to the first input sequence
- **srcALen** [in] length of the first input sequence
- pSrcB [in] points to the second input sequence
- **srcBLen** [in] length of the second input sequence
- pDst [out] points to the location where the output result is written
- firstIndex [in] is the first output sample to start with
- numPoints [in] is the number of output points to be computed

#### **Returns** execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: requested subset is not in the range [0 srcALen+srcBLen-2]

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_conv\_partial\_fast\_q31 (const q31\_t \*pSrcA, uint32\_t srcALen, const q31\_t \*pSrcB, uint32\_t srcBLen, q31\_t \*pDst, uint32\_t firstIndex, uint32\_t numPoints)

Partial convolution of Q31 sequences (fast version).

Partial convolution of Q31 sequences (fast version) for RISC-V Core with DSP enabled.

## Remark

Refer to riscv\_conv\_partial\_q31() for a slower implementation of this function which uses a 64-bit accumulator to provide higher precision.

# **Parameters**

- pSrcA [in] points to the first input sequence
- **srcALen** [in] length of the first input sequence
- pSrcB [in] points to the second input sequence
- **srcBLen** [in] length of the second input sequence
- pDst [out] points to the location where the output result is written
- firstIndex [in] is the first output sample to start with
- numPoints [in] is the number of output points to be computed

## Returns execution status

• RISCV\_MATH\_SUCCESS : Operation successful

RISCV\_MATH\_ARGUMENT\_ERROR: requested subset is not in the range [0 srcALen+srcBLen-2]

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_conv\_partial\_opt\_q15 (const q15\_t \*pSrcA, uint32\_t srcALen, const q15\_t \*pSrcB, uint32\_t srcBLen, q15\_t \*pDst, uint32\_t firstIndex, uint32\_t numPoints, q15\_t \*pScratch1, q15\_t \*pScratch2)

Partial convolution of Q15 sequences.

## Remark

Refer to riscy conv partial fast q15() for a faster but less precise version of this function.

#### **Parameters**

- pSrcA [in] points to the first input sequence
- **srcALen** [in] length of the first input sequence
- pSrcB [in] points to the second input sequence
- srcBLen [in] length of the second input sequence
- pDst [out] points to the location where the output result is written
- **firstIndex** [in] is the first output sample to start with
- numPoints [in] is the number of output points to be computed
- **pScratch1 [in]** points to scratch buffer of size max(srcALen, srcBLen) + 2\*min(srcALen, srcBLen) 2.
- pScratch2 [in] points to scratch buffer of size min(srcALen, srcBLen).

#### **Returns** execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : requested subset is not in the range [0 srcALen+srcBLen-2]

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_conv\_partial\_opt\_q7 (const q7\_t \*pSrcA, uint32\_t srcALen, const q7\_t \*pSrcB, uint32\_t srcBLen, q7\_t \*pDst, uint32\_t firstIndex, uint32\_t numPoints, q15\_t \*pScratch1, q15\_t \*pScratch2)

Partial convolution of Q7 sequences.

## **Parameters**

- pSrcA [in] points to the first input sequence
- srcALen [in] length of the first input sequence
- pSrcB [in] points to the second input sequence
- **srcBLen** [in] length of the second input sequence
- pDst [out] points to the location where the output result is written
- **firstIndex [in]** is the first output sample to start with
- **numPoints** [in] is the number of output points to be computed

- pScratch1 [in] points to scratch buffer(of type q15\_t) of size max(srcALen, srcBLen) + 2\*min(srcALen, srcBLen) 2.
- pScratch2 [in] points to scratch buffer (of type q15\_t) of size min(srcALen, srcBLen).

## Returns execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: requested subset is not in the range [0 srcALen+srcBLen-2]

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_conv\_partial\_q15 (const q15\_t \*pSrcA, uint32\_t srcALen, const q15\_t \*pSrcB, uint32\_t srcBLen, q15\_t \*pDst, uint32\_t firstIndex, uint32\_t numPoints)

Partial convolution of Q15 sequences.

## Remark

Refer to riscv\_conv\_partial\_fast\_q15() for a faster but less precise version of this function.

## Remark

Refer to riscv\_conv\_partial\_opt\_q15() for a faster implementation of this function using scratch buffers.

## **Parameters**

- pSrcA [in] points to the first input sequence
- **srcALen** [in] length of the first input sequence
- pSrcB [in] points to the second input sequence
- srcBLen [in] length of the second input sequence
- pDst [out] points to the location where the output result is written
- **firstIndex** [in] is the first output sample to start with
- numPoints [in] is the number of output points to be computed

# **Returns** execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: requested subset is not in the range [0 srcALen+srcBLen-2]

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_conv\_partial\_q31 (const q31\_t \*pSrcA, uint32\_t srcALen, const q31\_t \*pSrcB, uint32\_t srcBLen, q31\_t \*pDst, uint32\_t firstIndex, uint32\_t numPoints)

Partial convolution of Q31 sequences.

# Remark

Refer to riscv\_conv\_partial\_fast\_q31() for a faster but less precise implementation of this function.

## **Parameters**

- pSrcA [in] points to the first input sequence
- **srcALen** [in] length of the first input sequence
- pSrcB [in] points to the second input sequence
- srcBLen [in] length of the second input sequence
- pDst [out] points to the location where the output result is written
- **firstIndex** [in] is the first output sample to start with
- numPoints [in] is the number of output points to be computed

## Returns execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: requested subset is not in the range [0 srcALen+srcBLen-2]

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_conv\_partial\_q7 (const q7\_t \*pSrcA, uint32\_t srcALen, const q7\_t \*pSrcB, uint32\_t srcBLen, q7\_t \*pDst, uint32\_t firstIndex, uint32\_t numPoints)

Partial convolution of Q7 sequences.

## Remark

Refer to riscv\_conv\_partial\_opt\_q7() for a faster implementation of this function.

## **Parameters**

- pSrcA [in] points to the first input sequence
- **srcALen** [in] length of the first input sequence
- pSrcB [in] points to the second input sequence
- srcBLen [in] length of the second input sequence
- pDst [out] points to the location where the output result is written
- **firstIndex [in]** is the first output sample to start with
- numPoints [in] is the number of output points to be computed

## Returns execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: requested subset is not in the range [0 srcALen+srcBLen-2]

## Correlation

RISCV\_DSP\_ATTRIBUTE void riscv\_correlate\_f16 (const float16\_t \*pSrcA, uint32\_t srcALen, const float16\_t \*pSrcB, uint32\_t srcBLen, float16\_t \*pDst)

RISCV\_DSP\_ATTRIBUTE void riscv\_correlate\_f32 (const float32\_t \*pSrcA, uint32\_t srcALen, const float32\_t \*pSrcB, uint32\_t srcBLen, float32\_t \*pDst)

RISCV\_DSP\_ATTRIBUTE void riscv\_correlate\_f64 (const float64\_t \*pSrcA, uint32\_t srcALen, const float64\_t \*pSrcB, uint32\_t srcBLen, float64\_t \*pDst)

RISCV\_DSP\_ATTRIBUTE void riscv\_correlate\_fast\_opt\_q15 (const q15\_t \*pSrcA, uint32\_t srcALen, const q15\_t \*pSrcB, uint32\_t srcBLen, q15\_t \*pSrcAtch)

RISCV\_DSP\_ATTRIBUTE void riscv\_correlate\_fast\_q15 (const q15\_t \*pSrcA, uint32\_t srcALen, const q15\_t \*pSrcB, uint32\_t srcBLen, q15\_t \*pDst)

RISCV\_DSP\_ATTRIBUTE void riscv\_correlate\_fast\_q31 (const q31\_t \*pSrcA, uint32\_t srcALen, const q31\_t \*pSrcB, uint32\_t srcBLen, q31\_t \*pDst)

RISCV\_DSP\_ATTRIBUTE void riscv\_correlate\_opt\_q15 (const q15\_t \*pSrcA, uint32\_t srcALen, const q15\_t \*pSrcB, uint32\_t srcBLen, q15\_t \*pDst, q15\_t \*pScratch)

RISCV\_DSP\_ATTRIBUTE void riscv\_correlate\_opt\_q7 (const q7\_t \*pSrcA, uint32\_t srcALen, const q7\_t \*pSrcB, uint32\_t srcBLen, q7\_t \*pDst, q15\_t \*pScratch1, q15\_t \*pScratch2)

RISCV\_DSP\_ATTRIBUTE void riscv\_correlate\_q15 (const q15\_t \*pSrcA, uint32\_t srcALen, const q15\_t \*pSrcB, uint32\_t srcBLen, q15\_t \*pDst)

RISCV\_DSP\_ATTRIBUTE void riscv\_correlate\_q31 (const q31\_t \*pSrcA, uint32\_t srcALen, const q31\_t \*pSrcB, uint32\_t srcBLen, q31\_t \*pDst)

RISCV\_DSP\_ATTRIBUTE void riscv\_correlate\_q7 (const q7\_t \*pSrcA, uint32\_t srcALen, const q7\_t \*pSrcB, uint32\_t srcBLen, q7\_t \*pDst)

# group Corr

Correlation is a mathematical operation that is similar to convolution. As with convolution, correlation uses two signals to produce a third signal. The underlying algorithms in correlation and convolution are identical except that one of the inputs is flipped in convolution. Correlation is commonly used to measure the similarity between two signals. It has applications in pattern recognition, cryptanalysis, and searching. The NMSIS library provides correlation functions for Q7, Q15, Q31 and floating-point data types. Fast versions of the Q15 and Q31 functions are also provided.

In correlation, one of the signals is flipped in time

**Algorithm** Let a[n] and b[n] be sequences of length srcALen and srcBLen samples respectively. The convolution of the two signals is denoted by

$$c[n] = a[n] * b[n]$$

$$c[n] = a[n] \ast b[-n]$$

and this is mathematically defined as

$$c[n] = \sum_{k=0}^{srcALen} a[k]b[k-n]$$

The pSrcA points to the first input vector of length srcALen and pSrcB points to the second input vector of length srcBLen. The result c[n] is of length 2 \* max(srcALen, srcBLen) - 1 and is defined over the interval n=0, 1, 2, ..., (2 \* max(srcALen, srcBLen) - 2). The output result is written to pDst and the calling function must allocate 2 \* max(srcALen, srcBLen) - 1 words for the result.

**Fixed-Point Behavior** Correlation requires summing up a large number of intermediate products. As such, the Q7, Q15, and Q31 functions run a risk of overflow and saturation. Refer to the function specific documentation below for further details of the particular algorithm used.

**Fast Versions** Fast versions are supported for Q31 and Q15. Cycles for Fast versions are less compared to Q31 and Q15 of correlate and the design requires the input signals should be scaled down to avoid intermediate overflows.

**Opt Versions** Opt versions are supported for Q15 and Q7. Design uses internal scratch buffer for getting good optimisation. These versions are optimised in cycles and consumes more memory (Scratch memory) compared to Q15 and Q7 versions of correlate

**Long versions:** For convolution of long vectors, those functions are no more adapted and will be very slow. An implementation based upon FFTs should be used.

**Note:** The pDst should be initialized to all zeros before being used.

# **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_correlate\_f16 (const float16\_t \*pSrcA, uint32\_t srcALen, const float16\_t \*pSrcB, uint32\_t srcBLen, float16\_t \*pDst)

Correlation of floating-point sequences.

#### **Parameters**

- pSrcA [in] points to the first input sequence
- **srcALen** [in] length of the first input sequence
- pSrcB [in] points to the second input sequence
- **srcBLen** [in] length of the second input sequence
- pDst [out] points to the location where the output result is written. Length 2 \* max(srcALen, srcBLen) 1.

RISCV\_DSP\_ATTRIBUTE void riscv\_correlate\_f32 (const float32\_t \*pSrcA, uint32\_t srcALen, const float32\_t \*pSrcB, uint32\_t srcBLen, float32\_t \*pDst)

Correlation of floating-point sequences.

# **Parameters**

- pSrcA [in] points to the first input sequence
- **srcALen** [in] length of the first input sequence
- pSrcB [in] points to the second input sequence
- srcBLen [in] length of the second input sequence
- pDst [out] points to the location where the output result is written. Length 2 \* max(srcALen, srcBLen) 1.

RISCV\_DSP\_ATTRIBUTE void riscv\_correlate\_f64 (const float64\_t \*pSrcA, uint32\_t srcALen, const float64\_t \*pSrcB, uint32\_t srcBLen, float64\_t \*pDst)

Correlation of floating-point sequences.

## **Parameters**

- pSrcA [in] points to the first input sequence
- **srcALen** [in] length of the first input sequence
- pSrcB [in] points to the second input sequence
- srcBLen [in] length of the second input sequence
- pDst [out] points to the location where the output result is written. Length 2 \* max(srcALen, srcBLen) 1.

RISCV\_DSP\_ATTRIBUTE void riscv\_correlate\_fast\_opt\_q15 (const q15\_t \*pSrcA, uint32\_t srcALen, const q15\_t \*pSrcB, uint32\_t srcBLen, q15\_t \*pDst, q15\_t \*pScratch)

Correlation of Q15 sequences (fast version).

## Remark

Refer to riscv\_correlate\_q15() for a slower implementation of this function which uses a 64-bit accumulator to avoid wrap around distortion.

Scaling and Overflow Behavior This fast version uses a 32-bit accumulator with 2.30 format. The accumulator maintains full precision of the intermediate multiplication results but provides only a single guard bit. There is no saturation on intermediate additions. Thus, if the accumulator overflows it wraps around and distorts the result. The input signals should be scaled down to avoid intermediate overflows. Scale down one of the inputs by 1/min(srcALen, srcBLen) to avoid overflow since a maximum of min(srcALen, srcBLen) number of additions is carried internally. The 2.30 accumulator is right shifted by 15 bits and then saturated to 1.15 format to yield the final result.

# **Parameters**

- pSrcA [in] points to the first input sequence
- srcALen [in] length of the first input sequence
- pSrcB [in] points to the second input sequence
- **srcBLen** [in] length of the second input sequence.
- pDst [out] points to the location where the output result is written. Length 2 \* max(srcALen, srcBLen) 1.

• pScratch – [in] points to scratch buffer of size max(srcALen, srcBLen) + 2\*min(srcALen, srcBLen) - 2.

RISCV\_DSP\_ATTRIBUTE void riscv\_correlate\_fast\_q15 (const q15\_t \*pSrcA, uint32\_t srcALen, const q15\_t \*pSrcB, uint32\_t srcBLen, q15\_t \*pDst)

Correlation of Q15 sequences (fast version).

## Remark

Refer to riscv\_correlate\_q15() for a slower implementation of this function which uses a 64-bit accumulator to avoid wrap around distortion.

Scaling and Overflow Behavior This fast version uses a 32-bit accumulator with 2.30 format. The accumulator maintains full precision of the intermediate multiplication results but provides only a single guard bit. There is no saturation on intermediate additions. Thus, if the accumulator overflows it wraps around and distorts the result. The input signals should be scaled down to avoid intermediate overflows. Scale down one of the inputs by 1/min(srcALen, srcBLen) to avoid overflow since a maximum of min(srcALen, srcBLen) number of additions is carried internally. The 2.30 accumulator is right shifted by 15 bits and then saturated to 1.15 format to yield the final result.

# **Parameters**

- pSrcA [in] points to the first input sequence
- **srcALen** [in] length of the first input sequence
- pSrcB [in] points to the second input sequence
- **srcBLen** [in] length of the second input sequence
- pDst [out] points to the location where the output result is written. Length 2 \* max(srcALen, srcBLen) 1.

RISCV\_DSP\_ATTRIBUTE void riscv\_correlate\_fast\_q31 (const q31\_t \*pSrcA, uint32\_t srcALen, const q31\_t \*pSrcB, uint32\_t srcBLen, q31\_t \*pDst)

Correlation of Q31 sequences (fast version).

## Remark

Refer to  $riscv\_correlate\_q31()$  for a slower implementation of this function which uses 64-bit accumulation to provide higher precision.

**Scaling and Overflow Behavior** This function is optimized for speed at the expense of fixed-point precision and overflow protection. The result of each 1.31 x 1.31 multiplication is truncated to 2.30 format. These intermediate results are accumulated in a 32-bit register in 2.30 format. Finally, the accumulator is saturated and converted to a 1.31 result.

The fast version has the same overflow behavior as the standard version but provides less precision since it discards the low 32 bits of each multiplication result. In order to avoid overflows completely the input signals must be scaled down. The input signals should be scaled down to avoid intermediate overflows.

Scale down one of the inputs by 1/min(srcALen, srcBLen)to avoid overflows since a maximum of min(srcALen, srcBLen) number of additions is carried internally.

## **Parameters**

- pSrcA [in] points to the first input sequence
- **srcALen** [in] length of the first input sequence
- pSrcB [in] points to the second input sequence
- srcBLen [in] length of the second input sequence
- pDst [out] points to the location where the output result is written. Length 2 \* max(srcALen, srcBLen) 1.

RISCV\_DSP\_ATTRIBUTE void riscv\_correlate\_opt\_q15 (const q15\_t \*pSrcA, uint32\_t srcALen, const q15\_t \*pSrcB, uint32\_t srcBLen, q15\_t \*pDst, q15\_t \*pScratch)

Correlation of Q15 sequences.

#### Remark

Refer to riscv\_correlate\_fast\_q15() for a faster but less precise version of this function.

**Scaling and Overflow Behavior** The function is implemented using a 64-bit internal accumulator. Both inputs are in 1.15 format and multiplications yield a 2.30 result. The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format. This approach provides 33 guard bits and there is no risk of overflow. The 34.30 result is then truncated to 34.15 format by discarding the low 15 bits and then saturated to 1.15 format.

# **Parameters**

- pSrcA [in] points to the first input sequence
- srcALen [in] length of the first input sequence
- pSrcB [in] points to the second input sequence
- srcBLen [in] length of the second input sequence
- pDst [out] points to the location where the output result is written. Length 2 \* max(srcALen, srcBLen) 1.
- **pScratch [in]** points to scratch buffer of size max(srcALen, srcBLen) + 2\*min(srcALen, srcBLen) 2.

RISCV\_DSP\_ATTRIBUTE void riscv\_correlate\_opt\_q7 (const q7\_t \*pSrcA, uint32\_t srcALen, const q7\_t \*pSrcB, uint32\_t srcBLen, q7\_t \*pDst, q15\_t \*pScratch1, q15\_t \*pScratch2)

Correlation of Q7 sequences.

**Scaling and Overflow Behavior** The function is implemented using a 32-bit internal accumulator. Both the inputs are represented in 1.7 format and multiplications yield a 2.14 result. The 2.14 intermediate results are accumulated in a 32-bit accumulator in 18.14 format. This approach provides 17 guard bits

and there is no risk of overflow as long as max(srcALen, srcBLen)<131072. The 18.14 result is then truncated to 18.7 format by discarding the low 7 bits and then saturated to 1.7 format.

## **Parameters**

- pSrcA [in] points to the first input sequence
- **srcALen** [in] length of the first input sequence
- pSrcB [in] points to the second input sequence
- **srcBLen** [in] length of the second input sequence
- pDst [out] points to the location where the output result is written. Length 2 \* max(srcALen, srcBLen) 1.
- **pScratch1** [in] points to scratch buffer(of type q15\_t) of size max(srcALen, srcBLen) + 2\*min(srcALen, srcBLen) 2.
- pScratch2 [in] points to scratch buffer (of type q15\_t) of size min(srcALen, srcBLen).

RISCV\_DSP\_ATTRIBUTE void riscv\_correlate\_q15 (const q15\_t \*pSrcA, uint32\_t srcALen, const q15\_t \*pSrcB, uint32\_t srcBLen, q15\_t \*pDst)

Correlation of Q15 sequences.

## Remark

Refer to riscv\_correlate\_fast\_q15() for a faster but less precise version of this function.

## Remark

Refer to riscv\_correlate\_opt\_q15() for a faster implementation of this function using scratch buffers.

**Scaling and Overflow Behavior** The function is implemented using a 64-bit internal accumulator. Both inputs are in 1.15 format and multiplications yield a 2.30 result. The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format. This approach provides 33 guard bits and there is no risk of overflow. The 34.30 result is then truncated to 34.15 format by discarding the low 15 bits and then saturated to 1.15 format.

## **Parameters**

- pSrcA [in] points to the first input sequence
- **srcALen** [in] length of the first input sequence
- pSrcB [in] points to the second input sequence
- **srcBLen** [in] length of the second input sequence
- pDst [out] points to the location where the output result is written. Length 2 \* max(srcALen, srcBLen) 1.

RISCV\_DSP\_ATTRIBUTE void riscv\_correlate\_q31 (const q31\_t \*pSrcA, uint32\_t srcALen, const q31\_t \*pSrcB, uint32\_t srcBLen, q31\_t \*pDst)

Correlation of Q31 sequences.

#### Remark

Refer to riscv\_correlate\_fast\_q31() for a faster but less precise implementation of this function.

Scaling and Overflow Behavior The function is implemented using an internal 64-bit accumulator. The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit. There is no saturation on intermediate additions. Thus, if the accumulator overflows it wraps around and distorts the result. The input signals should be scaled down to avoid intermediate overflows. Scale down one of the inputs by 1/min(srcALen, srcBLen)to avoid overflows since a maximum of min(srcALen, srcBLen) number of additions is carried internally. The 2.62 accumulator is right shifted by 31 bits and saturated to 1.31 format to yield the final result.

#### **Parameters**

- pSrcA [in] points to the first input sequence
- srcALen [in] length of the first input sequence
- pSrcB [in] points to the second input sequence
- srcBLen [in] length of the second input sequence
- pDst [out] points to the location where the output result is written. Length 2 \* max(srcALen, srcBLen) 1.

RISCV\_DSP\_ATTRIBUTE void riscv\_correlate\_q7 (const q7\_t \*pSrcA, uint32\_t srcALen, const q7\_t \*pSrcB, uint32\_t srcBLen, q7\_t \*pDst)

Correlation of Q7 sequences.

# Remark

Refer to riscv\_correlate\_opt\_q7() for a faster implementation of this function.

Scaling and Overflow Behavior The function is implemented using a 32-bit internal accumulator. Both the inputs are represented in 1.7 format and multiplications yield a 2.14 result. The 2.14 intermediate results are accumulated in a 32-bit accumulator in 18.14 format. This approach provides 17 guard bits and there is no risk of overflow as long as max(srcAlen, srcBlen)<131072. The 18.14 result is then truncated to 18.7 format by discarding the low 7 bits and saturated to 1.7 format.

## **Parameters**

- pSrcA [in] points to the first input sequence
- **srcALen** [in] length of the first input sequence
- pSrcB [in] points to the second input sequence
- srcBLen [in] length of the second input sequence

• pDst – [out] points to the location where the output result is written. Length 2 \* max(srcALen, srcBLen) - 1.

# Finite Impulse Response (FIR) Decimator

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_decimate\_f32 (const riscv\_fir\_decimate\_instance\_f32 \*S, const float32\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_decimate\_f64 (const riscv\_fir\_decimate\_instance\_f64 \*S, const float64\_t \*pSrc, float64\_t \*pDst, uint32\_t blockSize)

void **riscv\_fir\_decimate\_fast\_q15** (const riscv\_fir\_decimate\_instance\_q15 \*S, const q15\_t \*pSrc, q15\_t \*pDst, uint32 t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_decimate\_fast\_q31 (const riscv\_fir\_decimate\_instance\_q31 \*S, const q31\_t \*pSrc, q31\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_fir\_decimate\_init\_f32 (riscv\_fir\_decimate\_instance\_f32 \*S, uint16\_t numTaps, uint8\_t M, const float32\_t \*pCoeffs, float32\_t \*pState, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_fir\_decimate\_init\_f64 (riscv\_fir\_decimate\_instance\_f64 \*S, uint16\_t numTaps, uint8\_t M, const float64\_t \*pCoeffs, float64\_t \*pState, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_fir\_decimate\_init\_q15 (riscv\_fir\_decimate\_instance\_q15 \*S, uint16\_t numTaps, uint8\_t M, const q15\_t \*pCoeffs, q15\_t \*pState, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_fir\_decimate\_init\_q31 (riscv\_fir\_decimate\_instance\_q31 \*S, uint16\_t numTaps, uint8\_t M, const q31\_t \*pCoeffs, q31\_t \*pState, uint32\_t blockSize)


RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_decimate\_q15 (const riscv\_fir\_decimate\_instance\_q15 \*S, const q15\_t \*pSrc, q15\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_decimate\_q31 (const riscv\_fir\_decimate\_instance\_q31 \*S, const q31\_t \*pSrc, q31\_t \*pDst, uint32\_t blockSize)

## group FIR\_decimate

These functions combine an FIR filter together with a decimator. They are used in multirate systems for reducing the sample rate of a signal without introducing aliasing distortion. Conceptually, the functions are equivalent to the block diagram below:

When decimating by a factor of M, the signal should be prefiltered by a lowpass filter with a normalized cutoff frequency of 1/M in order to prevent aliasing distortion. The user of the function is responsible for providing the



filter coefficients.

The FIR decimator functions provided in the NMSIS DSP Library combine the FIR filter and the decimator in an efficient manner. Instead of calculating all of the FIR filter outputs and discarding M-1 out of every M, only the samples output by the decimator are computed. The functions operate on blocks of input and output data. pSrc points to an array of blockSize input values and pDst points to an array of blockSize/M output values. In order to have an integer number of output samples blockSize must always be a multiple of the decimation factor M.

The library provides separate functions for Q15, Q31 and floating-point data types.

**Algorithm:** The FIR portion of the algorithm uses the standard form filter: where, b[n] are the filter coefficients.

The pCoeffs points to a coefficient array of size numTaps. Coefficients are stored in time reversed order.

pState points to a state array of size numTaps + blockSize - 1. Samples in the state buffer are stored in the order:

The state variables are updated after each block of data is processed, the coefficients are untouched.

**Instance Structure** The coefficients and state variables for a filter are stored together in an instance data structure. A separate instance structure must be defined for each filter. Coefficient arrays may be shared among several instances while state variable array should be allocated separately. There are separate instance structure declarations for each of the 3 supported data types.

**Initialization Functions** There is also an associated initialization function for each data type. The initialization function performs the following operations:

- Sets the values of the internal structure fields.
- Zeros out the values in the state buffer.
- Checks to make sure that the size of the input is a multiple of the decimation factor. To do this manually without calling the init function, assign the follow subfields of the instance structure: numTaps, pCoeffs, M (decimation factor), pState. Also set all of the values in pState to zero.

Use of the initialization function is optional. However, if the initialization function is used, then the instance structure cannot be placed into a const data section. To place an instance structure into a const data section, the instance structure must be manually initialized. The code below statically initializes each of the 3 different data type filter instance structures where M is the decimation factor; numTaps is the number of filter coefficients in the filter; pCoeffs is the address of the coefficient buffer; pState is the address of the state buffer. Be sure to set the values in the state buffer to zeros when doing static initialization.

**Fixed-Point Behavior** Care must be taken when using the fixed-point versions of the FIR decimate filter functions. In particular, the overflow and saturation behavior of the accumulator used in each function must be considered. Refer to the function specific documentation below for usage guidelines.

## **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_decimate\_f32 (const riscv\_fir\_decimate\_instance\_f32 \*S, const float32\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)

Processing function for floating-point FIR decimator.

## **Parameters**

- S [in] points to an instance of the floating-point FIR decimator structure
- pSrc [in] points to the block of input data
- pDst [out] points to the block of output data
- blockSize [in] number of input samples to process

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_decimate\_f64 (const riscv\_fir\_decimate\_instance\_f64 \*S, const float64\_t \*pSrc, float64\_t \*pDst, uint32\_t blockSize)

Processing function for floating-point FIR decimator.

## **Parameters**

- S [in] points to an instance of the floating-point FIR decimator structure
- pSrc [in] points to the block of input data
- pDst [out] points to the block of output data
- blockSize [in] number of input samples to process

void **riscv\_fir\_decimate\_fast\_q15** (const riscv\_fir\_decimate\_instance\_q15 \*S, const q15\_t \*pSrc, q15\_t \*pDst, uint32\_t blockSize)

Processing function for the Q15 FIR decimator (fast variant).

Processing function for the Q15 FIR decimator (fast variant) for RISC-V Core with DSP enabled.

## Remark

Refer to  $riscv\_fir\_decimate\_q15()$  for a slower implementation of this function which uses 64-bit accumulation to avoid wrap around distortion. Both the slow and the fast versions use the same instance structure. Use function  $riscv\_fir\_decimate\_init\_q15()$  to initialize the filter structure.

Scaling and Overflow Behavior This fast version uses a 32-bit accumulator with 2.30 format. The accumulator maintains full precision of the intermediate multiplication results but provides only a single guard bit. Thus, if the accumulator result overflows it wraps around and distorts the result. In order to avoid overflows completely the input signal must be scaled down by log2(numTaps) bits (log2 is read as log to the base 2). The 2.30 accumulator is then truncated to 2.15 format and saturated to yield the 1.15 result.

# **Parameters**

- S [in] points to an instance of the Q15 FIR decimator structure
- pSrc [in] points to the block of input data
- pDst [out] points to the block of output data
- blockSize [in] number of input samples to process per call

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_decimate\_fast\_q31 (const riscv\_fir\_decimate\_instance\_q31 \*S, const q31\_t \*pSrc, q31\_t \*pDst, uint32\_t blockSize)

Processing function for the Q31 FIR decimator (fast variant).

Processing function for the Q31 FIR decimator (fast variant) for RISC-V Core with DSP enabled.

#### Remark

Refer to  $riscv\_fir\_decimate\_q31()$  for a slower implementation of this function which uses a 64-bit accumulator to provide higher precision. Both the slow and the fast versions use the same instance structure. Use function  $riscv\_fir\_decimate\_init\_q31()$  to initialize the filter structure.

Scaling and Overflow Behavior This function is optimized for speed at the expense of fixed-point precision and overflow protection. The result of each 1.31 x 1.31 multiplication is truncated to 2.30 format. These intermediate results are added to a 2.30 accumulator. Finally, the accumulator is saturated and converted to a 1.31 result. The fast version has the same overflow behavior as the standard version and provides less precision since it discards the low 32 bits of each multiplication result. In order to avoid overflows completely the input signal must be scaled down by log2(numTaps) bits (where log2 is read as log to the base 2).

# **Parameters**

- **S [in]** points to an instance of the Q31 FIR decimator structure
- pSrc [in] points to the block of input data
- pDst [out] points to the block of output data
- blockSize [in] number of samples to process

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_fir\_decimate\_init\_f32 (riscv\_fir\_decimate\_instance\_f32 \*S, uint16\_t numTaps, uint8\_t M, const float32\_t \*pCoeffs, float32\_t \*pState, uint32\_t blockSize)

Initialization function for the floating-point FIR decimator.

**Details** pCoeffs points to the array of filter coefficients stored in time reversed order:

pState points to the array of state variables. pState is of length numTaps+blockSize-1 words where blockSize is the number of input samples passed to riscv\_fir\_decimate\_f32(). M is the decimation factor.

#### **Parameters**

- S [inout] points to an instance of the floating-point FIR decimator structure
- numTaps [in] number of coefficients in the filter
- M [in] decimation factor
- pCoeffs [in] points to the filter coefficients
- pState [in] points to the state buffer
- blockSize [in] number of input samples to process per call

**Returns** execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV MATH LENGTH ERROR: blockSize is not a multiple of M

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_fir\_decimate\_init\_f64 (riscv\_fir\_decimate\_instance\_f64 \*S, uint16\_t numTaps, uint8\_t M, const float64\_t \*pCoeffs, float64\_t \*pState, uint32\_t blockSize)

Initialization function for the floating-point FIR decimator.

**Details** pCoeffs points to the array of filter coefficients stored in time reversed order:

pState points to the array of state variables. pState is of length numTaps+blockSize-1 words where blockSize is the number of input samples passed to riscv\_fir\_decimate\_f64(). M is the decimation factor.

## **Parameters**

- S [inout] points to an instance of the floating-point FIR decimator structure
- numTaps [in] number of coefficients in the filter
- M [in] decimation factor
- pCoeffs [in] points to the filter coefficients
- pState [in] points to the state buffer
- blockSize [in] number of input samples to process per call

## Returns execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_LENGTH\_ERROR: blockSize is not a multiple of M

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_fir\_decimate\_init\_q15 (riscv\_fir\_decimate\_instance\_q15 \*S, uint16\_t numTaps, uint8\_t M, const q15\_t \*pCoeffs, q15\_t \*pState, uint32\_t blockSize)

Initialization function for the Q15 FIR decimator.

**Details** pCoeffs points to the array of filter coefficients stored in time reversed order:

pState points to the array of state variables. pState is of length numTaps+blockSize-1 words where blockSize is the number of input samples to the call riscv\_fir\_decimate\_q15(). M is the decimation factor.

#### **Parameters**

- S [inout] points to an instance of the Q15 FIR decimator structure
- numTaps [in] number of coefficients in the filter
- M [in] decimation factor
- pCoeffs [in] points to the filter coefficients
- pState [in] points to the state buffer
- blockSize [in] number of input samples to process

**Returns** execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV MATH LENGTH ERROR: blockSize is not a multiple of M

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_fir\_decimate\_init\_q31 (riscv\_fir\_decimate\_instance\_q31 \*S, uint16\_t numTaps, uint8\_t M, const q31\_t \*pCoeffs, q31\_t \*pState, uint32\_t blockSize)

Initialization function for the O31 FIR decimator.

**Details** pCoeffs points to the array of filter coefficients stored in time reversed order:

pState points to the array of state variables. pState is of length numTaps+blockSize-1 words where blockSize is the number of input samples passed to riscv\_fir\_decimate\_q31(). M is the decimation factor.

## **Parameters**

- **S [inout]** points to an instance of the Q31 FIR decimator structure
- numTaps [in] number of coefficients in the filter
- M [in] decimation factor
- pCoeffs [in] points to the filter coefficients
- pState [in] points to the state buffer
- blockSize [in] number of input samples to process

## Returns execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_LENGTH\_ERROR: blockSize is not a multiple of M

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_decimate\_q15 (const riscv\_fir\_decimate\_instance\_q15 \*S, const q15\_t \*pSrc, q15\_t \*pDst, uint32\_t blockSize)

Processing function for the Q15 FIR decimator.

## Remark

Refer to riscv\_fir\_decimate\_fast\_q15() for a faster but less precise implementation of this function.

Scaling and Overflow Behavior The function is implemented using a 64-bit internal accumulator. Both coefficients and state variables are represented in 1.15 format and multiplications yield a 2.30 result. The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format. There is no risk of internal overflow with this approach and the full precision of intermediate multiplications is preserved. After all additions have been performed, the accumulator is truncated to 34.15 format by discarding low 15 bits. Lastly, the accumulator is saturated to yield a result in 1.15 format.

#### **Parameters**

- S [in] points to an instance of the Q15 FIR decimator structure
- pSrc [in] points to the block of input data
- pDst [out] points to the block of output data

• blockSize – [in] number of input samples to process per call

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_decimate\_q31 (const riscv\_fir\_decimate\_instance\_q31 \*S, const q31\_t \*pSrc, q31\_t \*pDst, uint32\_t blockSize)

Processing function for the Q31 FIR decimator.

#### Remark

Refer to riscv\_fir\_decimate\_fast\_q31() for a faster but less precise implementation of this function.

Scaling and Overflow Behavior The function is implemented using an internal 64-bit accumulator. The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit. Thus, if the accumulator result overflows it wraps around rather than clip. In order to avoid overflows completely the input signal must be scaled down by log2(numTaps) bits (where log2 is read as log to the base 2). After all multiply-accumulates are performed, the 2.62 accumulator is truncated to 1.32 format and then saturated to 1.31 format.

#### **Parameters**

- S [in] points to an instance of the Q31 FIR decimator structure
- pSrc [in] points to the block of input data
- pDst [out] points to the block of output data
- blockSize [in] number of input samples to process

## Finite Impulse Response (FIR) Filters

```
RISCV_DSP_ATTRIBUTE void riscv_fir_f16 (const riscv_fir_instance_f16 *S, const float16_t *pSrc, float16_t *pDst, uint32_t blockSize)

RISCV_DSP_ATTRIBUTE void riscv_fir_f32 (const riscv_fir_instance_f32 *S, const float32_t *pSrc, float32_t *pDst, uint32_t blockSize)

RISCV_DSP_ATTRIBUTE void riscv_fir_f64 (const riscv_fir_instance_f64 *S, const float64_t *pSrc, float64_t *pDst, uint32_t blockSize)

RISCV_DSP_ATTRIBUTE void riscv_fir_fast_q15 (const riscv_fir_instance_q15 *S, const q15_t *pSrc, q15_t *pDst, uint32_t blockSize)

RISCV_DSP_ATTRIBUTE void riscv_fir_fast_q31 (const riscv_fir_instance_q31 *S, const q31_t *pSrc, q31_t *pDst, uint32_t blockSize)

RISCV_DSP_ATTRIBUTE void riscv_fir_init_f16 (riscv_fir_instance_f16 *S, uint16_t numTaps, const float16_t *pCoeffs, float16_t *pState, uint32_t blockSize)
```

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_init\_f32 (riscv\_fir\_instance\_f32 \*S, uint16\_t numTaps, const float32\_t \*pCoeffs, float32\_t \*pState, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_init\_f64 (riscv\_fir\_instance\_f64 \*S, uint16\_t numTaps, const float64\_t \*pCoeffs, float64\_t \*pState, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_fir\_init\_q15 (riscv\_fir\_instance\_q15 \*S, uint16\_t numTaps, const q15\_t \*pCoeffs, q15\_t \*pState, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_init\_q31 (riscv\_fir\_instance\_q31 \*S, uint16\_t numTaps, const q31\_t \*pCoeffs, q31\_t \*pState, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_init\_q7 (riscv\_fir\_instance\_q7 \*S, uint16\_t numTaps, const q7\_t \*pCoeffs, q7\_t \*pState, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_q15 (const riscv\_fir\_instance\_q15 \*S, const q15\_t \*pSrc, q15\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_q31 (const riscv\_fir\_instance\_q31 \*S, const q31\_t \*pSrc, q31\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_q7 (const riscv\_fir\_instance\_q7 \*S, const q7\_t \*pSrc, q7\_t \*pDst, uint32\_t blockSize)


group FIR

This set of functions implements Finite Impulse Response (FIR) filters for Q7, Q15, Q31, and floating-point data types. Fast versions of Q15 and Q31 are also provided. The functions operate on blocks of input and output data and each call to the function processes blockSize samples through the filter. pSrc and pDst points to input and output arrays containing blockSize values.

The array length L must be a multiple of x. L = x \* a:

- x is 4 for f32
- x is 4 for q31
- x is 4 for f16 (so managed like the f32 version and not like the q15 one)
- x is 8 for q15
- x is 16 for q7

**Algorithm** The FIR filter algorithm is based upon a sequence of multiply-accumulate (MAC) operations. Each filter coefficient b[n] is multiplied by a state variable which equals a previous input sample x[n].



pCoeffs points to a coefficient array of size numTaps. Coefficients are stored in time reversed order.

pState points to a state array of size numTaps + blockSize - 1. Samples in the state buffer are stored in the following order.

Note that the length of the state buffer exceeds the length of the coefficient array by blockSize-1. The increased state buffer length allows circular addressing, which is traditionally used in the FIR filters, to be avoided and yields a significant speed improvement. The state variables are updated after each block of data is processed; the coefficients are untouched.

**Instance Structure** The coefficients and state variables for a filter are stored together in an instance data structure. A separate instance structure must be defined for each filter. Coefficient arrays may be shared among several instances while state variable arrays cannot be shared. There are separate instance structure declarations for each of the 4 supported data types.

**Initialization Functions** There is also an associated initialization function for each data type. The initialization function performs the following operations:

- Sets the values of the internal structure fields.
- Zeros out the values in the state buffer. To do this manually without calling the init function, assign the follow subfields of the instance structure: numTaps, pCoeffs, pState. Also set all of the values in pState to zero.

Use of the initialization function is optional. However, if the initialization function is used, then the instance structure cannot be placed into a const data section. To place an instance structure into a const data section, the instance structure must be manually initialized. Set the values in the state buffer to zeros before static initialization. The code below statically initializes each of the 4 different data type filter instance structures where numTaps is the number of filter coefficients in the filter; pState is the address of the state buffer; pCoeffs is the address of the coefficient buffer.

**Initialization of Helium version** For Helium version the array of coefficients must be padded with zero to contain a full number of lanes.

The additional coefficients (x \* a - numTaps) must be set to 0. numTaps is still set to its right value in the init function. It means that the implementation may require to read more coefficients due to the vectorization and to avoid having to manage too many different cases in the code.

**Helium state buffer** The state buffer must contain some additional temporary data used during the computation but which is not the state of the FIR. The first A samples are temporary data. The remaining samples are the state of the FIR filter.

So the state buffer has size numTaps + A + blockSize - 1 :

- A is blockSize for f32
- A is 8\*ceil(blockSize/8) for f16
- A is 8\*ceil(blockSize/4) for q31
- A is 0 for other datatypes (q15 and q7)

**Fixed-Point Behavior** Care must be taken when using the fixed-point versions of the FIR filter functions. In particular, the overflow and saturation behavior of the accumulator used in each function must be considered. Refer to the function specific documentation below for usage guidelines.

## **Functions**

```
RISCV_DSP_ATTRIBUTE void riscv_fir_f16 (const riscv_fir_instance_f16 *S, const float16_t *pSrc, float16_t *pDst, uint32_t blockSize)
```

Processing function for floating-point FIR filter.

Processing function for the floating-point FIR filter.

#### **Parameters**

- S [in] points to an instance of the floating-point FIR filter structure
- pSrc [in] points to the block of input data
- pDst [out] points to the block of output data
- blockSize [in] number of samples to process

```
RISCV_DSP_ATTRIBUTE void riscv_fir_f32 (const riscv_fir_instance_f32 *S, const float32_t *pSrc, float32_t *pDst, uint32_t blockSize)
```

Processing function for floating-point FIR filter.

Processing function for the floating-point FIR filter.

## **Parameters**

- S [in] points to an instance of the floating-point FIR filter structure
- pSrc [in] points to the block of input data
- pDst [out] points to the block of output data
- blockSize [in] number of samples to process

# RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_f64 (const riscv\_fir\_instance\_f64 \*S, const float64\_t \*pSrc, float64\_t \*pDst, uint32\_t blockSize)

Processing function for floating-point FIR filter.

Processing function for the floating-point FIR filter.

## **Parameters**

• S – [in] points to an instance of the floating-point FIR filter structure

- pSrc [in] points to the block of input data
- pDst [out] points to the block of output data
- blockSize [in] number of samples to process

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_fast\_q15 (const riscv\_fir\_instance\_q15 \*S, const q15\_t \*pSrc, q15\_t \*pDst, uint32\_t blockSize)

Processing function for the Q15 FIR filter (fast version).

Processing function for the fast Q15 FIR filter (fast version).

#### Remark

Refer to riscv\_fir\_q15() for a slower implementation of this function which uses 64-bit accumulation to avoid wrap around distortion. Both the slow and the fast versions use the same instance structure. Use function riscv\_fir\_init\_q15() to initialize the filter structure.

Scaling and Overflow Behavior This fast version uses a 32-bit accumulator with 2.30 format. The accumulator maintains full precision of the intermediate multiplication results but provides only a single guard bit. Thus, if the accumulator result overflows it wraps around and distorts the result. In order to avoid overflows completely the input signal must be scaled down by log2(numTaps) bits. The 2.30 accumulator is then truncated to 2.15 format and saturated to yield the 1.15 result.

#### **Parameters**

- S [in] points to an instance of the Q15 FIR filter structure
- pSrc [in] points to the block of input data
- pDst [out] points to the block of output data
- blockSize [in] number of samples to process

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_fast\_q31 (const riscv\_fir\_instance\_q31 \*S, const q31\_t \*pSrc, q31\_t \*pDst, uint32\_t blockSize)

Processing function for the Q31 FIR filter (fast version).

Processing function for the fast Q31 FIR filter (fast version).

## Remark

Refer to riscv\_fir\_q31() for a slower implementation of this function which uses a 64-bit accumulator to provide higher precision. Both the slow and the fast versions use the same instance structure. Use function riscv\_fir\_init\_q31() to initialize the filter structure.

**Scaling and Overflow Behavior** This function is optimized for speed at the expense of fixed-point precision and overflow protection. The result of each 1.31 x 1.31 multiplication is truncated to 2.30 format. These intermediate results are added to a 2.30 accumulator. Finally, the accumulator is saturated and converted to a 1.31 result. The fast version has the same overflow behavior as the standard version and provides less precision since it discards the low 32 bits of each multiplication result. In order to avoid overflows completely the input signal must be scaled down by log2(numTaps) bits.

#### **Parameters**

- S [in] points to an instance of the Q31 structure
- pSrc [in] points to the block of input data
- pDst [out] points to the block of output data
- blockSize [in] number of samples to process

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_init\_f16 (riscv\_fir\_instance\_f16 \*S, uint16\_t numTaps, const float16\_t \*pCoeffs, float16\_t \*pState, uint32\_t blockSize)

Initialization function for the floating-point FIR filter.

**Details** pCoeffs points to the array of filter coefficients stored in time reversed order:

pState points to the array of state variables. pState is of length numTaps+blockSize-1 samples (except for Helium - see below), where blockSize is the number of input samples processed by each call to riscv\_fir\_f16().

**Initialization of Helium version** For Helium version the array of coefficients must be a multiple of 4 (4a) even if less then 4a coefficients are defined in the FIR. The additional coefficients (4a - numTaps) must be set to 0. numTaps is still set to its right value in the init function. It means that the implementation may require to read more coefficients due to the vectorization and to avoid having to manage too many different cases in the code.

**Helium state buffer** The state buffer must contain some additional temporary data used during the computation but which is not the state of the FIR. The first 8\*ceil(blockSize/8) samples are temporary data. The remaining samples are the state of the FIR filter. So the state buffer has size numTaps + 8\*ceil(blockSize/8) + blockSize - 1

## **Parameters**

- **S** [inout] points to an instance of the floating-point FIR filter structure
- numTaps [in] number of filter coefficients in the filter
- pCoeffs [in] points to the filter coefficients buffer
- pState [in] points to the state buffer
- blockSize [in] number of samples processed per call

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_init\_f32 (riscv\_fir\_instance\_f32 \*S, uint16\_t numTaps, const float32\_t \*pCoeffs, float32\_t \*pState, uint32\_t blockSize)

Initialization function for the floating-point FIR filter.

**Details** pCoeffs points to the array of filter coefficients stored in time reversed order:

pState points to the array of state variables and some working memory for the Helium version. pState is of length numTaps+blockSize-1 samples (except for Helium - see below), where blockSize is the number of input samples processed by each call to riscv\_fir\_f32().

**Initialization of Helium version** For Helium version the array of coefficients must be a multiple of 4 (4a) even if less then 4a coefficients are defined in the FIR. The additional coefficients (4a - numTaps) must be set to 0. numTaps is still set to its right value in the init function. It means that the implementation may require to read more coefficients due to the vectorization and to avoid having to manage too many different cases in the code.

**Helium state buffer** The state buffer must contain some additional temporary data used during the computation but which is not the state of the FIR. The first blockSize samples are temporary data. The remaining samples are the state of the FIR filter. So the state buffer has size numTaps + 2 \* blockSize - 1

## **Parameters**

- S [inout] points to an instance of the floating-point FIR filter structure
- numTaps [in] number of filter coefficients in the filter
- pCoeffs [in] points to the filter coefficients buffer
- pState [in] points to the state buffer
- blockSize [in] number of samples processed per call

```
RISCV_DSP_ATTRIBUTE void riscv_fir_init_f64 (riscv_fir_instance_f64 *S, uint16_t numTaps, const float64_t *pCoeffs, float64_t *pState, uint32_t blockSize)
```

Initialization function for the floating-point FIR filter.

**Details** pCoeffs points to the array of filter coefficients stored in time reversed order:

pState points to the array of state variables. pState is of length numTaps+blockSize-1 samples, where blockSize is the number of input samples processed by each call to riscv\_fir\_f64().

There is no Helium version of the fir F64.

#### **Parameters**

- **S [inout]** points to an instance of the floating-point FIR filter structure
- numTaps [in] number of filter coefficients in the filter
- pCoeffs [in] points to the filter coefficients buffer
- pState [in] points to the state buffer
- blockSize [in] number of samples processed per call

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_fir\_init\_q15 (riscv\_fir\_instance\_q15 \*S, uint16\_t numTaps, const q15\_t \*pCoeffs, q15\_t \*pState, uint32\_t blockSize)

Initialization function for the Q15 FIR filter.

**Details** pCoeffs points to the array of filter coefficients stored in time reversed order: Note that numTaps must be even and greater than or equal to 4. To implement an odd length filter simply increase numTaps by 1 and set the last coefficient to zero. For example, to implement a filter with numTaps=3 and coefficients set numTaps=4 and use the coefficients: Similarly, to implement a two point filter set numTaps=4 and use the coefficients: pState points to the array of state variables. pState is of length numTaps+blockSize, when running on RISC-V Core with DSP enabled and is of length numTaps+blockSize-1, when running on RISC-V Core without DSP where blockSize is the number of input samples processed by each call to riscv\_fir\_q15().

**Initialization of Helium version** For Helium version the array of coefficients must be a multiple of 8 (8a) even if less then 8a coefficients are defined in the FIR. The additional coefficients (8a - numTaps) must be set to 0. numTaps is still set to its right value in the init function. It means that the implementation may require to read more coefficients due to the vectorization and to avoid having to manage too many different cases in the code.

## **Parameters**

- **S** [inout] points to an instance of the Q15 FIR filter structure.
- **numTaps** [in] number of filter coefficients in the filter. Must be even and greater than or equal to 4.
- pCoeffs [in] points to the filter coefficients buffer.
- pState [in] points to the state buffer.
- blockSize [in] number of samples processed per call.

## Returns execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: numTaps is not greater than or equal to 4 and even

```
RISCV_DSP_ATTRIBUTE void riscv_fir_init_q31 (riscv_fir_instance_q31 *S, uint16_t numTaps, const q31_t *pCoeffs, q31_t *pState, uint32_t blockSize)
```

Initialization function for the Q31 FIR filter.

**Details** pCoeffs points to the array of filter coefficients stored in time reversed order: pState points to the array of state variables. pState is of length numTaps+blockSize-1 samples (except for Helium - see below), where blockSize is the number of input samples processed by each call to riscv\_fir\_q31().

**Initialization of Helium version** For Helium version the array of coefficients must be a multiple of 4 (4a) even if less then 4a coefficients are defined in the FIR. The additional coefficients (4a - numTaps) must be set to 0. numTaps is still set to its right value in the init function. It means that the implementation may require to read more coefficients due to the vectorization and to avoid having to manage too many different cases in the code.

**Helium state buffer** The state buffer must contain some additional temporary data used during the computation but which is not the state of the FIR. The first 2\*4\*ceil(blockSize/4) samples are temporary data. The remaining samples are the state of the FIR filter. So the state buffer has size numTaps + 8\*ceil(blockSize/4) + blockSize - 1

#### **Parameters**

- S [inout] points to an instance of the Q31 FIR filter structure
- numTaps [in] number of filter coefficients in the filter
- pCoeffs [in] points to the filter coefficients buffer
- pState [in] points to the state buffer
- blockSize [in] number of samples processed

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_init\_q7 (riscv\_fir\_instance\_q7 \*S, uint16\_t numTaps, const q7\_t \*pCoeffs, q7\_t \*pState, uint32\_t blockSize)

Initialization function for the Q7 FIR filter.

**Details** pCoeffs points to the array of filter coefficients stored in time reversed order:

pState points to the array of state variables. pState is of length numTaps+blockSize-1 samples, where blockSize is the number of input samples processed by each call to riscv\_fir\_q7().

**Initialization of Helium version** For Helium version the array of coefficients must be a multiple of 16 (16a) even if less then 16a coefficients are defined in the FIR. The additional coefficients (16a - num-Taps) must be set to 0. numTaps is still set to its right value in the init function. It means that the implementation may require to read more coefficients due to the vectorization and to avoid having to manage too many different cases in the code.

# **Parameters**

- S [inout] points to an instance of the Q7 FIR filter structure
- numTaps [in] number of filter coefficients in the filter
- pCoeffs [in] points to the filter coefficients buffer
- pState [in] points to the state buffer
- blockSize [in] number of samples processed

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_q15 (const riscv\_fir\_instance\_q15 \*S, const q15\_t \*pSrc, q15\_t \*pDst, uint32\_t blockSize)

Processing function for the Q15 FIR filter.

#### Remark

Refer to riscv\_fir\_fast\_q15() for a faster but less precise implementation of this function.

Scaling and Overflow Behavior The function is implemented using a 64-bit internal accumulator. Both coefficients and state variables are represented in 1.15 format and multiplications yield a 2.30 result. The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format. There is no risk of internal overflow with this approach and the full precision of intermediate multiplications is preserved. After all additions have been performed, the accumulator is truncated to 34.15 format by discarding low 15 bits. Lastly, the accumulator is saturated to yield a result in 1.15 format.

#### **Parameters**

- S [in] points to an instance of the Q15 FIR filter structure
- pSrc [in] points to the block of input data
- pDst [out] points to the block of output data
- blockSize [in] number of samples to process

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_q31 (const riscv\_fir\_instance\_q31 \*S, const q31\_t \*pSrc, q31\_t \*pDst, uint32\_t blockSize)

Processing function for Q31 FIR filter.

Processing function for the Q31 FIR filter.

# Remark

Refer to riscv\_fir\_fast\_q31() for a faster but less precise implementation of this filter.

Scaling and Overflow Behavior The function is implemented using an internal 64-bit accumulator. The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit. Thus, if the accumulator result overflows it wraps around rather than clip. In order to avoid overflows completely the input signal must be scaled down by log2(numTaps) bits. After all multiply-accumulates are performed, the 2.62 accumulator is right shifted by 31 bits and saturated to 1.31 format to yield the final result.

## **Parameters**

- **S [in]** points to an instance of the Q31 FIR filter structure
- pSrc [in] points to the block of input data
- pDst [out] points to the block of output data
- blockSize [in] number of samples to process

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_q7 (const riscv\_fir\_instance\_q7 \*S, const q7\_t \*pSrc, q7\_t \*pDst, uint32\_t blockSize)

Processing function for Q7 FIR filter.

Processing function for the Q7 FIR filter.

**Scaling and Overflow Behavior** The function is implemented using a 32-bit internal accumulator. Both coefficients and state variables are represented in 1.7 format and multiplications yield a 2.14 result. The 2.14 intermediate results are accumulated in a 32-bit accumulator in 18.14 format. There is no risk of internal overflow with this approach and the full precision of intermediate multiplications is preserved. The accumulator is converted to 18.7 format by discarding the low 7 bits. Finally, the result is truncated to 1.7 format.

## **Parameters**

- S [in] points to an instance of the Q7 FIR filter structure
- pSrc [in] points to the block of input data
- pDst [out] points to the block of output data
- blockSize [in] number of samples to process

# Finite Impulse Response (FIR) Lattice Filters

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_lattice\_f32 (const riscv\_fir\_lattice\_instance\_f32 \*S, const float32\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_lattice\_init\_f32 (riscv\_fir\_lattice\_instance\_f32 \*S, uint16\_t numStages, const float32\_t \*pCoeffs, float32\_t \*pState)

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_lattice\_init\_q15 (riscv\_fir\_lattice\_instance\_q15 \*S, uint16\_t numStages, const q15\_t \*pCoeffs, q15\_t \*pState)

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_lattice\_init\_q31 (riscv\_fir\_lattice\_instance\_q31 \*S, uint16\_t numStages, const q31\_t \*pCoeffs, q31\_t \*pState)

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_lattice\_q15 (const riscv\_fir\_lattice\_instance\_q15 \*S, const q15\_t \*pSrc, q15\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_lattice\_q31 (const riscv\_fir\_lattice\_instance\_q31 \*S, const q31\_t \*pSrc, q31\_t \*pDst, uint32\_t blockSize)


# group FIR\_Lattice

## Deprecated:

Those functions are no more tested nor maintained and will be removed in a future version.

This set of functions implements Finite Impulse Response (FIR) lattice filters for Q15, Q31 and floating-point data types. Lattice filters are used in a variety of adaptive filter applications. The filter structure is feedforward and the net impulse response is finite length. The functions operate on blocks of input and output data and each call to the function processes blockSize samples through the filter. pSrc and pDst point to input and output arrays containing blockSize values.

## Algorithm



The following difference equation is implemented:

pCoeffs points to the array of reflection coefficients of size numStages. Reflection Coefficients are stored in the following order.

where M is number of stages

pState points to a state array of size numStages. The state variables (g values) hold previous inputs and are stored in the following order. The state variables are updated after each block of data is processed; the coefficients are untouched.

**Instance Structure** The coefficients and state variables for a filter are stored together in an instance data structure. A separate instance structure must be defined for each filter. Coefficient arrays may be shared among several instances while state variable arrays cannot be shared. There are separate instance structure declarations for each of the 3 supported data types.

**Initialization Functions** There is also an associated initialization function for each data type. The initialization function performs the following operations:

- Sets the values of the internal structure fields.
- Zeros out the values in the state buffer. To do this manually without calling the init function, assign the follow subfields of the instance structure: numStages, pCoeffs, pState. Also set all of the values in pState to zero.

Use of the initialization function is optional. However, if the initialization function is used, then the instance structure cannot be placed into a const data section. To place an instance structure into a const data section, the instance structure must be manually initialized. Set the values in the state buffer to zeros and then manually initialize the instance structure as follows:

where numStages is the number of stages in the filter; pState is the address of the state buffer; pCoeffs is the address of the coefficient buffer.

**Fixed-Point Behavior** Care must be taken when using the fixed-point versions of the FIR Lattice filter functions. In particular, the overflow and saturation behavior of the accumulator used in each function must be considered. Refer to the function specific documentation below for usage guidelines.

#### **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_lattice\_f32 (const riscv\_fir\_lattice\_instance\_f32 \*S, const float32\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)

Processing function for the floating-point FIR lattice filter.

#### **Parameters**

- **S [in]** points to an instance of the floating-point FIR lattice structure
- pSrc [in] points to the block of input data
- pDst [out] points to the block of output data
- blockSize [in] number of samples to process

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_lattice\_init\_f32 (riscv\_fir\_lattice\_instance\_f32 \*S, uint16\_t numStages, const float32\_t \*pCoeffs, float32\_t \*pState)

Initialization function for the floating-point FIR lattice filter.

# **Parameters**

- S [in] points to an instance of the floating-point FIR lattice structure
- numStages [in] number of filter stages
- pCoeffs [in] points to the coefficient buffer. The array is of length numStages
- pState [in] points to the state buffer. The array is of length numStages

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_lattice\_init\_q15 (riscv\_fir\_lattice\_instance\_q15 \*S, uint16\_t numStages, const q15\_t \*pCoeffs, q15\_t \*pState)

Initialization function for the Q15 FIR lattice filter.

# **Parameters**

- **S [in]** points to an instance of the Q15 FIR lattice structure
- numStages [in] number of filter stages
- pCoeffs [in] points to the coefficient buffer. The array is of length numStages
- pState [in] points to the state buffer. The array is of length numStages

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_lattice\_init\_q31 (riscv\_fir\_lattice\_instance\_q31 \*S, uint16\_t numStages, const q31\_t \*pCoeffs, q31\_t \*pState)

Initialization function for the Q31 FIR lattice filter.

### **Parameters**

- S [in] points to an instance of the Q31 FIR lattice structure
- numStages [in] number of filter stages
- pCoeffs [in] points to the coefficient buffer. The array is of length numStages
- pState [in] points to the state buffer. The array is of length numStages

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_lattice\_q15 (const riscv\_fir\_lattice\_instance\_q15 \*S, const q15\_t \*pSrc, q15\_t \*pDst, uint32\_t blockSize)

Processing function for Q15 FIR lattice filter.

Processing function for the Q15 FIR lattice filter.

### **Parameters**

- **S [in]** points to an instance of the Q15 FIR lattice structure
- pSrc [in] points to the block of input data
- pDst [out] points to the block of output data
- blockSize [in] number of samples to process

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_lattice\_q31 (const riscv\_fir\_lattice\_instance\_q31 \*S, const q31\_t \*pSrc, q31\_t \*pDst, uint32\_t blockSize)

Processing function for the Q31 FIR lattice filter.

**Scaling and Overflow Behavior** In order to avoid overflows the input signal must be scaled down by 2\*log2(numStages) bits.

# **Parameters**

- **S [in]** points to an instance of the Q31 FIR lattice structure
- pSrc [in] points to the block of input data
- pDst [out] points to the block of output data
- blockSize [in] number of samples to process

# Finite Impulse Response (FIR) Sparse Filters

```
RISCV_DSP_ATTRIBUTE void riscv_fir_sparse_f32 (riscv_fir_sparse_instance_f32 *S, const float32_t *pSrc, float32_t *pDst, float32_t *pScratchIn, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_fir_sparse_init_f32 (riscv_fir_sparse_instance_f32 *S, uint16_t numTaps, const float32_t *pCoeffs, float32_t *pState, int32_t *pTapDelay, uint16_t maxDelay, uint32_t blockSize)
```

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_sparse\_init\_q15 (riscv\_fir\_sparse\_instance\_q15 \*S, uint16\_t numTaps, const q15\_t \*pCoeffs, q15\_t \*pState, int32\_t \*pTapDelay, uint16\_t maxDelay, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_sparse\_init\_q31 (riscv\_fir\_sparse\_instance\_q31 \*S, uint16\_t numTaps, const q31\_t \*pCoeffs, q31\_t \*pState, int32\_t \*pTapDelay, uint16\_t maxDelay, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_sparse\_init\_q7 (riscv\_fir\_sparse\_instance\_q7 \*S, uint16\_t numTaps, const q7\_t \*pCoeffs, q7\_t \*pState, int32\_t \*pTapDelay, uint16\_t maxDelay, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_sparse\_q15 (riscv\_fir\_sparse\_instance\_q15 \*S, const q15\_t \*pSrc, q15\_t \*pDst, q15\_t \*pScratchIn, q31\_t \*pScratchOut, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_sparse\_q31 (riscv\_fir\_sparse\_instance\_q31 \*S, const q31\_t \*pSrc, q31\_t \*pDst, q31\_t \*pScratchIn, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_sparse\_q7 (riscv\_fir\_sparse\_instance\_q7 \*S, const q7\_t \*pSrc, q7\_t \*pDst, q7\_t \*pScratchIn, q31\_t \*pScratchOut, uint32\_t blockSize)

### group FIR\_Sparse


Deprecated:

Those functions are no more tested nor maintained and will be removed in a future version.

This group of functions implements sparse FIR filters. Sparse FIR filters are equivalent to standard FIR filters except that most of the coefficients are equal to zero. Sparse filters are used for simulating reflections in communications and audio applications.

There are separate functions for Q7, Q15, Q31, and floating-point data types. The functions operate on blocks of input and output data and each call to the function processes blockSize samples through the filter. pSrc and pDst points to input and output arrays respectively containing blockSize values.

**Algorithm** The sparse filter instant structure contains an array of tap indices pTapDelay which specifies the locations of the non-zero coefficients. This is in addition to the coefficient array b. The implementation essentially skips the multiplications by zero and leads to an efficient realization.



pCoeffs points to a coefficient array of size numTaps; pTapDelay points to an array of nonzero indices and is also of size numTaps; pState points to a state array of size maxDelay + blockSize, where maxDelay is the largest offset value that is ever used in the pTapDelay array. Some of the processing functions also require temporary working buffers.

**Instance Structure** The coefficients and state variables for a filter are stored together in an instance data structure. A separate instance structure must be defined for each filter. Coefficient and offset arrays may be shared among several instances while state variable arrays cannot be shared. There are separate instance structure declarations for each of the 4 supported data types.

**Initialization Functions** There is also an associated initialization function for each data type. The initialization function performs the following operations:

- Sets the values of the internal structure fields.
- Zeros out the values in the state buffer. To do this manually without calling the init function, assign the follow subfields of the instance structure: numTaps, pCoeffs, pTapDelay, maxDelay, stateIndex, pState. Also set all of the values in pState to zero.

Use of the initialization function is optional. However, if the initialization function is used, then the instance structure cannot be placed into a const data section. To place an instance structure into a const data section, the instance structure must be manually initialized. Set the values in the state buffer to zeros before static initialization. The code below statically initializes each of the 4 different data type filter instance structures

**Fixed-Point Behavior** Care must be taken when using the fixed-point versions of the sparse FIR filter functions. In particular, the overflow and saturation behavior of the accumulator used in each function must be considered. Refer to the function specific documentation below for usage guidelines.

# **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_sparse\_f32 (riscv\_fir\_sparse\_instance\_f32 \*S, const float32\_t \*pSrc, float32\_t \*pDst, float32\_t \*pScratchIn, uint32\_t blockSize)

Processing function for the floating-point sparse FIR filter.

#### **Parameters**

- S [in] points to an instance of the floating-point sparse FIR structure
- pSrc [in] points to the block of input data
- pDst [out] points to the block of output data
- pScratchIn [in] points to a temporary buffer of size blockSize
- blockSize [in] number of input samples to process

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_sparse\_init\_f32 (riscv\_fir\_sparse\_instance\_f32 \*S, uint16\_t numTaps, const float32\_t \*pCoeffs, float32\_t \*pState, int32\_t \*pTapDelay, uint16\_t maxDelay, uint32\_t blockSize)

Initialization function for the floating-point sparse FIR filter.

**Details** pCoeffs holds the filter coefficients and has length numTaps. pState holds the filter's state variables and must be of length maxDelay + blockSize, where maxDelay is the maximum number of delay line values. blockSize is the number of samples processed by the riscv\_fir\_sparse\_f32() function.

#### **Parameters**

- S [inout] points to an instance of the floating-point sparse FIR structure
- numTaps [in] number of nonzero coefficients in the filter
- pCoeffs [in] points to the array of filter coefficients
- pState [in] points to the state buffer
- pTapDelay [in] points to the array of offset times
- maxDelay [in] maximum offset time supported
- blockSize [in] number of samples that will be processed per block

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_sparse\_init\_q15 (riscv\_fir\_sparse\_instance\_q15 \*S, uint16\_t numTaps, const q15\_t \*pCoeffs, q15\_t \*pState, int32\_t \*pTapDelay, uint16\_t maxDelay, uint32\_t blockSize)

Initialization function for the Q15 sparse FIR filter.

Details pCoeffs holds the filter coefficients and has length numTaps. pState holds the filter's state variables and must be of length maxDelay + blockSize, where maxDelay is the maximum number of delay line values. blockSize is the number of words processed by riscv\_fir\_sparse\_q15() function.

# **Parameters**

• S – [inout] points to an instance of the Q15 sparse FIR structure

- numTaps [in] number of nonzero coefficients in the filter
- pCoeffs [in] points to the array of filter coefficients
- pState [in] points to the state buffer
- pTapDelay [in] points to the array of offset times
- maxDelay [in] maximum offset time supported
- blockSize [in] number of samples that will be processed per block

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_sparse\_init\_q31 (riscv\_fir\_sparse\_instance\_q31 \*S, uint16\_t numTaps, const q31\_t \*pCoeffs, q31\_t \*pState, int32\_t \*pTapDelay, uint16\_t maxDelay, uint32\_t blockSize)

Initialization function for the Q31 sparse FIR filter.

**Details** pCoeffs holds the filter coefficients and has length numTaps. pState holds the filter's state variables and must be of length maxDelay + blockSize, where maxDelay is the maximum number of delay line values. blockSize is the number of words processed by riscv\_fir\_sparse\_q31() function.

### **Parameters**

- S [inout] points to an instance of the Q31 sparse FIR structure
- numTaps [in] number of nonzero coefficients in the filter
- pCoeffs [in] points to the array of filter coefficients
- pState [in] points to the state buffer
- pTapDelay [in] points to the array of offset times
- maxDelay [in] maximum offset time supported
- blockSize [in] number of samples that will be processed per block

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_sparse\_init\_q7 (riscv\_fir\_sparse\_instance\_q7 \*S, uint16\_t numTaps, const q7\_t \*pCoeffs, q7\_t \*pState, int32\_t \*pTapDelay, uint16\_t maxDelay, uint32\_t blockSize)

Initialization function for the Q7 sparse FIR filter.

**Details** pCoeffs holds the filter coefficients and has length numTaps. pState holds the filter's state variables and must be of length maxDelay + blockSize, where maxDelay is the maximum number of delay line values. blockSize is the number of samples processed by the riscv\_fir\_sparse\_q7() function.

# **Parameters**

- **S [inout]** points to an instance of the Q7 sparse FIR structure
- numTaps [in] number of nonzero coefficients in the filter
- pCoeffs [in] points to the array of filter coefficients
- pState [in] points to the state buffer
- pTapDelay [in] points to the array of offset times

- maxDelay [in] maximum offset time supported
- blockSize [in] number of samples that will be processed per block

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_sparse\_q15 (riscv\_fir\_sparse\_instance\_q15 \*S, const q15\_t \*pSrc, q15\_t \*pDst, q15\_t \*pScratchIn, q31\_t \*pScratchOut, uint32\_t blockSize)

Processing function for the Q15 sparse FIR filter.

Scaling and Overflow Behavior The function is implemented using an internal 32-bit accumulator. The 1.15 x 1.15 multiplications yield a 2.30 result and these are added to a 2.30 accumulator. Thus the full precision of the multiplications is maintained but there is only a single guard bit in the accumulator. If the accumulator result overflows it will wrap around rather than saturate. After all multiply-accumulates are performed, the 2.30 accumulator is truncated to 2.15 format and then saturated to 1.15 format. In order to avoid overflows the input signal or coefficients must be scaled down by log2(numTaps) bits.

### **Parameters**

- S [in] points to an instance of the Q15 sparse FIR structure
- pSrc [in] points to the block of input data
- pDst [out] points to the block of output data
- pScratchIn [in] points to a temporary buffer of size blockSize
- pScratchOut [in] points to a temporary buffer of size blockSize
- blockSize [in] number of input samples to process per call

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_sparse\_q31 (riscv\_fir\_sparse\_instance\_q31 \*S, const q31\_t \*pSrc, q31\_t \*pDst, q31\_t \*pScratchIn, uint32\_t blockSize)

Processing function for the Q31 sparse FIR filter.

**Scaling and Overflow Behavior** The function is implemented using an internal 32-bit accumulator. The 1.31 x 1.31 multiplications are truncated to 2.30 format. This leads to loss of precision on the intermediate multiplications and provides only a single guard bit. If the accumulator result overflows, it wraps around rather than saturate. In order to avoid overflows the input signal or coefficients must be scaled down by log2(numTaps) bits.

### **Parameters**

- S [in] points to an instance of the Q31 sparse FIR structure
- pSrc [in] points to the block of input data
- pDst [out] points to the block of output data
- pScratchIn [in] points to a temporary buffer of size blockSize
- blockSize [in] number of input samples to process

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_sparse\_q7 (riscv\_fir\_sparse\_instance\_q7 \*S, const q7\_t \*pSrc, q7\_t \*pDst, q7\_t \*pScratchIn, q31\_t \*pScratchOut, uint32\_t blockSize)

Processing function for the Q7 sparse FIR filter.

**Scaling and Overflow Behavior** The function is implemented using a 32-bit internal accumulator. Both coefficients and state variables are represented in 1.7 format and multiplications yield a 2.14 result. The 2.14 intermediate results are accumulated in a 32-bit accumulator in 18.14 format. There is no risk of internal overflow with this approach and the full precision of intermediate multiplications is preserved. The accumulator is then converted to 18.7 format by discarding the low 7 bits. Finally, the result is truncated to 1.7 format.

#### **Parameters**

- **S [in]** points to an instance of the Q7 sparse FIR structure
- pSrc [in] points to the block of input data
- pDst [out] points to the block of output data
- pScratchIn [in] points to a temporary buffer of size blockSize
- pScratchOut [in] points to a temporary buffer of size blockSize
- blockSize [in] number of input samples to process

# Infinite Impulse Response (IIR) Lattice Filters

RISCV\_DSP\_ATTRIBUTE void riscv\_iir\_lattice\_f32 (const riscv\_iir\_lattice\_instance\_f32 \*S, const float32\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_iir\_lattice\_init\_f32 (riscv\_iir\_lattice\_instance\_f32 \*S, uint16\_t numStages, float32\_t \*pkCoeffs, float32\_t \*pvCoeffs, float32\_t \*pState, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_iir\_lattice\_init\_q15 (riscv\_iir\_lattice\_instance\_q15 \*S, uint16\_t numStages, q15\_t \*pkCoeffs, q15\_t \*pvCoeffs, q15\_t \*pState, uint32\_t blockSize)


RISCV\_DSP\_ATTRIBUTE void riscv\_iir\_lattice\_init\_q31 (riscv\_iir\_lattice\_instance\_q31 \*S, uint16\_t numStages, q31\_t \*pkCoeffs, q31\_t \*pvCoeffs, q31\_t \*pState, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_iir\_lattice\_q15 (const riscv\_iir\_lattice\_instance\_q15 \*S, const q15\_t \*pSrc, q15\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_iir\_lattice\_q31 (const riscv\_iir\_lattice\_instance\_q31 \*S, const q31\_t \*pSrc, q31\_t \*pDst, uint32\_t blockSize)

# group IIR\_Lattice

This set of functions implements lattice filters for Q15, Q31 and floating-point data types. Lattice filters are used in a variety of adaptive filter applications. The filter structure has feedforward and feedback components and the net impulse response is infinite length. The functions operate on blocks of input and output data and each call to the function processes blockSize samples through the filter. pSrc and pDst point to input and output arrays containing blockSize values.



# Algorithm

pkCoeffs points to array of reflection coefficients of size numStages. Reflection Coefficients are stored in time-reversed order.

pvCoeffs points to the array of ladder coefficients of size (numStages+1). Ladder coefficients are stored in time-reversed order.

pState points to a state array of size numStages + blockSize. The state variables shown in the figure above (the g values) are stored in the pState array. The state variables are updated after each block of data is processed; the coefficients are untouched.

**Instance Structure** The coefficients and state variables for a filter are stored together in an instance data structure. A separate instance structure must be defined for each filter. Coefficient arrays may be shared among several instances while state variable arrays cannot be shared. There are separate instance structure declarations for each of the 3 supported data types.

**Initialization Functions** There is also an associated initialization function for each data type. The initialization function performs the following operations:

- Sets the values of the internal structure fields.
- Zeros out the values in the state buffer. To do this manually without calling the init function, assign the follow subfields of the instance structure: numStages, pkCoeffs, pvCoeffs, pState. Also set all of the values in pState to zero.

Use of the initialization function is optional. However, if the initialization function is used, then the instance structure cannot be placed into a const data section. To place an instance structure into a const data section, the instance structure must be manually initialized. Set the values in the state buffer to zeros and then manually initialize the instance structure as follows:

where numStages is the number of stages in the filter; pState points to the state buffer array; pkCoeffs points to array of the reflection coefficients; pvCoeffs points to the array of ladder coefficients.

**Fixed-Point Behavior** Care must be taken when using the fixed-point versions of the IIR lattice filter functions. In particular, the overflow and saturation behavior of the accumulator used in each function must be considered. Refer to the function specific documentation below for usage guidelines.

### **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_iir\_lattice\_f32 (const riscv\_iir\_lattice\_instance\_f32 \*S, const float32\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)

Processing function for the floating-point IIR lattice filter.

#### **Parameters**

- S [in] points to an instance of the floating-point IIR lattice structure
- pSrc [in] points to the block of input data
- pDst [out] points to the block of output data
- blockSize [in] number of samples to process

RISCV\_DSP\_ATTRIBUTE void riscv\_iir\_lattice\_init\_f32 (riscv\_iir\_lattice\_instance\_f32 \*S, uint16\_t numStages, float32\_t \*pkCoeffs, float32\_t \*pvCoeffs, float32\_t \*pState, uint32\_t blockSize)

Initialization function for the floating-point IIR lattice filter.

#### **Parameters**

- **S [in]** points to an instance of the floating-point IIR lattice structure
- numStages [in] number of stages in the filter
- pkCoeffs [in] points to reflection coefficient buffer. The array is of length numStages
- pvCoeffs [in] points to ladder coefficient buffer. The array is of length numStages+1
- pState [in] points to state buffer. The array is of length numStages+blockSize
- blockSize [in] number of samples to process

RISCV\_DSP\_ATTRIBUTE void riscv\_iir\_lattice\_init\_q15 (riscv\_iir\_lattice\_instance\_q15 \*S, uint16\_t numStages, q15\_t \*pkCoeffs, q15\_t \*pvCoeffs, q15\_t \*pState, uint32\_t blockSize)

Initialization function for the Q15 IIR lattice filter.

# **Parameters**

- S [in] points to an instance of the Q15 IIR lattice structure
- numStages [in] number of stages in the filter
- pkCoeffs [in] points to reflection coefficient buffer. The array is of length numStages
- pvCoeffs [in] points to ladder coefficient buffer. The array is of length numStages+1
- pState [in] points to state buffer. The array is of length numStages+blockSize
- blockSize [in] number of samples to process

RISCV\_DSP\_ATTRIBUTE void riscv\_iir\_lattice\_init\_q31 (riscv\_iir\_lattice\_instance\_q31 \*S, uint16\_t numStages, q31\_t \*pkCoeffs, q31\_t \*pvCoeffs, q31\_t \*pState, uint32\_t blockSize)

Initialization function for the Q31 IIR lattice filter.

# **Parameters**

• S – [in] points to an instance of the Q31 IIR lattice structure

- numStages [in] number of stages in the filter
- pkCoeffs [in] points to reflection coefficient buffer. The array is of length numStages
- pvCoeffs [in] points to ladder coefficient buffer. The array is of length numStages+1
- pState [in] points to state buffer. The array is of length numStages+blockSize
- blockSize [in] number of samples to process

RISCV\_DSP\_ATTRIBUTE void riscv\_iir\_lattice\_q15 (const riscv\_iir\_lattice\_instance\_q15 \*S, const q15\_t \*pSrc, q15\_t \*pDst, uint32\_t blockSize)

Processing function for the Q15 IIR lattice filter.

Scaling and Overflow Behavior The function is implemented using an internal 64-bit accumulator. Both coefficients and state variables are represented in 1.15 format and multiplications yield a 2.30 result. The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format. There is no risk of internal overflow with this approach and the full precision of intermediate multiplications is preserved. After all additions have been performed, the accumulator is truncated to 34.15 format by discarding low 15 bits. Lastly, the accumulator is saturated to yield a result in 1.15 format.

#### **Parameters**

- S [in] points to an instance of the Q15 IIR lattice structure
- pSrc [in] points to the block of input data
- pDst [out] points to the block of output data
- blockSize [in] number of samples to process

RISCV\_DSP\_ATTRIBUTE void riscv\_iir\_lattice\_q31 (const riscv\_iir\_lattice\_instance\_q31 \*S, const q31\_t \*pSrc, q31\_t \*pDst, uint32\_t blockSize)

Processing function for the Q31 IIR lattice filter.

Scaling and Overflow Behavior The function is implemented using an internal 64-bit accumulator. The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit. Thus, if the accumulator result overflows it wraps around rather than clip. In order to avoid overflows completely the input signal must be scaled down by 2\*log2(numStages) bits. After all multiply-accumulates are performed, the 2.62 accumulator is saturated to 1.32 format and then truncated to 1.31 format.

### **Parameters**

- S [in] points to an instance of the Q31 IIR lattice structure
- pSrc [in] points to the block of input data
- pDst [out] points to the block of output data
- blockSize [in] number of samples to process

# **Levinson Durbin Algorithm**

RISCV\_DSP\_ATTRIBUTE void riscv\_levinson\_durbin\_f16 (const float16\_t \*phi, float16\_t \*a, float16\_t \*err, int nbCoefs)

RISCV\_DSP\_ATTRIBUTE void riscv\_levinson\_durbin\_f32 (const float32\_t \*phi, float32\_t \*a, float32\_t \*err, int nbCoefs)

RISCV\_DSP\_ATTRIBUTE void riscv\_levinson\_durbin\_q31 (const q31\_t \*phi, q31\_t \*a, q31\_t \*err, int nbCoefs)

group LD

### **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_levinson\_durbin\_f16 (const float16\_t \*phi, float16\_t \*a, float16\_t \*err, int nbCoefs)

Levinson Durbin.

### **Parameters**

- **phi** [in] autocovariance vector starting with lag 0 (length is nbCoefs + 1)
- a [out] autoregressive coefficients
- **err [out]** prediction error (variance)
- **nbCoefs** [in] number of autoregressive coefficients

RISCV\_DSP\_ATTRIBUTE void riscv\_levinson\_durbin\_f32 (const float32\_t \*phi, float32\_t \*a, float32\_t \*err, int nbCoefs)

Levinson Durbin.

### **Parameters**

- **phi** [in] autocovariance vector starting with lag 0 (length is nbCoefs + 1)
- a [out] autoregressive coefficients
- **err [out]** prediction error (variance)
- **nbCoefs** [in] number of autoregressive coefficients

RISCV\_DSP\_ATTRIBUTE void riscv\_levinson\_durbin\_q31 (const q31\_t \*phi, q31\_t \*a, q31\_t \*err, int nbCoefs)

Levinson Durbin.

## **Parameters**

- **phi** [in] autocovariance vector starting with lag 0 (length is nbCoefs + 1)
- a [out] autoregressive coefficients
- **err [out]** prediction error (variance)
- **nbCoefs** [in] number of autoregressive coefficients

# Least Mean Square (LMS) Filters

RISCV\_DSP\_ATTRIBUTE void riscv\_lms\_f32 (const riscv\_lms\_instance\_f32 \*S, const float32\_t \*pSrc, float32\_t \*pRef, float32\_t \*pOut, float32\_t \*pErr, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_lms\_init\_f32 (riscv\_lms\_instance\_f32 \*S, uint16\_t numTaps, float32\_t \*pCoeffs, float32\_t \*pState, float32\_t mu, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_lms\_init\_q15 (riscv\_lms\_instance\_q15 \*S, uint16\_t numTaps, q15\_t \*pCoeffs, q15\_t \*pState, q15\_t mu, uint32\_t blockSize, uint32\_t postShift)

RISCV\_DSP\_ATTRIBUTE void riscv\_lms\_init\_q31 (riscv\_lms\_instance\_q31 \*S, uint16\_t numTaps, q31\_t \*pCoeffs, q31\_t \*pState, q31\_t mu, uint32\_t blockSize, uint32\_t postShift)


RISCV\_DSP\_ATTRIBUTE void riscv\_lms\_q15 (const riscv\_lms\_instance\_q15 \*S, const q15\_t \*pSrc, q15\_t \*pRef, q15\_t \*p0ut, q15\_t \*pErr, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_lms\_q31 (const riscv\_lms\_instance\_q31 \*S, const q31\_t \*pSrc, q31\_t \*pRef, q31\_t \*pOut, q31\_t \*pErr, uint32\_t blockSize)

## group LMS

LMS filters are a class of adaptive filters that are able to "learn" an unknown transfer functions. LMS filters use a gradient descent method in which the filter coefficients are updated based on the instantaneous error signal. Adaptive filters are often used in communication systems, equalizers, and noise removal. The NMSIS DSP Library contains LMS filter functions that operate on Q15, Q31, and floating-point data types. The library also contains normalized LMS filters in which the filter coefficient adaptation is indepedent of the level of the input signal.

An LMS filter consists of two components as shown below. The first component is a standard transversal or FIR filter. The second component is a coefficient update mechanism. The LMS filter has two input signals. The "input" feeds the FIR filter while the "reference input" corresponds to the desired output of the FIR filter. That is, the FIR filter coefficients are updated so that the output of the FIR filter matches the reference input. The filter coefficient update mechanism is based on the difference between the FIR filter output and the reference input. This "error signal" tends towards zero as the filter adapts. The LMS processing functions accept the input and reference input signals and generate the filter output and error signal.



The functions operate on blocks of data and each call to the function processes blockSize samples through the filter. pSrc points to input signal, pRef points to reference signal, pOut points to output signal and pErr points to error signal. All arrays contain blockSize values.

The functions operate on a block-by-block basis. Internally, the filter coefficients b[n] are updated on a sample-by-sample basis. The convergence of the LMS filter is slower compared to the normalized LMS algorithm.

**Algorithm** The output signal y [n] is computed by a standard FIR filter:

The error signal equals the difference between the reference signal d[n] and the filter output:

After each sample of the error signal is computed, the filter coefficients b[k] are updated on a sample-by-sample basis: where mu is the step size and controls the rate of coefficient convergence.

In the APIs, pCoeffs points to a coefficient array of size numTaps. Coefficients are stored in time reversed order.

pState points to a state array of size numTaps + blockSize - 1. Samples in the state buffer are stored in the order:

Note that the length of the state buffer exceeds the length of the coefficient array by blockSize-1 samples. The increased state buffer length allows circular addressing, which is traditionally used in FIR filters, to be avoided and yields a significant speed improvement. The state variables are updated after each block of data is processed.

**Instance Structure** The coefficients and state variables for a filter are stored together in an instance data structure. A separate instance structure must be defined for each filter and coefficient and state arrays cannot be shared among instances. There are separate instance structure declarations for each of the 3 supported data types.

**Initialization Functions** There is also an associated initialization function for each data type. The initialization function performs the following operations:

- Sets the values of the internal structure fields.
- Zeros out the values in the state buffer. To do this manually without calling the init function, assign the follow subfields of the instance structure: numTaps, pCoeffs, mu, postShift (not for f32), pState. Also set all of the values in pState to zero.

Use of the initialization function is optional. However, if the initialization function is used, then the instance structure cannot be placed into a const data section. To place an instance structure into a const data section, the instance structure must be manually initialized. Set the values in the state buffer to zeros before static initialization. The code below statically initializes each of the 3 different data type filter instance structures where numTaps is the number of filter coefficients in the filter; pState is the address of the state buffer; pCoeffs is the address of the coefficient buffer; mu is the step size parameter; and postShift is the shift applied to coefficients.

**Fixed-Point Behavior** Care must be taken when using the Q15 and Q31 versions of the LMS filter. The following issues must be considered:

- · Scaling of coefficients
- · Overflow and saturation

Scaling of Coefficients Filter coefficients are represented as fractional values and coefficients are restricted to lie in the range [-1 +1). The fixed-point functions have an additional scaling parameter postShift. At the output of the filter's accumulator is a shift register which shifts the result by postShift bits. This essentially scales the filter coefficients by 2^postShift and allows the filter coefficients to exceed the range [+1 -1). The value of postShift is set by the user based on the expected gain through the system being modeled.

**Overflow and Saturation** Overflow and saturation behavior of the fixed-point Q15 and Q31 versions are described separately as part of the function specific documentation below.

#### **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_lms\_f32 (const riscv\_lms\_instance\_f32 \*S, const float32\_t \*pSrc, float32\_t \*pRef, float32\_t \*pOut, float32\_t \*pErr, uint32\_t blockSize)

Processing function for floating-point LMS filter.

# **Parameters**

- S [in] points to an instance of the floating-point LMS filter structure
- pSrc [in] points to the block of input data
- pRef [in] points to the block of reference data
- pOut [out] points to the block of output data
- **pErr [out]** points to the block of error data
- blockSize [in] number of samples to process

RISCV\_DSP\_ATTRIBUTE void riscv\_lms\_init\_f32 (riscv\_lms\_instance\_f32 \*S, uint16\_t numTaps, float32\_t \*pCoeffs, float32\_t \*pState, float32\_t mu, uint32\_t blockSize)

Initialization function for floating-point LMS filter.

**Details** pCoeffs points to the array of filter coefficients stored in time reversed order: The initial filter coefficients serve as a starting point for the adaptive filter. pState points to an array of length numTaps+blockSize-1 samples, where blockSize is the number of input samples processed by each call to riscv\_lms\_f32().

### **Parameters**

- S [in] points to an instance of the floating-point LMS filter structure
- numTaps [in] number of filter coefficients
- pCoeffs [in] points to coefficient buffer
- pState [in] points to state buffer
- mu [in] step size that controls filter coefficient updates
- blockSize [in] number of samples to process

RISCV\_DSP\_ATTRIBUTE void riscv\_lms\_init\_q15 (riscv\_lms\_instance\_q15 \*S, uint16\_t numTaps, q15\_t \*pCoeffs, q15\_t \*pState, q15\_t mu, uint32\_t blockSize, uint32\_t postShift)

Initialization function for the Q15 LMS filter.

**Details** pCoeffs points to the array of filter coefficients stored in time reversed order: The initial filter coefficients serve as a starting point for the adaptive filter. pState points to the array of state variables and size of array is numTaps+blockSize-1 samples, where blockSize is the number of input samples processed by each call to riscv\_lms\_q15().

### **Parameters**

- S [in] points to an instance of the Q15 LMS filter structure.
- numTaps [in] number of filter coefficients.
- **pCoeffs [in]** points to coefficient buffer.
- pState [in] points to state buffer.
- mu [in] step size that controls filter coefficient updates.
- blockSize [in] number of samples to process.
- **postShift** [in] bit shift applied to coefficients.

RISCV\_DSP\_ATTRIBUTE void riscv\_lms\_init\_q31 (riscv\_lms\_instance\_q31 \*S, uint16\_t numTaps, q31\_t \*pCoeffs, q31\_t \*pState, q31\_t mu, uint32\_t blockSize, uint32\_t postShift)

Initialization function for Q31 LMS filter.

**Details** pCoeffs points to the array of filter coefficients stored in time reversed order: The initial filter coefficients serve as a starting point for the adaptive filter. pState points to an array of length numTaps+blockSize-1 samples, where blockSize is the number of input samples processed by each call to riscv\_lms\_q31().

# **Parameters**

- S [in] points to an instance of the Q31 LMS filter structure
- numTaps [in] number of filter coefficients
- pCoeffs [in] points to coefficient buffer
- pState [in] points to state buffer
- mu [in] step size that controls filter coefficient updates

- blockSize [in] number of samples to process
- postShift [in] bit shift applied to coefficients

```
RISCV_DSP_ATTRIBUTE void riscv_lms_q15 (const riscv_lms_instance_q15 *S, const q15_t *pSrc, q15_t *pRef, q15_t *pOut, q15_t *pErr, uint32_t blockSize)
```

Processing function for Q15 LMS filter.

Scaling and Overflow Behavior The function is implemented using an internal 64-bit accumulator. Both coefficients and state variables are represented in 1.15 format and multiplications yield a 2.30 result. The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format. There is no risk of internal overflow with this approach and the full precision of intermediate multiplications is preserved. After all additions have been performed, the accumulator is truncated to 34.15 format by discarding low 15 bits. Lastly, the accumulator is saturated to yield a result in 1.15 format.

In this filter, filter coefficients are updated for each sample and the updation of filter cofficients are saturted.

#### **Parameters**

- S [in] points to an instance of the Q15 LMS filter structure
- pSrc [in] points to the block of input data
- pRef [in] points to the block of reference data
- pOut [out] points to the block of output data
- **pErr** [out] points to the block of error data
- blockSize [in] number of samples to process

```
RISCV_DSP_ATTRIBUTE void riscv_lms_q31 (const riscv_lms_instance_q31 *S, const q31_t *pSrc, q31_t *pRef, q31_t *p0ut, q31_t *pErr, uint32_t blockSize)
```

Processing function for Q31 LMS filter.

Scaling and Overflow Behavior The function is implemented using an internal 64-bit accumulator. The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit. Thus, if the accumulator result overflows it wraps around rather than clips. In order to avoid overflows completely the input signal must be scaled down by log2(numTaps) bits. The reference signal should not be scaled down. After all multiply-accumulates are performed, the 2.62 accumulator is shifted and saturated to 1.31 format to yield the final result. The output signal and error signal are in 1.31 format.

In this filter, filter coefficients are updated for each sample and the updation of filter cofficients are saturted.

## **Parameters**

- **S [in]** points to an instance of the Q31 LMS filter structure.
- pSrc [in] points to the block of input data.
- pRef [in] points to the block of reference data.
- pout [out] points to the block of output data.
- **pErr** [out] points to the block of error data.
- blockSize [in] number of samples to process.

### **Normalized LMS Filters**

RISCV\_DSP\_ATTRIBUTE void riscv\_lms\_norm\_f32 (riscv\_lms\_norm\_instance\_f32 \*S, const float32\_t \*pSrc, float32\_t \*pRef, float32\_t \*pOut, float32\_t \*pErr, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_lms\_norm\_init\_f32 (riscv\_lms\_norm\_instance\_f32 \*S, uint16\_t numTaps, float32\_t \*pCoeffs, float32\_t \*pState, float32\_t mu, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_lms\_norm\_init\_q15 (riscv\_lms\_norm\_instance\_q15 \*S, uint16\_t numTaps, q15\_t \*pCoeffs, q15\_t \*pState, q15\_t mu, uint32\_t blockSize, uint8\_t postShift)

RISCV\_DSP\_ATTRIBUTE void riscv\_lms\_norm\_init\_q31 (riscv\_lms\_norm\_instance\_q31 \*S, uint16\_t numTaps, q31\_t \*pCoeffs, q31\_t \*pState, q31\_t mu, uint32\_t blockSize, uint8\_t postShift)


RISCV\_DSP\_ATTRIBUTE void riscv\_lms\_norm\_q15 (riscv\_lms\_norm\_instance\_q15 \*S, const q15\_t \*pSrc, q15\_t \*pRef, q15\_t \*pOut, q15\_t \*pErr, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_lms\_norm\_q31 (riscv\_lms\_norm\_instance\_q31 \*S, const q31\_t \*pSrc, q31\_t \*pRef, q31\_t \*pOut, q31\_t \*pErr, uint32\_t blockSize)

### group LMS\_NORM

This set of functions implements a commonly used adaptive filter. It is related to the Least Mean Square (LMS) adaptive filter and includes an additional normalization factor which increases the adaptation rate of the filter. The NMSIS DSP Library contains normalized LMS filter functions that operate on Q15, Q31, and floating-point data types.

A normalized least mean square (NLMS) filter consists of two components as shown below. The first component is a standard transversal or FIR filter. The second component is a coefficient update mechanism. The NLMS filter has two input signals. The "input" feeds the FIR filter while the "reference input" corresponds to the desired output of the FIR filter. That is, the FIR filter coefficients are updated so that the output of the FIR filter matches the reference input. The filter coefficient update mechanism is based on the difference between the FIR filter output and the reference input. This "error signal" tends towards zero as the filter adapts. The NLMS processing functions accept the input and reference input signals and generate the filter output and error signal.



The functions operate on blocks of data and each call to the function processes blockSize samples through the filter. pSrc points to input signal, pRef points to reference signal, pOut points to output signal and pErr points to error signal. All arrays contain blockSize values.

The functions operate on a block-by-block basis. Internally, the filter coefficients b[n] are updated on a sample-by-sample basis. The convergence of the LMS filter is slower compared to the normalized LMS algorithm.

Algorithm The output signal y[n] is computed by a standard FIR filter:

The error signal equals the difference between the reference signal d[n] and the filter output:

After each sample of the error signal is computed the instanteous energy of the filter state variables is calculated: The filter coefficients b[k] are then updated on a sample-by-sample basis: where mu is the step size and controls the rate of coefficient convergence.

In the APIs, pCoeffs points to a coefficient array of size numTaps. Coefficients are stored in time reversed order.

pState points to a state array of size numTaps + blockSize - 1. Samples in the state buffer are stored in the order:

Note that the length of the state buffer exceeds the length of the coefficient array by blockSize-1 samples. The increased state buffer length allows circular addressing, which is traditionally used in FIR filters, to be avoided and yields a significant speed improvement. The state variables are updated after each block of data is processed.

**Instance Structure** The coefficients and state variables for a filter are stored together in an instance data structure. A separate instance structure must be defined for each filter and coefficient and state arrays cannot be shared among instances. There are separate instance structure declarations for each of the 3 supported data types.

**Initialization Functions** There is also an associated initialization function for each data type. The initialization function performs the following operations:

- Sets the values of the internal structure fields.
- Zeros out the values in the state buffer. To do this manually without calling the init function, assign the follow subfields of the instance structure: numTaps, pCoeffs, mu, energy, x0, pState. Also set all

of the values in pState to zero. For Q7, Q15, and Q31 the following fields must also be initialized; recipTable, postShift

Instance structure cannot be placed into a const data section and it is recommended to use the initialization function.

**Fixed-Point Behavior** Care must be taken when using the Q15 and Q31 versions of the normalised LMS filter. The following issues must be considered:

- · Scaling of coefficients
- · Overflow and saturation

Scaling of Coefficients (fixed point versions) Filter coefficients are represented as fractional values and coefficients are restricted to lie in the range [-1 +1). The fixed-point functions have an additional scaling parameter postShift. At the output of the filter's accumulator is a shift register which shifts the result by postShift bits. This essentially scales the filter coefficients by 2^postShift and allows the filter coefficients to exceed the range [+1 -1). The value of postShift is set by the user based on the expected gain through the system being modeled.

**Overflow and Saturation (fixed point versions)** Overflow and saturation behavior of the fixed-point Q15 and Q31 versions are described separately as part of the function specific documentation below.

## **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_lms\_norm\_f32 (riscv\_lms\_norm\_instance\_f32 \*S, const float32\_t \*pSrc, float32\_t \*pRef, float32\_t \*pOut, float32\_t \*pErr, uint32\_t blockSize)

Processing function for floating-point normalized LMS filter.

#### **Parameters**

- S [in] points to an instance of the floating-point normalized LMS filter structure
- pSrc [in] points to the block of input data
- **pRef** [in] points to the block of reference data
- pout [out] points to the block of output data
- pErr [out] points to the block of error data
- blockSize [in] number of samples to process

RISCV\_DSP\_ATTRIBUTE void riscv\_lms\_norm\_init\_f32 (riscv\_lms\_norm\_instance\_f32 \*S, uint16\_t numTaps, float32\_t \*pCoeffs, float32\_t \*pState, float32\_t mu, uint32\_t blockSize)

Initialization function for floating-point normalized LMS filter.

**Details** pCoeffs points to the array of filter coefficients stored in time reversed order: The initial filter coefficients serve as a starting point for the adaptive filter. pState points to an array of length numTaps+blockSize-1 samples, where blockSize is the number of input samples processed by each call to riscv\_lms\_norm\_f32().

# **Parameters**

• **S** – **[in]** points to an instance of the floating-point LMS filter structure

- numTaps [in] number of filter coefficients
- pCoeffs [in] points to coefficient buffer
- pState [in] points to state buffer
- mu [in] step size that controls filter coefficient updates
- blockSize [in] number of samples to process

RISCV\_DSP\_ATTRIBUTE void riscv\_lms\_norm\_init\_q15 (riscv\_lms\_norm\_instance\_q15 \*S, uint16\_t numTaps, q15\_t \*pCoeffs, q15\_t \*pState, q15\_t mu, uint32\_t blockSize, uint8\_t postShift)

Initialization function for Q15 normalized LMS filter.

**Details** pCoeffs points to the array of filter coefficients stored in time reversed order: The initial filter coefficients serve as a starting point for the adaptive filter. pState points to the array of state variables and size of array is numTaps+blockSize-1 samples, where blockSize is the number of input samples processed by each call to riscv\_lms\_norm\_q15().

### **Parameters**

- S [in] points to an instance of the Q15 normalized LMS filter structure.
- numTaps [in] number of filter coefficients.
- pCoeffs [in] points to coefficient buffer.
- pState [in] points to state buffer.
- mu [in] step size that controls filter coefficient updates.
- blockSize [in] number of samples to process.
- postShift [in] bit shift applied to coefficients.

RISCV\_DSP\_ATTRIBUTE void riscv\_lms\_norm\_init\_q31 (riscv\_lms\_norm\_instance\_q31 \*S, uint16\_t numTaps, q31\_t \*pCoeffs, q31\_t \*pState, q31\_t mu, uint32\_t blockSize, uint8\_t postShift)

Initialization function for Q31 normalized LMS filter.

**Details** pCoeffs points to the array of filter coefficients stored in time reversed order: The initial filter coefficients serve as a starting point for the adaptive filter. pState points to an array of length numTaps+blockSize-1 samples, where blockSize is the number of input samples processed by each call to riscv\_lms\_norm\_q31().

## **Parameters**

- **S [in]** points to an instance of the Q31 normalized LMS filter structure.
- numTaps [in] number of filter coefficients.
- pCoeffs [in] points to coefficient buffer.
- pState [in] points to state buffer.
- mu [in] step size that controls filter coefficient updates.
- blockSize [in] number of samples to process.

• **postShift** – [in] bit shift applied to coefficients.

```
RISCV_DSP_ATTRIBUTE void riscv_lms_norm_q15 (riscv_lms_norm_instance_q15 *S, const q15_t *pSrc, q15_t *pRef, q15_t *pOut, q15_t *pErr, uint32_t blockSize)
```

Processing function for Q15 normalized LMS filter.

Scaling and Overflow Behavior The function is implemented using a 64-bit internal accumulator. Both coefficients and state variables are represented in 1.15 format and multiplications yield a 2.30 result. The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format. There is no risk of internal overflow with this approach and the full precision of intermediate multiplications is preserved. After all additions have been performed, the accumulator is truncated to 34.15 format by discarding low 15 bits. Lastly, the accumulator is saturated to yield a result in 1.15 format.

In this filter, filter coefficients are updated for each sample and the updation of filter cofficients are saturted.

### **Parameters**

- S [in] points to an instance of the Q15 normalized LMS filter structure
- pSrc [in] points to the block of input data
- pRef [in] points to the block of reference data
- pOut [out] points to the block of output data
- pErr [out] points to the block of error data
- blockSize [in] number of samples to process

```
RISCV_DSP_ATTRIBUTE void riscv_lms_norm_q31 (riscv_lms_norm_instance_q31 *S, const q31_t *pSrc, q31_t *pRef, q31_t *pOut, q31_t *pErr, uint32_t blockSize)
```

Processing function for Q31 normalized LMS filter.

Scaling and Overflow Behavior The function is implemented using an internal 64-bit accumulator. The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit. Thus, if the accumulator result overflows it wraps around rather than clip. In order to avoid overflows completely the input signal must be scaled down by log2(numTaps) bits. The reference signal should not be scaled down. After all multiply-accumulates are performed, the 2.62 accumulator is shifted and saturated to 1.31 format to yield the final result. The output signal and error signal are in 1.31 format.

In this filter, filter coefficients are updated for each sample and the updation of filter cofficients are saturted.

### **Parameters**

- S [in] points to an instance of the Q31 normalized LMS filter structure
- pSrc [in] points to the block of input data
- pRef [in] points to the block of reference data
- pout [out] points to the block of output data
- pErr [out] points to the block of error data
- blockSize [in] number of samples to process

## Finite Impulse Response (FIR) Interpolator

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_interpolate\_f32 (const riscv\_fir\_interpolate\_instance\_f32 \*S, const float32\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_fir\_interpolate\_init\_f32 (riscv\_fir\_interpolate\_instance\_f32 \*S, uint8\_t L, uint16\_t numTaps, const float32\_t \*pCoeffs, float32\_t \*pState, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_fir\_interpolate\_init\_q15 (riscv\_fir\_interpolate\_instance\_q15 \*S, uint8\_t L, uint16\_t numTaps, const q15\_t \*pCoeffs, q15\_t \*pState, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_fir\_interpolate\_init\_q31 (riscv\_fir\_interpolate\_instance\_q31 \*S,

uint8\_t L, uint16\_t numTaps, const q31\_t \*pCoeffs, q31\_t \*pState, uint32\_t blockSize)


RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_interpolate\_q15 (const riscv\_fir\_interpolate\_instance\_q15 \*S, const q15\_t \*pSrc, q15\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_interpolate\_q31 (const riscv\_fir\_interpolate\_instance\_q31 \*S, const q31\_t \*pSrc, q31\_t \*pDst, uint32\_t blockSize)

# group FIR\_Interpolate

These functions combine an upsampler (zero stuffer) and an FIR filter. They are used in multirate systems for increasing the sample rate of a signal without introducing high frequency images. Conceptually, the functions are equivalent to the block diagram below:

After upsampling by a factor of L, the signal should be filtered by a lowpass filter with a normalized cutoff frequency of 1/L in order to eliminate high frequency copies of the spectrum. The user of the function is



responsible for providing the filter coefficients.

The FIR interpolator functions provided in the NMSIS DSP Library combine the upsampler and FIR filter in an efficient manner. The upsampler inserts L-1 zeros between each sample. Instead of multiplying by these zero values, the FIR filter is designed to skip them. This leads to an efficient implementation without any wasted effort. The functions operate on blocks of input and output data. pSrc points to an array of blockSize input values and pDst points to an array of blockSize\*L output values.

The library provides separate functions for Q15, Q31, and floating-point data types.

**Algorithm** The functions use a polyphase filter structure: This approach is more efficient than straightforward upsample-then-filter algorithms. With this method the computation is reduced by a factor of 1/L when compared to using a standard FIR filter.

pCoeffs points to a coefficient array of size numTaps. numTaps must be a multiple of the interpolation factor L and this is checked by the initialization functions. Internally, the function divides the FIR filter's impulse

response into shorter filters of length phaseLength=numTaps/L. Coefficients are stored in time reversed order.

pState points to a state array of size blockSize + phaseLength - 1. Samples in the state buffer are stored in the order:

The state variables are updated after each block of data is processed, the coefficients are untouched.

**Instance Structure** The coefficients and state variables for a filter are stored together in an instance data structure. A separate instance structure must be defined for each filter. Coefficient arrays may be shared among several instances while state variable array should be allocated separately. There are separate instance structure declarations for each of the 3 supported data types.

**Initialization Functions** There is also an associated initialization function for each data type. The initialization function performs the following operations:

- Sets the values of the internal structure fields.
- Zeros out the values in the state buffer.
- Checks to make sure that the length of the filter is a multiple of the interpolation factor. To do this manually without calling the init function, assign the follow subfields of the instance structure: L (interpolation factor), pCoeffs, phaseLength (numTaps / L), pState. Also set all of the values in pState to zero.

Use of the initialization function is optional. However, if the initialization function is used, then the instance structure cannot be placed into a const data section. To place an instance structure into a const data section, the instance structure must be manually initialized. The code below statically initializes each of the 3 different data type filter instance structures

where L is the interpolation factor; phaseLength=numTaps/L is the length of each of the shorter FIR filters used internally, pCoeffs is the address of the coefficient buffer; pState is the address of the state buffer. Be sure to set the values in the state buffer to zeros when doing static initialization.

**Fixed-Point Behavior** Care must be taken when using the fixed-point versions of the FIR interpolate filter functions. In particular, the overflow and saturation behavior of the accumulator used in each function must be considered. Refer to the function specific documentation below for usage guidelines.

#### **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_interpolate\_f32 (const riscv\_fir\_interpolate\_instance\_f32 \*S, const float32\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)

Processing function for floating-point FIR interpolator.

Processing function for the floating-point FIR interpolator.

### **Parameters**

- S [in] points to an instance of the floating-point FIR interpolator structure
- pSrc [in] points to the block of input data
- pDst [out] points to the block of output data
- blockSize [in] number of input samples to process

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_fir\_interpolate\_init\_f32 (riscv\_fir\_interpolate\_instance\_f32 uint8\_t L, uint16\_t numTaps, const float32\_t \*pCoeffs, float32\_t \*pState, uint32\_t blockSize)

Initialization function for the floating-point FIR interpolator.

**Details** pCoeffs points to the array of filter coefficients stored in time reversed order:

The length of the filter numTaps must be a multiple of the interpolation factor L.

pState points to the array of state variables. pState is of length (numTaps/L)+blockSize-1 words where blockSize is the number of input samples processed by each call to riscv\_fir\_interpolate\_f32().

### **Parameters**

- S [inout] points to an instance of the floating-point FIR interpolator structure
- L [in] upsample factor
- numTaps [in] number of filter coefficients in the filter
- pCoeffs [in] points to the filter coefficient buffer
- pState [in] points to the state buffer
- blockSize [in] number of input samples to process per call

#### **Returns** execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : filter length numTaps is not a multiple of the interpolation factor L

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_fir\_interpolate\_init\_q15 (riscv\_fir\_interpolate\_instance\_q1: uint8\_t L, uint16\_t numTaps, const q15\_t \*pCoeffs, q15\_t \*pState, uint32\_t blockSize)

Initialization function for the Q15 FIR interpolator.

**Details** pCoeffs points to the array of filter coefficients stored in time reversed order: The length of the filter numTaps must be a multiple of the interpolation factor L.

pState points to the array of state variables. pState is of length (numTaps/L)+blockSize-1 words where blockSize is the number of input samples processed by each call to riscv\_fir\_interpolate\_q15().

# **Parameters**

- **S** [inout] points to an instance of the Q15 FIR interpolator structure
- L [in] upsample factor
- numTaps [in] number of filter coefficients in the filter
- pCoeffs [in] points to the filter coefficient buffer
- pState [in] points to the state buffer
- blockSize [in] number of input samples to process per call

### Returns execution status

• RISCV\_MATH\_SUCCESS : Operation successful

 RISCV\_MATH\_ARGUMENT\_ERROR: filter length numTaps is not a multiple of the interpolation factor L

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_fir\_interpolate\_init\_q31 (riscv\_fir\_interpolate\_instance\_q3: uint8\_t L, uint16\_t numTaps, const q31\_t \*pCoeffs, q31\_t \*pState, uint32\_t blockSize)

Initialization function for the O31 FIR interpolator.

**Details** pCoeffs points to the array of filter coefficients stored in time reversed order: The length of the filter numTaps must be a multiple of the interpolation factor L.

pState points to the array of state variables. pState is of length (numTaps/L)+blockSize-1 words where blockSize is the number of input samples processed by each call to riscv\_fir\_interpolate\_q31().

### **Parameters**

- S [inout] points to an instance of the Q31 FIR interpolator structure
- L [in] upsample factor
- numTaps [in] number of filter coefficients in the filter
- pCoeffs [in] points to the filter coefficient buffer
- pState [in] points to the state buffer
- blockSize [in] number of input samples to process per call

### **Returns** execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : filter length numTaps is not a multiple of the interpolation factor L

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_interpolate\_q15 (const riscv\_fir\_interpolate\_instance\_q15 \*S, const q15\_t \*pSrc, q15\_t \*pDst, uint32\_t blockSize)

Processing function for the Q15 FIR interpolator.

Scaling and Overflow Behavior The function is implemented using a 64-bit internal accumulator. Both coefficients and state variables are represented in 1.15 format and multiplications yield a 2.30 result. The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format. There is no risk of internal overflow with this approach and the full precision of intermediate multiplications is preserved. After all additions have been performed, the accumulator is truncated to 34.15 format by discarding low 15 bits. Lastly, the accumulator is saturated to yield a result in 1.15 format.

# **Parameters**

- S [in] points to an instance of the Q15 FIR interpolator structure
- pSrc [in] points to the block of input data
- pDst [out] points to the block of output data
- blockSize [in] number of input samples to process

RISCV\_DSP\_ATTRIBUTE void riscv\_fir\_interpolate\_q31 (const riscv\_fir\_interpolate\_instance\_q31 \*S, const q31\_t \*pSrc, q31\_t \*pDst, uint32\_t blockSize)

Processing function for the Q31 FIR interpolator.

Scaling and Overflow Behavior The function is implemented using an internal 64-bit accumulator. The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit. Thus, if the accumulator result overflows it wraps around rather than clip. In order to avoid overflows completely the input signal must be scaled down by 1/(numTaps/L). since numTaps/L additions occur per output sample. After all multiply-accumulates are performed, the 2.62 accumulator is truncated to 1.32 format and then saturated to 1.31 format.

#### **Parameters**

- S [in] points to an instance of the Q31 FIR interpolator structure
- pSrc [in] points to the block of input data
- pDst [out] points to the block of output data
- blockSize [in] number of input samples to process

group groupFilters

# 3.3.8 Interpolation Functions

# **Bilinear Interpolation**

```
float16_t riscv_bilinear_interp_f16(const riscv_bilinear_interp_instance_f16 *S, float16_t X, float16_t Y)
float32_t riscv_bilinear_interp_f32(const riscv_bilinear_interp_instance_f32 *S, float32_t X, float32_t Y)
q15_t riscv_bilinear_interp_q15(riscv_bilinear_interp_instance_q15 *S, q31_t X, q31_t Y)
q31_t riscv_bilinear_interp_q31(riscv_bilinear_interp_instance_q31 *S, q31_t X, q31_t Y)
q7_t riscv_bilinear_interp_q7(riscv_bilinear_interp_instance_q7 *S, q31_t X, q31_t Y)
```

# group BilinearInterpolate

Bilinear interpolation is an extension of linear interpolation applied to a two dimensional grid. The underlying function f(x, y) is sampled on a regular grid and the interpolation process determines values between the grid points. Bilinear interpolation is equivalent to two step linear interpolation, first in the x-dimension and then in the y-dimension. Bilinear interpolation is often used in image processing to rescale images. The NMSIS DSP library provides bilinear interpolation functions for Q7, Q15, Q31, and floating-point data types.

# Algorithm end of LinearInterpolate group

The instance structure used by the bilinear interpolation functions describes a two dimensional data table. For floating-point, the instance structure is defined as:

where numRows specifies the number of rows in the table; numCols specifies the number of columns in the table; and pData points to an array of size numRows\*numCols values. The data table pTable is organized in row order and the supplied data values fall on integer indexes. That is, table element (x,y) is located at pTable[x + y\*numCols] where x and y are integers.

Let (x, y) specify the desired interpolation point. Then define:

The interpolated output point is computed as: Note that the coordinates (x, y) contain integer and fractional components. The integer components specify which portion of the table to use while the fractional components control the interpolation processor.

if (x,y) are outside of the table boundary, Bilinear interpolation returns zero output.

### **Functions**

float16\_t **riscv\_bilinear\_interp\_f16**(const riscv\_bilinear\_interp\_instance\_f16 \*S, float16\_t X, float16\_t Y)

Floating-point bilinear interpolation.

#### **Parameters**

- **S [inout]** points to an instance of the interpolation structure.
- **X** [in] interpolation coordinate.
- Y [in] interpolation coordinate.

Returns out interpolated value.

float32\_t riscv\_bilinear\_interp\_f32 (const riscv\_bilinear\_interp\_instance\_f32 \*S, float32\_t X, float32\_t Y)

Floating-point bilinear interpolation.

### **Parameters**

- **S [inout]** points to an instance of the interpolation structure.
- **X** [in] interpolation coordinate.
- Y [in] interpolation coordinate.

**Returns** out interpolated value.

q15\_t **riscv\_bilinear\_interp\_q15** (riscv\_bilinear\_interp\_instance\_q15 \*S, q31\_t X, q31\_t Y) Q15 bilinear interpolation.

#### **Parameters**

- **S [inout]** points to an instance of the interpolation structure.
- **X** [in] interpolation coordinate in 12.20 format.
- Y [in] interpolation coordinate in 12.20 format.

Returns out interpolated value.

q31\_t **riscv\_bilinear\_interp\_q31**(riscv\_bilinear\_interp\_instance\_q31 \*S, q31\_t X, q31\_t Y) Q31 bilinear interpolation.

# **Parameters**

- **S [inout]** points to an instance of the interpolation structure.
- **X [in]** interpolation coordinate in 12.20 format.
- Y [in] interpolation coordinate in 12.20 format.

Returns out interpolated value.

q7\_t **riscv\_bilinear\_interp\_q7** (riscv\_bilinear\_interp\_instance\_q7 \*S, q31\_t X, q31\_t Y) Q7 bilinear interpolation.

## **Parameters**


- **S [inout]** points to an instance of the interpolation structure.
- **X** [in] interpolation coordinate in 12.20 format.
- Y [in] interpolation coordinate in 12.20 format.

**Returns** out interpolated value.

# **Linear Interpolation**

# group LinearInterpolate

Linear interpolation is a method of curve fitting using linear polynomials. Linear interpolation works by effectively drawing a straight line between two neighboring samples and returning the appropriate point along that line.



A Linear Interpolate function calculates an output value(y), for the input(x) using linear interpolation of the input values x0, x1 (nearest input values) and the output values y0 and y1(nearest output values)

## Algorithm:

This set of functions implements Linear interpolation process for Q7, Q15, Q31, and floating-point data types. The functions operate on a single sample of data and each call to the function returns a single processed value. S points to an instance of the Linear Interpolate function data structure. x is the input sample value. The functions returns the output value.

if x is outside of the table boundary, Linear interpolation returns first value of the table if x is below input range and returns last value of table if x is above range.

### **Functions**

float16\_t riscv\_linear\_interp\_f16(const riscv\_linear\_interp\_instance\_f16 \*S, float16\_t x)

Process function for the floating-point Linear Interpolation Function.

## **Parameters**

- S [inout] is an instance of the floating-point Linear Interpolation structure
- **x** [in] input sample to process

**Returns** y processed output sample.

float32\_t riscv\_linear\_interp\_f32 (const riscv\_linear\_interp\_instance\_f32 \*S, float32\_t x)

Process function for the floating-point Linear Interpolation Function.

### **Parameters**

- S [inout] is an instance of the floating-point Linear Interpolation structure
- **x** [in] input sample to process

**Returns** y processed output sample.

q15\_t riscv\_linear\_interp\_q15(const q15\_t \*pYData, q31\_t x, uint32\_t nValues)

Process function for the Q15 Linear Interpolation Function.

Input sample x is in 12.20 format which contains 12 bits for table index and 20 bits for fractional part. This function can support maximum of table size  $2^{12}$ .

# **Parameters**

- **pYData [in]** pointer to Q15 Linear Interpolation table
- **x** [in] input sample to process
- nValues [in] number of table values

**Returns** y processed output sample.

q31\_t riscv\_linear\_interp\_q31(const q31\_t \*pYData, q31\_t x, uint32\_t nValues)

Process function for the Q31 Linear Interpolation Function.

Input sample x is in 12.20 format which contains 12 bits for table index and 20 bits for fractional part. This function can support maximum of table size  $2^{12}$ .

### **Parameters**

- pYData [in] pointer to Q31 Linear Interpolation table
- **x** [in] input sample to process
- nValues [in] number of table values

**Returns** y processed output sample.

```
q7_t riscv_linear_interp_q7(const q7_t *pYData, q31_t x, uint32_t nValues)
```

Process function for the Q7 Linear Interpolation Function.

Input sample x is in 12.20 format which contains 12 bits for table index and 20 bits for fractional part. This function can support maximum of table size  $2^{12}$ .

#### **Parameters**

- **pYData [in]** pointer to Q7 Linear Interpolation table
- **x** [in] input sample to process
- **nValues** [in] number of table values

**Returns** y processed output sample.

# **Cubic Spline Interpolation**

```
RISCV_DSP_ATTRIBUTE void riscv_spline_f32 (riscv_spline_instance_f32 *S, const float32_t *xq, float32_t *pDst, uint32_t blockSize)
```

```
RISCV_DSP_ATTRIBUTE void riscv_spline_init_f32 (riscv_spline_instance_f32 *S, riscv_spline_type type, const float32_t *x, const float32_t *y, uint32_t n, float32_t *coeffs, float32_t *tempBuffer)
```

# group SplineInterpolate

Spline interpolation is a method of interpolation where the interpolant is a piecewise-defined polynomial called "spline".

Given a function f defined on the interval [a,b], a set of n nodes x(i) where a=x(1)< x(2)< ... < x(n)=b and a set of n values y(i)=f(x(i)), a cubic spline interpolant S(x) is defined as:

## Introduction

where

Having defined h(i) = x(i+1) - x(i)

## Algorithm

It is possible to write the previous conditions in matrix form (Ax=B). In order to solve the system two boundary conditions are needed.

• Natural spline: S1''(x1)=2\*c(1)=0; Sn''(xn)=2\*c(n)=0 In matrix form:

• Parabolic runout spline: S1"(x1)=2\*c(1)=S2"(x2)=2\*c(2); Sn-1"(xn-1)=2\*c(n-1)=Sn"(xn)=2\*c(n) In matrix form:

A is a tridiagonal matrix (a band matrix of bandwidth 3) of size N=n+1. The factorization algorithms (A=LU) can be simplified considerably because a large number of zeros appear in regular patterns. The Crout method has been used: 1) Solve LZ=B

- 2) Solve UX=Z
- c(i) for i=1, ..., n-1 are needed to compute the n-1 polynomials. b(i) and d(i) are computed as:
  - b(i) = [y(i+1)-y(i)]/h(i)-h(i)\*[c(i+1)+2\*c(i)]/3
  - d(i) = [c(i+1)-c(i)]/[3\*h(i)] Moreover, a(i)=y(i).

It is possible to compute the interpolated vector for x values outside the input range (xq< x(1); xq> x(n)). The coefficients used to compute the y values for xq< x(1) are going to be the ones used for the first interval, while for xq>x(n) the coefficients used for the last interval.

#### Behaviour outside the given intervals

The initialization function takes as input two arrays that the user has to allocate: coeffs will contain the b, c, and d coefficients for the (n-1) intervals (n is the number of known points), hence its size must be 3\*(n-1); tempBuffer is temporally used for internal computations and its size is n+n-1.

### **Initialization function**

The x input array must be strictly sorted in ascending order and it must not contain twice the same value (x(i) < x(i+1)).

## **Functions**

```
RISCV_DSP_ATTRIBUTE void riscv_spline_f32 (riscv_spline_instance_f32 *S, const float32_t *xq, float32_t *pDst, uint32_t blockSize)
```

Processing function for the floating-point cubic spline interpolation.

#### **Parameters**

- **S** [in] points to an instance of the floating-point spline structure.
- xq [in] points to the x values of the interpolated data points.
- pDst [out] points to the block of output data.
- **blockSize [in]** number of samples of output data.

```
RISCV_DSP_ATTRIBUTE void riscv_spline_init_f32 (riscv_spline_instance_f32 *S, riscv_spline_type type, const float32_t *x, const float32_t *y, uint32_t n, float32_t *coeffs, float32_t *tempBuffer)
```

Initialization function for the floating-point cubic spline interpolation.

## **Parameters**

- **S [inout]** points to an instance of the floating-point spline structure.
- type [in] type of cubic spline interpolation (boundary conditions)
- $\mathbf{x} [\mathbf{in}]$  points to the x values of the known data points.
- y [in] points to the y values of the known data points.
- **n** [in] number of known data points.
- coeffs [in] coefficients array for b, c, and d
- tempBuffer [in] buffer array for internal computations

# group groupInterpolation

These functions perform 1- and 2-dimensional interpolation of data. Linear interpolation is used for 1-dimensional data and bilinear interpolation is used for 2-dimensional data.

# 3.3.9 Matrix Functions

# Householder transform of a vector

RISCV\_DSP\_ATTRIBUTE float16\_t riscv\_householder\_f16 (const float16\_t \*pSrc, const float16\_t threshold, uint32\_t blockSize, float16\_t \*pOut)

RISCV\_DSP\_ATTRIBUTE float32\_t riscv\_householder\_f32 (const float32\_t \*pSrc, const float32\_t threshold, uint32\_t blockSize, float32\_t \*pOut)

RISCV\_DSP\_ATTRIBUTE float64\_t riscv\_householder\_f64 (const float64\_t \*pSrc, const float64\_t threshold, uint32\_t blockSize, float64\_t \*pOut)

# group MatrixHouseholder

Computes the Householder transform of a vector x.

The Householder transform of x is a vector v with

$$v_0 = 1$$

and a scalar  $\beta$  such that:

$$P = I - \beta v v^T$$

is an orthogonal matrix and

$$Px = ||x||_2 e_1$$

So P is an hyperplane reflection such that the image of x is proportional to  $e_1$ .

 $e_1$  is the vector of coordinates:

$$\begin{pmatrix} 1 \\ 0 \\ \vdots \end{pmatrix}$$

If x is already proportional to  $e_1$  then the matrix P should be the identity.

Thus,  $\beta$  should be 0 and in this case the vector v can also be null.

But how do we detect that x is already proportional to  $e_1$ .

If x

$$x = \begin{pmatrix} x_0 \\ xr \end{pmatrix}$$

where xr is a vector.

The algorithm is computing the norm squared of this vector:

$$||xr||^2$$

and this value is compared to a threshold. If the value is smaller than the threshold, the algorithm is returning 0 for  $\beta$  and the householder vector.

This threshold is an argument of the function.

Default values are provided in the header dsp/matrix\_functions.h like for instance DEFAULT\_HOUSEHOLDER\_THRESHOLD\_F32

#### **Functions**

RISCV\_DSP\_ATTRIBUTE float16\_t riscv\_householder\_f16 (const float16\_t \*pSrc, const float16\_t threshold, uint32\_t blockSize, float16\_t \*pOut)

Householder transform of a half floating point vector.

#### **Parameters**

- pSrc [in] points to the input vector.
- threshold [in] norm2 threshold.
- **blockSize [in]** dimension of the vector space.
- **pOut [out]** points to the output vector.

**Returns** beta return the scaling factor beta

RISCV\_DSP\_ATTRIBUTE float32\_t riscv\_householder\_f32 (const float32\_t \*pSrc, const float32\_t threshold, uint32\_t blockSize, float32\_t \*pOut)

Householder transform of a floating point vector.

## **Parameters**

- pSrc [in] points to the input vector.
- threshold [in] norm2 threshold.

- blockSize [in] dimension of the vector space.
- pout [out] points to the output vector.

**Returns** beta return the scaling factor beta

RISCV\_DSP\_ATTRIBUTE float64\_t riscv\_householder\_f64 (const float64\_t \*pSrc, const float64\_t threshold, uint32\_t blockSize, float64\_t \*pOut)

Householder transform of a double floating point vector.

#### **Parameters**

- pSrc [in] points to the input vector.
- threshold [in] norm2 threshold.
- **blockSize** [in] dimension of the vector space.
- **pOut [out]** points to the output vector.

**Returns** beta return the scaling factor beta

#### **Matrix Addition**

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_add\_f16 (const riscv\_matrix\_instance\_f16 \*pSrcA, const riscv\_matrix\_instance\_f16 \*pSrcB, riscv\_matrix\_instance\_f16 \*pDst)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_add\_f32 (const riscv\_matrix\_instance\_f32 \*pSrcA, const riscv\_matrix\_instance\_f32 \*pSrcB, riscv\_matrix\_instance\_f32 \*pDst)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_add\_q15 (const riscv\_matrix\_instance\_q15 \*pSrcA, const riscv\_matrix\_instance\_q15 \*pSrcB, riscv\_matrix\_instance\_q15 \*pDst)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_add\_q31 (const riscv\_matrix\_instance\_q31 \*pSrcA, const riscv\_matrix\_instance\_q31 \*pSrcB, riscv\_matrix\_instance\_q31 \*pDst)

# group MatrixAdd

Adds two matrices.

$$\begin{pmatrix} a_{1,1} & a_{1,2} & a_{1,3} \\ a_{2,1} & a_{2,2} & a_{2,3} \\ a_{3,1} & a_{3,2} & a_{3,3} \end{pmatrix} + \begin{pmatrix} b_{1,1} & b_{1,2} & b_{1,3} \\ b_{2,1} & b_{2,2} & b_{2,3} \\ b_{3,1} & b_{3,2} & b_{3,3} \end{pmatrix} = \begin{pmatrix} a_{1,1} + b_{1,1} & a_{1,2} + b_{1,2} & a_{1,3} + b_{1,3} \\ a_{2,1} + b_{2,1} & a_{2,2} + b_{2,2} & a_{2,3} + b_{2,3} \\ a_{3,1} + b_{3,1} & a_{3,2} + b_{3,2} & a_{3,3} + b_{3,3} \end{pmatrix}$$

## Addition of two 3 x 3 matrices

The functions check to make sure that pSrcA, pSrcB, and pDst have the same number of rows and columns.

### **Functions**

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_add\_f16 (const riscv\_matrix\_instance\_f16 \*pSrcA, const riscv\_matrix\_instance\_f16 \*pSrcB, riscv\_matrix\_instance\_f16 \*pDst)

Floating-point matrix addition.

#### **Parameters**

- pSrcA [in] points to first input matrix structure
- pSrcB [in] points to second input matrix structure
- pDst [out] points to output matrix structure

#### **Returns** execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_SIZE\_MISMATCH: Matrix size check failed

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_add\_f32 (const riscv\_matrix\_instance\_f32 \*pSrcA, const riscv\_matrix\_instance\_f32 \*pSrcB, riscv\_matrix\_instance\_f32 \*pDst)

Floating-point matrix addition.

#### **Parameters**

- pSrcA [in] points to first input matrix structure
- pSrcB [in] points to second input matrix structure
- pDst [out] points to output matrix structure

## Returns execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_SIZE\_MISMATCH: Matrix size check failed

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_add\_q15 (const riscv\_matrix\_instance\_q15 \*pSrcA, const riscv\_matrix\_instance\_q15 \*pSrcB, riscv\_matrix\_instance\_q15 \*pDst)

Q15 matrix addition.

**Scaling and Overflow Behavior** The function uses saturating arithmetic. Results outside of the allowable Q15 range [0x8000 0x7FFF] are saturated.

#### **Parameters**

- pSrcA [in] points to first input matrix structure
- pSrcB [in] points to second input matrix structure
- pDst [out] points to output matrix structure

# Returns execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_SIZE\_MISMATCH: Matrix size check failed

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_add\_q31 (const riscv\_matrix\_instance\_q31 \*pSrcA, const riscv\_matrix\_instance\_q31 \*pSrcB, riscv\_matrix\_instance\_q31 \*pDst)

Q31 matrix addition.

**Scaling and Overflow Behavior** The function uses saturating arithmetic. Results outside of the allowable Q31 range [0x80000000 0x7FFFFFFF] are saturated.

#### **Parameters**

- pSrcA [in] points to first input matrix structure
- pSrcB [in] points to second input matrix structure
- pDst [out] points to output matrix structure

#### **Returns** execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV MATH SIZE MISMATCH: Matrix size check failed

## **Cholesky and LDLT decompositions**

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_cholesky\_f16 (const riscv\_matrix\_instance\_f16 \*pSrc, riscv\_matrix\_instance\_f16 \*pDst)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_cholesky\_f32 (const riscv\_matrix\_instance\_f32 \*pSrc, riscv\_matrix\_instance\_f32 \*pDst)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_cholesky\_f64 (const riscv\_matrix\_instance\_f64 \*pSrc, riscv\_matrix\_instance\_f64 \*pDst)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_ldlt\_f32 (const riscv\_matrix\_instance\_f32 \*pSrc, riscv\_matrix\_instance\_f32 \*pl, riscv\_matrix\_instance\_f32 \*pd, uint16\_t \*pp)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_ldlt\_f64 (const riscv\_matrix\_instance\_f64 \*pSrc, riscv\_matrix\_instance\_f64 \*pl, riscv\_matrix\_instance\_f64 \*pd, uint16\_t \*pp)

## group MatrixChol

Computes the Cholesky or LL^t decomposition of a matrix.

If the input matrix does not have a decomposition, then the algorithm terminates and returns error status RISCV\_MATH\_DECOMPOSITION\_FAILURE.

## RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_cholesky\_f16 (const riscv\_matrix\_instance\_f16 \*pSrc, riscv\_matrix\_instance\_f16 \*pDst)

Floating-point Cholesky decomposition of positive-definite matrix.

Floating-point Cholesky decomposition of Symmetric Positive Definite Matrix.

If the matrix is ill conditioned or only semi-definite, then it is better using the LDL $^t$ t decomposition. The decomposition of A is returning a lower triangular matrix U such that  $A = L L^t$ 

The destination matrix should be set to 0 before calling the functions because the function may not overwrite all output elements.

## **Parameters**

- pSrc [in] points to the instance of the input floating-point matrix structure.
- pDst [out] points to the instance of the output floating-point matrix structure.

**Returns** The function returns RISCV\_MATH\_SIZE\_MISMATCH, if the dimensions do not match.

## Returns execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_SIZE\_MISMATCH: Matrix size check failed
- RISCV\_MATH\_DECOMPOSITION\_FAILURE: Input matrix cannot be decomposed

## RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_cholesky\_f32 (const riscv\_matrix\_instance\_f32 \*pSrc, riscv\_matrix\_instance\_f32 \*pDst)

Floating-point Cholesky decomposition of positive-definite matrix.

Floating-point Cholesky decomposition of Symmetric Positive Definite Matrix.

If the matrix is ill conditioned or only semi-definite, then it is better using the LDL $^t$ t decomposition. The decomposition of A is returning a lower triangular matrix L such that  $A = L L^t$ 

The destination matrix should be set to 0 before calling the functions because the function may not overwrite all output elements.

#### **Parameters**

- pSrc [in] points to the instance of the input floating-point matrix structure.
- pDst [out] points to the instance of the output floating-point matrix structure.

**Returns** The function returns RISCV\_MATH\_SIZE\_MISMATCH, if the dimensions do not match.

## Returns execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_SIZE\_MISMATCH: Matrix size check failed
- RISCV\_MATH\_DECOMPOSITION\_FAILURE : Input matrix cannot be decomposed

## RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_cholesky\_f64 (const riscv\_matrix\_instance\_f64 \*pSrc, riscv\_matrix\_instance\_f64 \*pDst)

Floating-point Cholesky decomposition of positive-definite matrix.

Floating-point Cholesky decomposition of Symmetric Positive Definite Matrix.

If the matrix is ill conditioned or only semi-definite, then it is better using the LDL $^t$ t decomposition. The decomposition of A is returning a lower triangular matrix L such that  $A = L L^t$ 

The destination matrix should be set to 0 before calling the functions because the function may not overwrite all output elements.

#### **Parameters**

- pSrc [in] points to the instance of the input floating-point matrix structure.
- pDst [out] points to the instance of the output floating-point matrix structure.

**Returns** The function returns RISCV\_MATH\_SIZE\_MISMATCH, if the dimensions do not match.

#### **Returns** execution status

- RISCV MATH SUCCESS: Operation successful
- RISCV\_MATH\_SIZE\_MISMATCH: Matrix size check failed
- RISCV\_MATH\_DECOMPOSITION\_FAILURE : Input matrix cannot be decomposed

## RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_ldlt\_f32 (const riscv\_matrix\_instance\_f32 \*pSrc, riscv\_matrix\_instance\_f32 \*pl, riscv\_matrix\_instance\_f32 \*pd, uint16\_t \*pp)

Floating-point LDL^t decomposition of positive semi-definite matrix.

Floating-point LDL decomposition of Symmetric Positive Semi-Definite Matrix.

Computes the LDL<sup>^</sup>t decomposition of a matrix A such that P A P<sup>^</sup>t = L D L<sup>^</sup>t.

## **Parameters**

- pSrc [in] points to the instance of the input floating-point matrix structure.
- pl [out] points to the instance of the output floating-point triangular matrix structure.
- pd [out] points to the instance of the output floating-point diagonal matrix structure.
- **pp [out]** points to the instance of the output floating-point permutation vector.

**Returns** The function returns RISCV\_MATH\_SIZE\_MISMATCH, if the dimensions do not match.

## Returns execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV MATH SIZE MISMATCH: Matrix size check failed
- RISCV\_MATH\_DECOMPOSITION\_FAILURE: Input matrix cannot be decomposed

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_ldlt\_f64 (const riscv\_matrix\_instance\_f64 \*pSrc, riscv\_matrix\_instance\_f64 \*pl, riscv\_matrix\_instance\_f64 \*pd, uint16\_t \*pp)

Floating-point LDL^t decomposition of positive semi-definite matrix.

Floating-point LDL decomposition of Symmetric Positive Semi-Definite Matrix.

Computes the LDL $^t$  decomposition of a matrix A such that P A P $^t$  = L D L $^t$ .

## **Parameters**

- pSrc [in] points to the instance of the input floating-point matrix structure.
- pl [out] points to the instance of the output floating-point triangular matrix structure.
- pd [out] points to the instance of the output floating-point diagonal matrix structure.
- **pp [out]** points to the instance of the output floating-point permutation vector.

**Returns** The function returns RISCV\_MATH\_SIZE\_MISMATCH, if the dimensions do not match.

#### **Returns** execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_SIZE\_MISMATCH: Matrix size check failed
- RISCV\_MATH\_DECOMPOSITION\_FAILURE : Input matrix cannot be decomposed

## **Complex Matrix Multiplication**

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_cmplx\_mult\_f16 (const riscv\_matrix\_instance\_f16 \*pSrcA, const riscv\_matrix\_instance\_f16 \*pSrcB, riscv\_matrix\_instance\_f16 \*pDst)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_cmplx\_mult\_f32 (const riscv\_matrix\_instance\_f32 \*pSrcA, const riscv\_matrix\_instance\_f32 \*pSrcB, riscv\_matrix\_instance\_f32 \*pDst)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_cmplx\_mult\_q15 (const riscv\_matrix\_instance\_q15 \*pSrcA, const riscv\_matrix\_instance\_q15 \*pSrcB, riscv\_matrix\_instance\_q15 \*pDst, q15\_t \*pScratch)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_cmplx\_mult\_q31 (const riscv\_matrix\_instance\_q31 \*pSrcA, const riscv\_matrix\_instance\_q31 \*pSrcB, riscv\_matrix\_instance\_q31 \*pDst)

## group CmplxMatrixMult

Complex Matrix multiplication is only defined if the number of columns of the first matrix equals the number of rows of the second matrix. Multiplying an  $M \times M$  matrix with an  $M \times M$  matrix results in an  $M \times M$  matrix.

When matrix size checking is enabled, the functions check:

- that the inner dimensions of pSrcA and pSrcB are equal;
- that the size of the output matrix equals the outer dimensions of pSrcA and pSrcB.

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_cmplx\_mult\_f16 (const riscv\_matrix\_instance\_f16 \*pSrcA, const riscv\_matrix\_instance\_f16 \*pSrcB, riscv\_matrix\_instance\_f16 \*pDst)

Floating-point Complex matrix multiplication.

Floating-point, complex, matrix multiplication.

#### **Parameters**

- pSrcA [in] points to first input complex matrix structure
- pSrcB [in] points to second input complex matrix structure
- pDst [out] points to output complex matrix structure

#### **Returns** execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_SIZE\_MISMATCH: Matrix size check failed

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_cmplx\_mult\_f32 (const riscv\_matrix\_instance\_f32 \*pSrcA, const riscv\_matrix\_instance\_f32 \*pSrcB, riscv\_matrix\_instance\_f32 \*pDst)

Floating-point Complex matrix multiplication.

Floating-point, complex, matrix multiplication.

#### **Parameters**

- pSrcA [in] points to first input complex matrix structure
- pSrcB [in] points to second input complex matrix structure
- pDst [out] points to output complex matrix structure

## **Returns** execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_SIZE\_MISMATCH: Matrix size check failed

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_cmplx\_mult\_q15 (const riscv\_matrix\_instance\_q15 \*pSrcA, const riscv\_matrix\_instance\_q15 \*pSrcB, riscv\_matrix\_instance\_q15 \*pDst, q15\_t \*pScratch)

Q15 Complex matrix multiplication.

Q15, complex, matrix multiplication.

Conditions for optimum performance Input, output and state buffers should be aligned by 32-bit

**Scaling and Overflow Behavior** The function is implemented using an internal 64-bit accumulator. The inputs to the multiplications are in 1.15 format and multiplications yield a 2.30 result. The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format. This approach provides 33 guard bits and there is no risk of overflow. The 34.30 result is then truncated to 34.15 format by discarding the low 15 bits and then saturated to 1.15 format.

## **Parameters**

• pSrcA – [in] points to first input complex matrix structure

- pSrcB [in] points to second input complex matrix structure
- pDst [out] points to output complex matrix structure
- pScratch [in] points to an array for storing intermediate results

#### **Returns** execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV MATH SIZE MISMATCH: Matrix size check failed

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_cmplx\_mult\_q31 (const riscv\_matrix\_instance\_q31 \*pSrcA, const riscv\_matrix\_instance\_q31 \*pSrcB, riscv\_matrix\_instance\_q31 \*pDst)

- Q31 Complex matrix multiplication.
- Q31, complex, matrix multiplication.

Scaling and Overflow Behavior The function is implemented using an internal 64-bit accumulator. The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit. There is no saturation on intermediate additions. Thus, if the accumulator overflows it wraps around and distorts the result. The input signals should be scaled down to avoid intermediate overflows. The input is thus scaled down by log2(numColsA) bits to avoid overflows, as a total of numColsA additions are performed internally. The 2.62 accumulator is right shifted by 31 bits and saturated to 1.31 format to yield the final result.

#### **Parameters**

- pSrcA [in] points to first input complex matrix structure
- pSrcB [in] points to second input complex matrix structure
- pDst [out] points to output complex matrix structure

#### **Returns** execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_SIZE\_MISMATCH: Matrix size check failed

## **Complex Matrix Transpose**

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_cmplx\_trans\_f16 (const riscv\_matrix\_instance\_f16 \*pSrc, riscv\_matrix\_instance\_f16 \*pDst)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_cmplx\_trans\_f32 (const riscv\_matrix\_instance\_f32 \*pSrc, riscv\_matrix\_instance\_f32 \*pDst)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_cmplx\_trans\_q15 (const riscv\_matrix\_instance\_q15 \*pSrc, riscv\_matrix\_instance\_q15 \*pDst)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_cmplx\_trans\_q31 (const riscv\_matrix\_instance\_q31 \*pSrc, riscv\_matrix\_instance\_q31 \*pDst)

## group MatrixComplexTrans

Tranposes a complex matrix.

Transposing an M x N matrix flips it around the center diagonal and results in an N x M matrix.

$$\begin{pmatrix} a_{1,1} & a_{1,2} & a_{1,3} \\ a_{2,1} & a_{2,2} & a_{2,3} \\ a_{3,1} & a_{3,2} & a_{3,3} \end{pmatrix}^T = \begin{pmatrix} a_{1,1} & a_{2,1} & a_{3,1} \\ a_{1,2} & a_{2,2} & a_{3,2} \\ a_{1,3} & a_{2,3} & a_{3,3} \end{pmatrix}$$

## Transpose of a 3 x 3 matrix

## **Functions**

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_cmplx\_trans\_f16 (const riscv\_matrix\_instance\_f16 \*pSrc, riscv\_matrix\_instance\_f16 \*pDst)

Floating-point matrix transpose.

Floating-point complex matrix transpose.

#### **Parameters**

- pSrc [in] points to input matrix
- pDst [out] points to output matrix

Returns execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_SIZE\_MISMATCH: Matrix size check failed

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_cmplx\_trans\_f32 (const riscv\_matrix\_instance\_f32 \*pSrc, riscv\_matrix\_instance\_f32 \*pDst)

Floating-point matrix transpose.

Floating-point complex matrix transpose.

## **Parameters**

- pSrc [in] points to input matrix
- pDst [out] points to output matrix

**Returns** execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_SIZE\_MISMATCH: Matrix size check failed

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_cmplx\_trans\_q15 (const riscv\_matrix\_instance\_q15 \*pSrc, riscv\_matrix\_instance\_q15 \*pDst)

Q15 complex matrix transpose.

#### **Parameters**

- pSrc [in] points to input matrix
- pDst [out] points to output matrix

#### **Returns** execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_SIZE\_MISMATCH: Matrix size check failed

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_cmplx\_trans\_q31 (const riscv\_matrix\_instance\_q31 \*pSrc, riscv\_matrix\_instance\_q31 \*pDst)

Q31 complex matrix transpose.

## **Parameters**

- pSrc [in] points to input matrix
- pDst [out] points to output matrix

#### **Returns** execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_SIZE\_MISMATCH: Matrix size check failed

#### **Matrix Initialization**

```
RISCV_DSP_ATTRIBUTE void riscv_mat_init_f16 (riscv_matrix_instance_f16 *S, uint16_t nRows, uint16_t nColumns, float16_t *pData)
```

RISCV\_DSP\_ATTRIBUTE void riscv\_mat\_init\_f32 (riscv\_matrix\_instance\_f32 \*S, uint16\_t nRows, uint16\_t nColumns, float32\_t \*pData)

RISCV\_DSP\_ATTRIBUTE void riscv\_mat\_init\_f64 (riscv\_matrix\_instance\_f64 \*S, uint16\_t nRows, uint16\_t nColumns, float64\_t \*pData)

RISCV\_DSP\_ATTRIBUTE void riscv\_mat\_init\_q15 (riscv\_matrix\_instance\_q15 \*S, uint16\_t nRows, uint16\_t nColumns, q15\_t \*pData)

RISCV\_DSP\_ATTRIBUTE void riscv\_mat\_init\_q31 (riscv\_matrix\_instance\_q31 \*S, uint16\_t nRows, uint16\_t nColumns, q31\_t \*pData)

void **riscv\_mat\_init\_q7**(riscv\_matrix\_instance\_q7 \*S, uint16\_t nRows, uint16\_t nColumns, q7\_t \*pData)

## group MatrixInit

Initializes the underlying matrix data structure. The functions set the numRows, numCols, and pData fields of the matrix data structure.

RISCV\_DSP\_ATTRIBUTE void riscv\_mat\_init\_f16 (riscv\_matrix\_instance\_f16 \*S, uint16\_t nRows, uint16\_t nColumns, float16\_t \*pData)

Floating-point matrix initialization.

#### **Parameters**

- **S [inout]** points to an instance of the floating-point matrix structure
- nRows [in] number of rows in the matrix
- nColumns [in] number of columns in the matrix
- pData [in] points to the matrix data array

RISCV\_DSP\_ATTRIBUTE void riscv\_mat\_init\_f32 (riscv\_matrix\_instance\_f32 \*S, uint16\_t nRows, uint16\_t nColumns, float32\_t \*pData)

Floating-point matrix initialization.

## **Parameters**

- **S [inout]** points to an instance of the floating-point matrix structure
- **nRows** [in] number of rows in the matrix
- nColumns [in] number of columns in the matrix
- pData [in] points to the matrix data array

RISCV\_DSP\_ATTRIBUTE void riscv\_mat\_init\_f64 (riscv\_matrix\_instance\_f64 \*S, uint16\_t nRows, uint16\_t nColumns, float64\_t \*pData)

Floating-point matrix initialization.

## **Parameters**

- S [inout] points to an instance of the floating-point matrix structure
- **nRows** [in] number of rows in the matrix
- nColumns [in] number of columns in the matrix
- pData [in] points to the matrix data array

RISCV\_DSP\_ATTRIBUTE void riscv\_mat\_init\_q15 (riscv\_matrix\_instance\_q15 \*S, uint16\_t nRows, uint16\_t nColumns, q15\_t \*pData)

Q15 matrix initialization.

## **Parameters**

- **S** [inout] points to an instance of the floating-point matrix structure
- nRows [in] number of rows in the matrix
- nColumns [in] number of columns in the matrix
- pData [in] points to the matrix data array

RISCV\_DSP\_ATTRIBUTE void riscv\_mat\_init\_q31 (riscv\_matrix\_instance\_q31 \*S,
uint16\_t nRows, uint16\_t nColumns, q31\_t \*pData)

Q31 matrix initialization.

#### **Parameters**

- **S [inout]** points to an instance of the Q31 matrix structure
- nRows [in] number of rows in the matrix
- nColumns [in] number of columns in the matrix
- pData [in] points to the matrix data array

void **riscv\_mat\_init\_q7**(riscv\_matrix\_instance\_q7 \*S, uint16\_t nRows, uint16\_t nColumns, q7\_t \*pData) Q7 matrix initialization.

## **Parameters**

- **S [inout]** points to an instance of the floating-point matrix structure
- nRows [in] number of rows in the matrix
- **nColumns** [in] number of columns in the matrix
- pData [in] points to the matrix data array

Returns none

#### **Matrix Inverse**

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_inverse\_f16 (const riscv\_matrix\_instance\_f16 \*pSrc, riscv\_matrix\_instance\_f16 \*pDst)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_inverse\_f32 (const riscv\_matrix\_instance\_f32 \*pSrc, riscv\_matrix\_instance\_f32 \*pDst)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_inverse\_f64 (const riscv\_matrix\_instance\_f64 \*pSrc, riscv\_matrix\_instance\_f64 \*pDst)

```
riscv_status riscv_mat_solve_lower_triangular_f16(const riscv_matrix_instance_f16 *lt, const riscv_matrix_instance_f16 *a, riscv_matrix_instance_f16 *dst)
```

riscv\_status **riscv\_mat\_solve\_lower\_triangular\_f32** (const riscv\_matrix\_instance\_f32 \*lt, const riscv\_matrix\_instance\_f32 \*a, riscv\_matrix\_instance\_f32 \*dst)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_solve\_lower\_triangular\_f64 (const riscv\_matrix\_instance\_f64 const riscv\_matrix\_instance\_f64 \*a, riscv\_matrix\_instance\_f64 \*dst)

```
riscv_status riscv_mat_solve_upper_triangular_f16(const riscv_matrix_instance_f16 *ut, const riscv_matrix_instance_f16 *a, riscv_matrix_instance_f16 *dst)
```

```
riscv_status riscv_mat_solve_upper_triangular_f32(const riscv_matrix_instance_f32 *ut, const riscv_matrix_instance_f32 *a, riscv_matrix_instance_f32 *dst)
```

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_solve\_upper\_triangular\_f64 (const riscv\_matrix\_instance\_f64 const riscv\_matrix\_instance\_f64 \*a, riscv\_matrix\_instance\_f64 \*dst)

## group MatrixInv

Computes the inverse of a matrix.

The inverse is defined only if the input matrix is square and non-singular (the determinant is non-zero). The function checks that the input and output matrices are square and of the same size.

Matrix inversion is numerically sensitive and the NMSIS DSP library only supports matrix inversion of floating-point matrices.

$$\begin{pmatrix} a_{1,1} & a_{1,2} & a_{1,3} & | & 1 & 0 & 0 \\ a_{2,1} & a_{2,2} & a_{2,3} & | & 0 & 1 & 0 \\ a_{3,1} & a_{3,2} & a_{3,3} & | & 0 & 0 & 1 \end{pmatrix} \rightarrow \begin{pmatrix} 1 & 0 & 0 & | & x_{1,1} & x_{2,1} & x_{3,1} \\ 0 & 1 & 0 & | & x_{1,2} & x_{2,2} & x_{3,2} \\ 0 & 0 & 1 & | & x_{1,3} & x_{2,3} & x_{3,3} \end{pmatrix}$$

**Algorithm** The Gauss-Jordan method is used to find the inverse. The algorithm performs a sequence of elementary row-operations until it reduces the input matrix to an identity matrix. Applying the same sequence of elementary row-operations to an identity matrix yields the inverse matrix. If the input matrix is singular, then the algorithm terminates and returns error status RISCV\_MATH\_SINGULAR.

Matrix Inverse of a 3 x 3 matrix using Gauss-Jordan Method

## **Functions**

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_inverse\_f16 (const riscv\_matrix\_instance\_f16 \*pSrc, riscv\_matrix\_instance\_f16 \*pDst)

Floating-point matrix inverse.

#### **Parameters**

- pSrc [in] points to input matrix structure. The source matrix is modified by the function.
- pDst [out] points to output matrix structure

Returns execution status

- RISCV MATH SUCCESS: Operation successful
- RISCV MATH SIZE MISMATCH: Matrix size check failed
- RISCV\_MATH\_SINGULAR : Input matrix is found to be singular (non-invertible)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_inverse\_f32 (const riscv\_matrix\_instance\_f32 \*pSrc, riscv\_matrix\_instance\_f32 \*pDst)

Floating-point matrix inverse.

## **Parameters**

- pSrc [in] points to input matrix structure. The source matrix is modified by the function.
- pDst [out] points to output matrix structure

Returns execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_SIZE\_MISMATCH : Matrix size check failed

• RISCV\_MATH\_SINGULAR : Input matrix is found to be singular (non-invertible)

## RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_inverse\_f64 (const riscv\_matrix\_instance\_f64 \*pSrc, riscv\_matrix\_instance\_f64 \*pDst)

Floating-point (64 bit) matrix inverse.

Floating-point matrix inverse.

### **Parameters**

- pSrc [in] points to input matrix structure. The source matrix is modified by the function.
- pDst [out] points to output matrix structure

## Returns execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_SIZE\_MISMATCH: Matrix size check failed
- RISCV\_MATH\_SINGULAR : Input matrix is found to be singular (non-invertible)

```
riscv_status riscv_mat_solve_lower_triangular_f16(const riscv_matrix_instance_f16 *lt, const riscv_matrix_instance_f16 *a, riscv_matrix_instance_f16 *dst)
```

Solve LT  $\cdot$  X = A where LT is a lower triangular matrix.

#### **Parameters**

- lt [in] The lower triangular matrix
- a [in] The matrix a
- dst [out] The solution X of LT . X = A

**Returns** The function returns RISCV\_MATH\_SINGULAR, if the system can't be solved.

```
riscv_status riscv_mat_solve_lower_triangular_f32 (const riscv_matrix_instance_f32 *lt, const riscv_matrix_instance_f32 *a, riscv_matrix_instance_f32 *dst)
```

Solve LT  $\cdot$  X = A where LT is a lower triangular matrix.

#### **Parameters**

- lt [in] The lower triangular matrix
- a [in] The matrix a
- dst [out] The solution X of LT . X = A

**Returns** The function returns RISCV\_MATH\_SINGULAR, if the system can't be solved. Notice: The instruction vfredusum may introduce errors. So, if we use the V-extension implementation, we have to accept the errors that may happen in this function.

# RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_solve\_lower\_triangular\_f64 (const riscv\_matrix\_instance\_

Solve LT  $\cdot$  X = A where LT is a lower triangular matrix.

const riscv\_matrix\_instance\_f64 \*a, riscv\_matrix\_instance\_f64 \*dst)

## **Parameters**

- lt [in] The lower triangular matrix
- a [in] The matrix a

• dst - [out] The solution X of LT . X = A

**Returns** The function returns RISCV\_MATH\_SINGULAR, if the system can't be solved. Notice: The instruction vfredusum may introduce errors. So, if we use the V-extension implementation, we have to accept the errors that may happen in this function.

```
riscv_status riscv_mat_solve_upper_triangular_f16(const riscv_matrix_instance_f16 *ut, const riscv_matrix_instance_f16 *a, riscv_matrix_instance_f16 *dst)
```

Solve  $UT \cdot X = A$  where UT is an upper triangular matrix.

#### **Parameters**

- ut [in] The upper triangular matrix
- a [in] The matrix a
- dst [out] The solution X of UT . X = A

**Returns** The function returns RISCV\_MATH\_SINGULAR, if the system can't be solved.

```
riscv_status riscv_mat_solve_upper_triangular_f32(const riscv_matrix_instance_f32 *ut, const riscv_matrix_instance_f32 *a, riscv_matrix_instance_f32 *dst)
```

Solve  $UT \cdot X = A$  where UT is an upper triangular matrix.

#### **Parameters**

- ut [in] The upper triangular matrix
- a [in] The matrix a
- dst [out] The solution X of UT . X = A

**Returns** The function returns RISCV\_MATH\_SINGULAR, if the system can't be solved. Notice: The instruction vfredusum may introduce errors. So, if we use the V-extension implementation, we have to accept the errors that may happen in this function.

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_solve\_upper\_triangular\_f64 (const riscv\_matrix\_instance\_const riscv\_matrix\_instance\_f64 \*a, riscv\_matrix\_instance\_f64 \*dst)

Solve  $UT \cdot X = A$  where UT is an upper triangular matrix.

## **Parameters**

- ut [in] The upper triangular matrix
- **a** [in] The matrix a
- dst [out] The solution X of UT . X = A

**Returns** The function returns RISCV\_MATH\_SINGULAR, if the system can't be solved. Notice: The instruction vfredusum may introduce errors. So, if we use the V-extension implementation, we have to accept the errors that may happen in this function.

## **Matrix Multiplication**

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_mult\_f16 (const riscv\_matrix\_instance\_f16 \*pSrcA, const riscv\_matrix\_instance\_f16 \*pSrcB, riscv\_matrix\_instance\_f16 \*pDst)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_mult\_f32 (const riscv\_matrix\_instance\_f32 \*pSrcA, const riscv\_matrix\_instance\_f32 \*pSrcB, riscv\_matrix\_instance\_f32 \*pDst)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_mult\_f64 (const riscv\_matrix\_instance\_f64 \*pSrcA, const riscv\_matrix\_instance\_f64 \*pSrcB, riscv\_matrix\_instance\_f64 \*pDst)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_mult\_fast\_q15 (const riscv\_matrix\_instance\_q15 \*pSrcA, const riscv\_matrix\_instance\_q15 \*pSrcB, riscv\_matrix\_instance\_q15 \*pState)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_mult\_fast\_q31 (const riscv\_matrix\_instance\_q31 \*pSrcA, const riscv\_matrix\_instance\_q31 \*pSrcB, riscv\_matrix\_instance\_q31 \*pDst)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_mult\_opt\_q31 (const riscv\_matrix\_instance\_q31 \*pSrcA, const riscv\_matrix\_instance\_q31 \*pSrcB, riscv\_matrix\_instance\_q31 \*pDst, q31\_t \*pState)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_mult\_q15 (const riscv\_matrix\_instance\_q15 \*pSrcA, const riscv\_matrix\_instance\_q15 \*pSrcB, riscv\_matrix\_instance\_q15 \*pDst, q15\_t \*pState)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_mult\_q31 (const riscv\_matrix\_instance\_q31 \*pSrcA, const riscv\_matrix\_instance\_q31 \*pSrcB, riscv\_matrix\_instance\_q31 \*pDst)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_mult\_q7 (const riscv\_matrix\_instance\_q7 \*pSrcA, const riscv\_matrix\_instance\_q7 \*pSrcB, riscv\_matrix\_instance\_q7 \*pDst, q7\_t \*pState)

#### group MatrixMult

Multiplies two matrices.

$$\begin{pmatrix} a_{1,1} & a_{1,2} & a_{1,3} \\ a_{2,1} & a_{2,2} & a_{2,3} \\ a_{3,1} & a_{3,2} & a_{3,3} \end{pmatrix} \begin{pmatrix} b_{1,1} & b_{1,2} & b_{1,3} \\ b_{2,1} & b_{2,2} & b_{2,3} \\ b_{3,1} & b_{3,2} & b_{3,3} \end{pmatrix} = \begin{pmatrix} a_{1,1}b_{1,1} + a_{1,2}b_{2,1} + a_{1,3}b_{3,1} & a_{1,1}b_{1,2} + a_{1,2}b_{2,2} + a_{1,3}b_{3,2} & a_{1,1}b_{1,3} + a_{1,2}b_{2,2} \\ a_{2,1}b_{1,1} + a_{2,2}b_{2,1} + a_{2,3}b_{3,1} & a_{2,1}b_{1,2} + a_{2,2}b_{2,2} + a_{2,3}b_{3,2} & a_{2,1}b_{1,3} + a_{2,2}b_{2,2} \\ a_{3,1}b_{1,1} + a_{3,2}b_{2,1} + a_{3,3}b_{3,1} & a_{3,1}b_{1,2} + a_{3,2}b_{2,2} + a_{3,3}b_{3,2} & a_{3,1}b_{1,3} + a_{3,2}b_{2,2} \end{pmatrix}$$

## **Multiplication of two 3x3 matrices:**

Matrix multiplication is only defined if the number of columns of the first matrix equals the number of rows of the second matrix. Multiplying an  $M \times N$  matrix with an  $N \times P$  matrix results in an  $M \times P$  matrix. When matrix size checking is enabled, the functions check: (1) that the inner dimensions of pSrcA and pSrcB are equal; and (2) that the size of the output matrix equals the outer dimensions of pSrcA and pSrcB.

Matrix multiplication is only defined if the number of columns of the first matrix equals the number of rows of the second matrix. Multiplying an  $M \times N$  matrix with an  $N \times P$  matrix results in an  $M \times P$  matrix. When matrix size checking is enabled, the functions check: (1) that the inner dimensions of pSrcA and pSrcB are equal; and (2) that the size of the output matrix equals the outer dimensions of pSrcA and pSrcB.

#### **Functions**

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_mult\_f16 (const riscv\_matrix\_instance\_f16 \*pSrcA, const riscv\_matrix\_instance\_f16 \*pSrcB, riscv\_matrix\_instance\_f16 \*pDst)

Floating-point matrix multiplication.

#### **Parameters**

- \*pSrcA [in] points to the first input matrix structure
- \*pSrcB [in] points to the second input matrix structure
- \*pDst [out] points to output matrix structure

**Returns** The function returns either RISCV\_MATH\_SIZE\_MISMATCH or RISCV\_MATH\_SUCCESS based on the outcome of size checking.

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_mult\_f32 (const riscv\_matrix\_instance\_f32 \*pSrcA, const riscv\_matrix\_instance\_f32 \*pSrcB, riscv\_matrix\_instance\_f32 \*pDst)

Floating-point matrix multiplication.

#### **Parameters**

- \*pSrcA [in] points to the first input matrix structure
- \*pSrcB [in] points to the second input matrix structure
- \*pDst [out] points to output matrix structure

**Returns** The function returns either RISCV\_MATH\_SIZE\_MISMATCH or RISCV\_MATH\_SUCCESS based on the outcome of size checking.

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_mult\_f64 (const riscv\_matrix\_instance\_f64 \*pSrcA, const riscv\_matrix\_instance\_f64 \*pSrcB, riscv\_matrix\_instance\_f64 \*pDst)

Floating-point matrix multiplication.

## **Parameters**

- \*pSrcA [in] points to the first input matrix structure
- \*pSrcB [in] points to the second input matrix structure
- \*pDst [out] points to output matrix structure

**Returns** The function returns either RISCV\_MATH\_SIZE\_MISMATCH or RISCV\_MATH\_SUCCESS based on the outcome of size checking.

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_mult\_fast\_q15 (const riscv\_matrix\_instance\_q15 \*pSrcA, const riscv\_matrix\_instance\_q15 \*pSrcB, riscv\_matrix\_instance\_q15 \*pDst, q15\_t \*pState)

Q15 matrix multiplication (fast variant).

Q15 matrix multiplication (fast variant) for RISC-V Core with DSP enabled.

#### Remark

Refer to riscv\_mat\_mult\_q15() for a slower implementation of this function which uses 64-bit accumulation to provide higher precision.

Scaling and Overflow Behavior The difference between the function riscv\_mat\_mult\_q15() and this fast variant is that the fast variant use a 32-bit rather than a 64-bit accumulator. The result of each 1.15 x 1.15 multiplication is truncated to 2.30 format. These intermediate results are accumulated in a 32-bit register in 2.30 format. Finally, the accumulator is saturated and converted to a 1.15 result.

The fast version has the same overflow behavior as the standard version but provides less precision since it discards the low 16 bits of each multiplication result. In order to avoid overflows completely the input signals must be scaled down. Scale down one of the input matrices by log2(numColsA) bits to avoid overflows, as a total of numColsA additions are computed internally for each output element.

#### **Parameters**

- pSrcA [in] points to the first input matrix structure
- pSrcB [in] points to the second input matrix structure
- pDst [out] points to output matrix structure
- pState [in] points to the array for storing intermediate results

#### **Returns** execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_SIZE\_MISMATCH: Matrix size check failed

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_mult\_fast\_q31 (const riscv\_matrix\_instance\_q31 \*pSrcA, const riscv\_matrix\_instance\_q31 \*pSrcB, riscv\_matrix\_instance\_q31 \*pDst)

- Q31 matrix multiplication (fast variant).
- Q31 matrix multiplication (fast variant) for RISC-V Core with DSP enabled.

#### Remark

Refer to riscv\_mat\_mult\_q31() for a slower implementation of this function which uses 64-bit accumulation to provide higher precision.

**Scaling and Overflow Behavior** The difference between the function riscv\_mat\_mult\_q31() and this fast variant is that the fast variant use a 32-bit rather than a 64-bit accumulator. The result of each 1.31 x 1.31 multiplication is truncated to 2.30 format. These intermediate results are accumulated in a 32-bit register in 2.30 format. Finally, the accumulator is saturated and converted to a 1.31 result.

The fast version has the same overflow behavior as the standard version but provides less precision since it discards the low 32 bits of each multiplication result. In order to avoid overflows completely the input signals must be scaled down. Scale down one of the input matrices by log2(numColsA) bits to avoid overflows, as a total of numColsA additions are computed internally for each output element.

#### **Parameters**

• pSrcA – [in] points to the first input matrix structure

- pSrcB [in] points to the second input matrix structure
- pDst [out] points to output matrix structure

## Returns execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV MATH SIZE MISMATCH: Matrix size check failed

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_mult\_opt\_q31 (const riscv\_matrix\_instance\_q31 \*pSrcA, const riscv\_matrix\_instance\_q31 \*pSrcB, riscv\_matrix\_instance\_q31 \*pDst, q31\_t \*pState)

Q31 matrix multiplication.

#### Remark

Refer to riscv\_mat\_mult\_fast\_q31() for a faster but less precise implementation of this function.

#### Remark

This function is a faster implementation of riscv\_mat\_mult\_q31 for MVE but it is requiring additional storage for intermediate results.

Scaling and Overflow Behavior The function is implemented using an internal 64-bit accumulator. The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit. There is no saturation on intermediate additions. Thus, if the accumulator overflows it wraps around and distorts the result. The input signals should be scaled down to avoid intermediate overflows. The input is thus scaled down by log2(numColsA) bits to avoid overflows, as a total of numColsA additions are performed internally. The 2.62 accumulator is right shifted by 31 bits and saturated to 1.31 format to yield the final result.

## **Parameters**

- pSrcA [in] points to the first input matrix structure
- pSrcB [in] points to the second input matrix structure
- pDst [out] points to output matrix structure
- pState [in] points to the array for storing intermediate results

## Returns execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_SIZE\_MISMATCH: Matrix size check failed

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_mult\_q15 (const riscv\_matrix\_instance\_q15 \*pSrcA, const riscv\_matrix\_instance\_q15 \*pSrcB, riscv\_matrix\_instance\_q15 \*pDst, q15\_t \*pState)

Q15 matrix multiplication.

**Scaling and Overflow Behavior** The function is implemented using an internal 64-bit accumulator. The inputs to the multiplications are in 1.15 format and multiplications yield a 2.30 result. The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format. This approach provides 33 guard bits and there is no risk of overflow. The 34.30 result is then truncated to 34.15 format by discarding the low 15 bits and then saturated to 1.15 format.

Refer to riscv\_mat\_mult\_fast\_q15() for a faster but less precise version of this function.

**pState** pState will contain the transpose of pSrcB

## **Parameters**

- pSrcA [in] points to the first input matrix structure
- pSrcB [in] points to the second input matrix structure
- pDst [out] points to output matrix structure
- pState [in] points to the array for storing intermediate results

## Returns execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_SIZE\_MISMATCH : Matrix size check failed

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_mult\_q31 (const riscv\_matrix\_instance\_q31 \*pSrcA, const riscv\_matrix\_instance\_q31 \*pSrcB, riscv\_matrix\_instance\_q31 \*pDst)

Q31 matrix multiplication.

#### Remark

Refer to riscv\_mat\_mult\_fast\_q31() for a faster but less precise implementation of this function.

Scaling and Overflow Behavior The function is implemented using an internal 64-bit accumulator. The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit. There is no saturation on intermediate additions. Thus, if the accumulator overflows it wraps around and distorts the result. The input signals should be scaled down to avoid intermediate overflows. The input is thus scaled down by log2(numColsA) bits to avoid overflows, as a total of numColsA additions are performed internally. The 2.62 accumulator is right shifted by 31 bits and saturated to 1.31 format to yield the final result.

## **Parameters**

- **pSrcA [in]** points to the first input matrix structure
- pSrcB [in] points to the second input matrix structure
- pDst [out] points to output matrix structure

## Returns execution status

- RISCV MATH SUCCESS: Operation successful
- RISCV\_MATH\_SIZE\_MISMATCH: Matrix size check failed

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_mult\_q7 (const riscv\_matrix\_instance\_q7 \*pSrcA, const riscv\_matrix\_instance\_q7 \*pSrcB, riscv\_matrix\_instance\_q7 \*pDst, q7\_t \*pState)

Q7 matrix multiplication.

## **Scaling and Overflow Behavior:**

The function is implemented using a 32-bit internal accumulator saturated to 1.7 format.

#### **Parameters**

- \*pSrcA [in] points to the first input matrix structure
- \*pSrcB [in] points to the second input matrix structure
- \*pDst [out] points to output matrix structure
- \*pState [in] points to the array for storing intermediate results (Unused in some versions)

**Returns** The function returns either RISCV\_MATH\_SIZE\_MISMATCH or RISCV\_MATH\_SUCCESS based on the outcome of size checking.

## **QR** decomposition of a Matrix

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_qr\_f16 (const riscv\_matrix\_instance\_f16 \*pSrc, const float16\_t threshold, riscv\_matrix\_instance\_f16 \*pOutR, riscv\_matrix\_instance\_f16 \*pOutQ, float16\_t \*pOutTau, float16\_t \*pTmpA, float16\_t \*pTmpB)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_qr\_f32 (const riscv\_matrix\_instance\_f32 \*pSrc, const float32\_t threshold, riscv\_matrix\_instance\_f32 \*pOutR, riscv\_matrix\_instance\_f32 \*pOutQ, float32\_t \*pOutTau, float32\_t \*pTmpA, float32\_t \*pTmpB)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_qr\_f64 (const riscv\_matrix\_instance\_f64 \*pSrc, const float64\_t threshold, riscv\_matrix\_instance\_f64 \*pOutR, riscv\_matrix\_instance\_f64 \*pOutQ, float64\_t \*pOutTau, float64\_t \*pTmpA, float64\_t \*pTmpB)

## group MatrixQR

Computes the QR decomposition of a matrix M using Householder algorithm.

$$M = QR$$

where Q is an orthogonal matrix and R is upper triangular. No pivoting strategy is used.

The returned value for R is using a format a bit similar to LAPACK : it is not just containing the matrix R but also the Householder reflectors.

The function is also returning a vector  $\tau$  that is containing the scaling factor for the reflectors.

Returned value R has the structure:

$$\begin{pmatrix} r_{11} & r_{12} & \dots & r_{1n} \\ v_{12} & r_{22} & \dots & r_{2n} \\ v_{13} & v_{22} & \dots & r_{3n} \\ \vdots & \vdots & \ddots & \vdots \\ v_{1m} & v_{2(m-1)} & \dots & r_{mn} \end{pmatrix}$$

where

$$v_1 = \begin{pmatrix} 1 \\ v_{12} \\ \vdots \\ v_{1m} \end{pmatrix}$$

is the first householder reflector.

The Householder Matrix is given by  $H_1$ 

$$H_1 = I - \tau_1 v_1 v_1^T$$

The Matrix Q is the product of the Householder matrices:

$$Q = H_1 H_2 \dots H_n$$

The computation of the matrix Q by this function is optional.

And the matrix R, would be the returned value R without the householder reflectors:

$$\begin{pmatrix} r_{11} & r_{12} & \dots & r_{1n} \\ 0 & r_{22} & \dots & r_{2n} \\ 0 & 0 & \dots & r_{3n} \\ \vdots & \vdots & \ddots & \vdots \\ 0 & 0 & \dots & r_{mn} \end{pmatrix}$$

## **Functions**

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_qr\_f16 (const riscv\_matrix\_instance\_f16 \*pSrc, const float16\_t threshold, riscv\_matrix\_instance\_f16 \*pOutR, riscv\_matrix\_instance\_f16 \*pOutQ, float16\_t \*pOutTau, float16\_t \*pTmpA, float16\_t \*pTmpB)

QR decomposition of a m x n half floating point matrix with  $m \ge n$ .

QR decomposition of a m x n floating point matrix with  $m \ge n$ .

**pOutQ is optional:** pOutQ can be a NULL pointer. In this case, the argument will be ignored and the output Q matrix won't be computed.

**f16** implementation The f16 implementation is not very accurate.

**Norm2 threshold** For the meaning of this argument please refer to the *Householder transform of a vector* (page 819) documentation

#### **Parameters**

- pSrc [in] points to input matrix structure. The source matrix is modified by the function.
- threshold [in] norm2 threshold.
- pOutR [out] points to output R matrix structure of dimension m x n
- pOutQ [out] points to output Q matrix structure of dimension m x m (can be NULL)
- pOutTau [out] points to Householder scaling factors of dimension n
- pTmpA [inout] points to a temporary vector of dimension m.
- pTmpB [inout] points to a temporary vector of dimension m.

## Returns execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_SIZE\_MISMATCH: Matrix size check failed

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_qr\_f32 (const riscv\_matrix\_instance\_f32 \*pSrc, const float32\_t threshold, riscv\_matrix\_instance\_f32 \*pOutR, riscv\_matrix\_instance\_f32 \*pOutQ, float32\_t \*pOutTau, float32\_t \*pTmpA, float32\_t \*pTmpB)

QR decomposition of a m x n floating point matrix with  $m \ge n$ .

**pOutQ is optional:** pOutQ can be a NULL pointer. In this case, the argument will be ignored and the output Q matrix won't be computed.

**Norm2 threshold** For the meaning of this argument please refer to the *Householder transform of a vector* (page 819) documentation

#### **Parameters**

- pSrc [in] points to input matrix structure. The source matrix is modified by the function.
- **threshold [in]** norm2 threshold.
- pOutR [out] points to output R matrix structure of dimension m x n
- pOutQ [out] points to output Q matrix structure of dimension m x m (can be NULL)
- pOutTau [out] points to Householder scaling factors of dimension n
- pTmpA [inout] points to a temporary vector of dimension m.
- pTmpB [inout] points to a temporary vector of dimension m.

## Returns execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV MATH SIZE MISMATCH: Matrix size check failed

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_qr\_f64 (const riscv\_matrix\_instance\_f64 \*pSrc, const float64\_t threshold, riscv\_matrix\_instance\_f64 \*pOutR, riscv\_matrix\_instance\_f64 \*pOutQ, float64\_t \*pOutTau, float64\_t \*pTmpA, float64\_t \*pTmpB)

QR decomposition of a m x n double floating point matrix with  $m \ge n$ .

QR decomposition of a m x n floating point matrix with  $m \ge n$ .

**pOutQ is optional:** pOutQ can be a NULL pointer. In this case, the argument will be ignored and the output Q matrix won't be computed.

**Norm2 threshold** For the meaning of this argument please refer to the *Householder transform of a vector* (page 819) documentation

#### **Parameters**

- pSrc [in] points to input matrix structure. The source matrix is modified by the function.
- threshold [in] norm2 threshold.
- pOutR [out] points to output R matrix structure of dimension m x n
- pOutQ [out] points to output Q matrix structure of dimension m x m (can be NULL)
- pOutTau [out] points to Householder scaling factors of dimension n
- pTmpA [inout] points to a temporary vector of dimension m.
- pTmpB [inout] points to a temporary vector of dimension m.

## **Returns** execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_SIZE\_MISMATCH: Matrix size check failed

## **Matrix Scale**

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_scale\_f16 (const riscv\_matrix\_instance\_f16 \*pSrc, float16\_t scale, riscv\_matrix\_instance\_f16 \*pDst)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_scale\_f32 (const riscv\_matrix\_instance\_f32 \*pSrc, float32\_t scale, riscv\_matrix\_instance\_f32 \*pDst)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_scale\_q15 (const riscv\_matrix\_instance\_q15 \*pSrc, q15\_t scaleFract, int32\_t shift, riscv\_matrix\_instance\_q15 \*pDst)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_scale\_q31 (const riscv\_matrix\_instance\_q31 \*pSrc, q31\_t scaleFract, int32\_t shift, riscv\_matrix\_instance\_q31 \*pDst)

## group MatrixScale

Multiplies a matrix by a scalar. This is accomplished by multiplying each element in the matrix by the scalar. For example:

$$\begin{pmatrix} a_{1,1} & a_{1,2} & a_{1,3} \\ a_{2,1} & a_{2,2} & a_{2,3} \\ a_{3,1} & a_{3,2} & a_{3,3} \end{pmatrix} K = \begin{pmatrix} Ka_{1,1} & Ka_{1,2} & Ka_{1,3} \\ Ka_{2,1} & Ka_{2,2} & Ka_{2,3} \\ Ka_{3,1} & Ka_{3,2} & Ka_{3,3} \end{pmatrix}$$

## Matrix Scaling of a 3 x 3 matrix

The function checks to make sure that the input and output matrices are of the same size.

In the fixed-point Q15 and Q31 functions, scale is represented by a fractional multiplication scaleFract and an arithmetic shift shift. The shift allows the gain of the scaling operation to exceed 1.0. The overall scale factor applied to the fixed-point data is

#### **Functions**

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_scale\_f16 (const riscv\_matrix\_instance\_f16 \*pSrc, float16\_t scale, riscv\_matrix\_instance\_f16 \*pDst)

Floating-point matrix scaling.

## **Parameters**

- pSrc [in] points to input matrix
- scale [in] scale factor to be applied
- pDst [out] points to output matrix structure

Returns execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_SIZE\_MISMATCH : Matrix size check failed

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_scale\_f32 (const riscv\_matrix\_instance\_f32 \*pSrc, float32\_t scale, riscv\_matrix\_instance\_f32 \*pDst)

Floating-point matrix scaling.

## **Parameters**

- pSrc [in] points to input matrix
- scale [in] scale factor to be applied
- pDst [out] points to output matrix structure

**Returns** execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_SIZE\_MISMATCH : Matrix size check failed

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_scale\_q15 (const riscv\_matrix\_instance\_q15 \*pSrc, q15\_t scaleFract, int32\_t shift, riscv\_matrix\_instance\_q15 \*pDst)

Q15 matrix scaling.

**Scaling and Overflow Behavior** The input data \*pSrc and scaleFract are in 1.15 format. These are multiplied to yield a 2.30 intermediate result and this is shifted with saturation to 1.15 format.

## **Parameters**

- pSrc [in] points to input matrix
- scaleFract [in] fractional portion of the scale factor
- **shift** [in] number of bits to shift the result by
- pDst [out] points to output matrix structure

#### **Returns** execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_SIZE\_MISMATCH: Matrix size check failed

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_scale\_q31 (const riscv\_matrix\_instance\_q31 \*pSrc, q31\_t scaleFract, int32\_t shift, riscv\_matrix\_instance\_q31 \*pDst)

Q31 matrix scaling.

**Scaling and Overflow Behavior** The input data \*pSrc and scaleFract are in 1.31 format. These are multiplied to yield a 2.62 intermediate result which is shifted with saturation to 1.31 format.

## **Parameters**

- pSrc [in] points to input matrix
- scaleFract [in] fractional portion of the scale factor
- **shift** [in] number of bits to shift the result by
- pDst [out] points to output matrix structure

## Returns execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_SIZE\_MISMATCH : Matrix size check failed

## **Matrix Subtraction**

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_sub\_f16 (const riscv\_matrix\_instance\_f16 \*pSrcA, const riscv\_matrix\_instance\_f16 \*pSrcB, riscv\_matrix\_instance\_f16 \*pDst)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_sub\_f32 (const riscv\_matrix\_instance\_f32 \*pSrcA, const riscv\_matrix\_instance\_f32 \*pSrcB, riscv\_matrix\_instance\_f32 \*pDst)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_sub\_f64 (const riscv\_matrix\_instance\_f64 \*pSrcA, const riscv\_matrix\_instance\_f64 \*pSrcB, riscv\_matrix\_instance\_f64 \*pDst)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_sub\_q15 (const riscv\_matrix\_instance\_q15 \*pSrcA, const riscv\_matrix\_instance\_q15 \*pSrcB, riscv\_matrix\_instance\_q15 \*pDst)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_sub\_q31 (const riscv\_matrix\_instance\_q31 \*pSrcA, const riscv\_matrix\_instance\_q31 \*pSrcB, riscv\_matrix\_instance\_q31 \*pDst)

## group MatrixSub

Subtract two matrices.

$$\begin{pmatrix} a_{1,1} & a_{1,2} & a_{1,3} \\ a_{2,1} & a_{2,2} & a_{2,3} \\ a_{3,1} & a_{3,2} & a_{3,3} \end{pmatrix} - \begin{pmatrix} b_{1,1} & b_{1,2} & b_{1,3} \\ b_{2,1} & b_{2,2} & b_{2,3} \\ b_{3,1} & b_{3,2} & b_{3,3} \end{pmatrix} = \begin{pmatrix} a_{1,1} - b_{1,1} & a_{1,2} - b_{1,2} & a_{1,3} - b_{1,3} \\ a_{2,1} - b_{2,1} & a_{2,2} - b_{2,2} & a_{2,3} - b_{2,3} \\ a_{3,1} - b_{3,1} & a_{3,2} - b_{3,2} & a_{3,3} - b_{3,3} \end{pmatrix}$$

The functions check to make sure that pSrcA, pSrcB, and pDst have the same number of rows and columns.

## Subraction of two 3 x 3 matrices

#### **Functions**

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_sub\_f16 (const riscv\_matrix\_instance\_f16 \*pSrcA, const riscv\_matrix\_instance\_f16 \*pSrcB, riscv\_matrix\_instance\_f16 \*pDst)

Floating-point matrix subtraction.

## **Parameters**

- pSrcA [in] points to the first input matrix structure
- pSrcB [in] points to the second input matrix structure
- pDst [out] points to output matrix structure

Returns execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_SIZE\_MISMATCH: Matrix size check failed

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_sub\_f32 (const riscv\_matrix\_instance\_f32 \*pSrcA, const riscv\_matrix\_instance\_f32 \*pSrcB, riscv\_matrix\_instance\_f32 \*pDst)

Floating-point matrix subtraction.

## **Parameters**

- pSrcA [in] points to the first input matrix structure
- pSrcB [in] points to the second input matrix structure
- pDst [out] points to output matrix structure

**Returns** execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_SIZE\_MISMATCH: Matrix size check failed

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_sub\_f64 (const riscv\_matrix\_instance\_f64 \*pSrcA, const riscv\_matrix\_instance\_f64 \*pSrcB, riscv\_matrix\_instance\_f64 \*pDst)

Floating-point matrix subtraction.

#### **Parameters**

- pSrcA [in] points to the first input matrix structure
- pSrcB [in] points to the second input matrix structure

• pDst – [out] points to output matrix structure

**Returns** execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_SIZE\_MISMATCH: Matrix size check failed

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_sub\_q15 (const riscv\_matrix\_instance\_q15 \*pSrcA, const riscv\_matrix\_instance\_q15 \*pSrcB, riscv\_matrix\_instance\_q15 \*pDst)

Q15 matrix subtraction.

**Scaling and Overflow Behavior** The function uses saturating arithmetic. Results outside of the allowable Q15 range [0x8000 0x7FFF] are saturated.

#### **Parameters**

- pSrcA [in] points to the first input matrix structure
- pSrcB [in] points to the second input matrix structure
- pDst [out] points to output matrix structure

## Returns execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_SIZE\_MISMATCH: Matrix size check failed

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_sub\_q31 (const riscv\_matrix\_instance\_q31 \*pSrcA, const riscv\_matrix\_instance\_q31 \*pSrcB, riscv\_matrix\_instance\_q31 \*pDst)

Q31 matrix subtraction.

**Scaling and Overflow Behavior** The function uses saturating arithmetic. Results outside of the allowable Q31 range [0x80000000 0x7FFFFFFF] are saturated.

## **Parameters**

- pSrcA [in] points to the first input matrix structure
- pSrcB [in] points to the second input matrix structure
- pDst [out] points to output matrix structure

## Returns execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_SIZE\_MISMATCH: Matrix size check failed

## **Matrix Transpose**

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_trans\_f16 (const riscv\_matrix\_instance\_f16 \*pSrc, riscv\_matrix\_instance\_f16 \*pDst)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_trans\_f32 (const riscv\_matrix\_instance\_f32 \*pSrc, riscv\_matrix\_instance\_f32 \*pDst)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_trans\_f64 (const riscv\_matrix\_instance\_f64 \*pSrc, riscv\_matrix\_instance\_f64 \*pDst)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_trans\_q15 (const riscv\_matrix\_instance\_q15 \*pSrc, riscv\_matrix\_instance\_q15 \*pDst)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_trans\_q31 (const riscv\_matrix\_instance\_q31 \*pSrc, riscv\_matrix\_instance\_q31 \*pDst)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_trans\_q7 (const riscv\_matrix\_instance\_q7 \*pSrc, riscv\_matrix\_instance\_q7 \*pDst)

## group MatrixTrans

Tranposes a matrix.

Transposing an M x N matrix flips it around the center diagonal and results in an N x M matrix.

$$\begin{pmatrix} a_{1,1} & a_{1,2} & a_{1,3} \\ a_{2,1} & a_{2,2} & a_{2,3} \\ a_{3,1} & a_{3,2} & a_{3,3} \end{pmatrix}^T = \begin{pmatrix} a_{1,1} & a_{2,1} & a_{3,1} \\ a_{1,2} & a_{2,2} & a_{3,2} \\ a_{1,3} & a_{2,3} & a_{3,3} \end{pmatrix}$$

## Transpose of a 3 x 3 matrix

Transposing an M x N matrix flips it around the center diagonal and results in an N x M matrix.

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_trans\_f16 (const riscv\_matrix\_instance\_f16 \*pSrc, riscv\_matrix\_instance\_f16 \*pDst)

Floating-point matrix transpose.

## **Parameters**

- pSrc [in] points to input matrix
- pDst [out] points to output matrix

## **Returns** execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_SIZE\_MISMATCH: Matrix size check failed

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_trans\_f32 (const riscv\_matrix\_instance\_f32 \*pSrc, riscv\_matrix\_instance\_f32 \*pDst)

Floating-point matrix transpose.

#### **Parameters**

- pSrc [in] points to input matrix
- pDst [out] points to output matrix

## **Returns** execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_SIZE\_MISMATCH: Matrix size check failed

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_trans\_f64 (const riscv\_matrix\_instance\_f64 \*pSrc, riscv\_matrix\_instance\_f64 \*pDst)

Floating-point matrix transpose.

## **Parameters**

- pSrc [in] points to input matrix
- pDst [out] points to output matrix

## Returns execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_SIZE\_MISMATCH: Matrix size check failed

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_trans\_q15 (const riscv\_matrix\_instance\_q15 \*pSrc, riscv\_matrix\_instance\_q15 \*pDst)

Q15 matrix transpose.

## **Parameters**

- pSrc [in] points to input matrix
- pDst [out] points to output matrix

## Returns execution status

• RISCV\_MATH\_SUCCESS: Operation successful

RISCV MATH SIZE MISMATCH: Matrix size check failed

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_trans\_q31 (const riscv\_matrix\_instance\_q31 \*pSrc, riscv\_matrix\_instance\_q31 \*pDst)

Q31 matrix transpose.

#### **Parameters**

- pSrc [in] points to input matrix
- pDst [out] points to output matrix

## Returns execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_SIZE\_MISMATCH: Matrix size check failed

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mat\_trans\_q7 (const riscv\_matrix\_instance\_q7 \*pSrc, riscv\_matrix\_instance\_q7 \*pDst)

Q7 matrix transpose.

#### **Parameters**

- **pSrc [in]** points to input matrix
- pDst [out] points to output matrix

## **Returns** execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_SIZE\_MISMATCH: Matrix size check failed

## **Matrix Vector Multiplication**

RISCV\_DSP\_ATTRIBUTE void riscv\_mat\_vec\_mult\_f16 (const riscv\_matrix\_instance\_f16 \*pSrcMat, const float16\_t \*pVec, float16\_t \*pDst)

RISCV\_DSP\_ATTRIBUTE void riscv\_mat\_vec\_mult\_f32 (const riscv\_matrix\_instance\_f32 \*pSrcMat, const float32\_t \*pVec, float32\_t \*pDst)

RISCV\_DSP\_ATTRIBUTE void riscv\_mat\_vec\_mult\_q15 (const riscv\_matrix\_instance\_q15 \*pSrcMat, const q15\_t \*pVec, q15\_t \*pDst)

RISCV\_DSP\_ATTRIBUTE void riscv\_mat\_vec\_mult\_q31 (const riscv\_matrix\_instance\_q31 \*pSrcMat, const q31\_t \*pVec, q31\_t \*pDst)

RISCV\_DSP\_ATTRIBUTE void riscv\_mat\_vec\_mult\_q7 (const riscv\_matrix\_instance\_q7 \*pSrcMat, const q7\_t \*pVec, q7\_t \*pDst)

## group MatrixVectMult

Multiplies a matrix and a vector.

RISCV\_DSP\_ATTRIBUTE void riscv\_mat\_vec\_mult\_f16 (const riscv\_matrix\_instance\_f16 \*pSrcMat, const float16\_t \*pVec, float16\_t \*pDst)

Floating-point matrix and vector multiplication.

#### **Parameters**

- \*pSrcMat [in] points to the input matrix structure
- \*pVec [in] points to input vector
- \*pDst [out] points to output vector

RISCV\_DSP\_ATTRIBUTE void riscv\_mat\_vec\_mult\_f32 (const riscv\_matrix\_instance\_f32 \*pSrcMat, const float32\_t \*pVec, float32\_t \*pDst)

Floating-point matrix and vector multiplication.

## **Parameters**

- \*pSrcMat [in] points to the input matrix structure
- \*pVec [in] points to input vector
- \*pDst [out] points to output vector

RISCV\_DSP\_ATTRIBUTE void riscv\_mat\_vec\_mult\_q15 (const riscv\_matrix\_instance\_q15 \*pSrcMat, const q15\_t \*pVec, q15\_t \*pDst)

Q15 matrix and vector multiplication.

## **Parameters**

- \*pSrcMat [in] points to the input matrix structure
- \*pVec [in] points to input vector
- \*pDst [out] points to output vector

RISCV\_DSP\_ATTRIBUTE void riscv\_mat\_vec\_mult\_q31 (const riscv\_matrix\_instance\_q31 \*pSrcMat, const q31\_t \*pVec, q31\_t \*pDst)

Q31 matrix and vector multiplication.

#### **Parameters**

- \*pSrcMat [in] points to the input matrix structure
- \*pVec [in] points to the input vector
- \*pDst [out] points to the output vector

RISCV\_DSP\_ATTRIBUTE void riscv\_mat\_vec\_mult\_q7 (const riscv\_matrix\_instance\_q7 \*pSrcMat, const q7\_t \*pVec, q7\_t \*pDst)

Q7 matrix and vector multiplication.

## **Parameters**

- \*pSrcMat [in] points to the input matrix structure
- \*pVec [in] points to the input vector
- \*pDst [out] points to the output vector

## group groupMatrix

This set of functions provides basic matrix math operations. The functions operate on matrix data structures. For example, the type definition for the floating-point matrix structure is shown below:

There are similar definitions for Q15 and Q31 data types.

The structure specifies the size of the matrix and then points to an array of data. The array is of size numRows X numCols and the values are arranged in row order. That is, the matrix element (i, j) is stored at:

**Init Functions** There is an associated initialization function for each type of matrix data structure. The initialization function sets the values of the internal structure fields. Refer to riscv\_mat\_init\_f32(), riscv\_mat\_init\_q31() and riscv\_mat\_init\_q15() for floating-point, Q31 and Q15 types, respectively.

Use of the initialization function is optional. However, if initialization function is used then the instance structure cannot be placed into a const data section. To place the instance structure in a const data section, manually initialize the data structure. For example: where nRows specifies the number of rows, nColumns specifies the number of columns, and pData points to the data array.

Size Checking By default all of the matrix functions perform size checking on the input and output matrices. For example, the matrix addition function verifies that the two input matrices and the output matrix all have the same number of rows and columns. If the size check fails the functions return: Otherwise the functions return There is some overhead associated with this matrix size checking. The matrix size checking is enabled via the #define within the library project settings. By default this macro is defined and size checking is enabled. By changing the project settings and undefining this macro size checking is eliminated and the functions run a bit faster. With size checking disabled the functions always return RISCV\_MATH\_SUCCESS.

## 3.3.10 Quaternion Math Functions

## **Quaternion conversions**

#### **Quaternion to Rotation**

RISCV\_DSP\_ATTRIBUTE void riscv\_quaternion2rotation\_f32 (const float32\_t \*pInputQuaternions, float32\_t \*pOutputRotations, uint32\_t nbQuaternions)

## group QuatRot

Conversions from quaternion to rotation.

## **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_quaternion2rotation\_f32 (const float32\_t \*pInputQuaternions, float32\_t \*pOutputRotations, uint32\_t nbQuaternions)

Conversion of quaternion to equivalent rotation matrix.

The quaternion a + ib + jc + kd is converted into rotation matrix: Rotation matrix is saved in row order: R00 R01 R02 R10 R11 R12 R20 R21 R22

Format of rotation matrix

## **Parameters**

- pInputQuaternions [in] points to an array of normalized quaternions
- pOutputRotations [out] points to an array of 3x3 rotations (in row order)
- **nbQuaternions [in]** number of quaternions in the array

## **Rotation to Quaternion**

RISCV\_DSP\_ATTRIBUTE void riscv\_rotation2quaternion\_f32 (const float32\_t \*pInputRotations, float32\_t \*pOutputQuaternions, uint32\_t nbQuaternions)

## group RotQuat

Conversions from rotation to quaternion.

#### **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_rotation2quaternion\_f32 (const float32\_t \*pInputRotations, float32\_t \*pOutputQuaternions, uint32\_t nbQuaternions)

Conversion of a rotation matrix to an equivalent quaternion.

Conversion of a rotation matrix to equivalent quaternion.

q and -q are representing the same rotation. This ambiguity must be taken into account when using the output of this function.

## **Parameters**

- pInputRotations [in] points to an array 3x3 rotation matrix (in row order)
- pOutputQuaternions [out] points to an array quaternions
- **nbQuaternions** [in] number of quaternions in the array

## group QuatConv

Conversions between quaternion and rotation representations.

## **Quaternion Conjugate**

RISCV\_DSP\_ATTRIBUTE void riscv\_quaternion\_conjugate\_f32 (const float32\_t \*pInputQuaternions, float32\_t \*pConjugateQuaternions, uint32\_t nbQuaternions)

## group QuatConjugate

Compute the conjugate of a quaternion.

RISCV\_DSP\_ATTRIBUTE void riscv\_quaternion\_conjugate\_f32 (const float32\_t \*pInputQuaternions, float32\_t \*pConjugateQuaternions, uint32\_t nbQuaternions)

Floating-point quaternion conjugates.

#### **Parameters**

- pInputQuaternions [in] points to the input vector of quaternions
- pConjugateQuaternions [out] points to the output vector of conjugate quaternions
- nbQuaternions [in] number of quaternions in each vector

## **Quaternion Inverse**

RISCV\_DSP\_ATTRIBUTE void riscv\_quaternion\_inverse\_f32 (const float32\_t \*pInputQuaternions, float32\_t \*pInverseQuaternions, uint32\_t nbQuaternions)

## group QuatInverse

Compute the inverse of a quaternion.

## **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_quaternion\_inverse\_f32 (const float32\_t \*pInputQuaternions, float32\_t \*pInverseQuaternions, uint32\_t nbQuaternions)

Floating-point quaternion inverse.

## **Parameters**

- pInputQuaternions [in] points to the input vector of quaternions
- pInverseQuaternions [out] points to the output vector of inverse quaternions
- **nbQuaternions** [in] number of quaternions in each vector

## **Quaternion Norm**

RISCV\_DSP\_ATTRIBUTE void riscv\_quaternion\_norm\_f32 (const float32\_t \*pInputQuaternions, float32\_t \*pNorms, uint32\_t nbQuaternions)

## group QuatNorm

Compute the norm of a quaternion.

RISCV\_DSP\_ATTRIBUTE void riscv\_quaternion\_norm\_f32 (const float32\_t \*pInputQuaternions, float32\_t \*pNorms, uint32\_t nbQuaternions)

Floating-point quaternion Norm.

#### **Parameters**

- pInputQuaternions [in] points to the input vector of quaternions
- pNorms [out] points to the output vector of norms
- **nbQuaternions [in]** number of quaternions in the input vector

## **Quaternion normalization**

RISCV\_DSP\_ATTRIBUTE void riscv\_quaternion\_normalize\_f32 (const float32\_t \*pInputQuaternions, float32\_t \*pNormalizedQuaternions, uint32\_t nbQuaternions)

## group QuatNormalized

Compute a normalized quaternion.

## **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_quaternion\_normalize\_f32 (const float32\_t \*pInputQuaternions, float32\_t \*pNormalizedQuaternions, uint32\_t nbQuaternions)

Floating-point normalization of quaternions.

## **Parameters**

- pInputQuaternions [in] points to the input vector of quaternions
- pNormalizedQuaternions [out] points to the output vector of normalized quaternions
- **nbQuaternions** [in] number of quaternions in each vector

## **Quaternion Product**

## **Elementwise Quaternion Product**

```
RISCV_DSP_ATTRIBUTE void riscv_quaternion_product_f32 (const float32_t *qa, const float32_t *qb, float32_t *qr, uint32_t nbQuaternions)
```

## group QuatProdVect

Compute the elementwise product of quaternions.

RISCV\_DSP\_ATTRIBUTE void riscv\_quaternion\_product\_f32 (const float32\_t \*qa, const float32\_t \*qb, float32\_t \*qr, uint32\_t nbQuaternions)

Floating-point elementwise product two quaternions.

## **Parameters**

- qa [in] first array of quaternions
- **qb [in]** second array of quaternions
- qr [out] elementwise product of quaternions
- **nbQuaternions [in]** number of quaternions in the array

## **Quaternion Product**

RISCV\_DSP\_ATTRIBUTE void riscv\_quaternion\_product\_single\_f32 (const float32\_t \*qa, const float32\_t \*qb, float32\_t \*qr)

## group QuatProdSingle

Compute the product of two quaternions.

#### **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_quaternion\_product\_single\_f32 (const float32\_t \*qa, const float32\_t \*qb, float32\_t \*qr)

Floating-point product of two quaternions.

## **Parameters**

- qa [in] first quaternion
- qb [in] second quaternion
- **qr [out]** product of two quaternions

## group QuatProd

Compute the product of quaternions.

## group groupQuaternionMath

Functions to operates on quaternions and convert between a rotation and quaternion representation.

## 3.3.11 Statistics Functions

## **Absolute Maximum**

```
void riscv_absmax_f16(const float16_t *pSrc, uint32_t blockSize, float16_t *pResult, uint32_t *pIndex)
void riscv_absmax_f32(const float32_t *pSrc, uint32_t blockSize, float32_t *pResult, uint32_t *pIndex)

RISCV_DSP_ATTRIBUTE void riscv_absmax_f64 (const float64_t *pSrc, uint32_t blockSize, float64_t *pResult, uint32_t *pIndex)
void riscv_absmax_no_idx_f16(const float16_t *pSrc, uint32_t blockSize, float16_t *pResult)
void riscv_absmax_no_idx_f32(const float32_t *pSrc, uint32_t blockSize, float32_t *pResult)

RISCV_DSP_ATTRIBUTE void riscv_absmax_no_idx_f64 (const float64_t *pSrc, uint32_t blockSize, float64_t *pResult)
void riscv_absmax_no_idx_q15(const q15_t *pSrc, uint32_t blockSize, q15_t *pResult)
void riscv_absmax_no_idx_q31(const q31_t *pSrc, uint32_t blockSize, q31_t *pResult)
void riscv_absmax_no_idx_q7(const q7_t *pSrc, uint32_t blockSize, q15_t *pResult, uint32_t *pIndex)
void riscv_absmax_q31(const q31_t *pSrc, uint32_t blockSize, q31_t *pResult, uint32_t *pIndex)
void riscv_absmax_q31(const q31_t *pSrc, uint32_t blockSize, q31_t *pResult, uint32_t *pIndex)
void riscv_absmax_q31(const q31_t *pSrc, uint32_t blockSize, q31_t *pResult, uint32_t *pIndex)
void riscv_absmax_q31(const q31_t *pSrc, uint32_t blockSize, q7_t *pResult, uint32_t *pIndex)
```

## group AbsMax

Computes the maximum value of absolute values of an array of data. The function returns both the maximum value and its position within the array. There are separate functions for floating-point, Q31, Q15, and Q7 data types.

## **Functions**

void **riscv\_absmax\_f16**(const float16\_t \*pSrc, uint32\_t blockSize, float16\_t \*pResult, uint32\_t \*pIndex) Maximum value of absolute values of a floating-point vector.

## **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] maximum value returned here
- pIndex [out] index of maximum value returned here

void **riscv\_absmax\_f32** (const float32\_t \*pSrc, uint32\_t blockSize, float32\_t \*pResult, uint32\_t \*pIndex) Maximum value of absolute values of a floating-point vector.

## Parameters

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector

- pResult [out] maximum value returned here
- pIndex [out] index of maximum value returned here

# RISCV\_DSP\_ATTRIBUTE void riscv\_absmax\_f64 (const float64\_t \*pSrc, uint32\_t blockSize, float64\_t \*pResult, uint32\_t \*pIndex)

Maximum value of absolute values of a floating-point vector.

### **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] maximum value returned here
- pIndex [out] index of maximum value returned here

void riscv\_absmax\_no\_idx\_f16(const float16\_t \*pSrc, uint32\_t blockSize, float16\_t \*pResult)

Maximum value of absolute values of a floating-point vector.

Maximum value of a floating-point vector.

### **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] maximum value returned here

 $void \ \textbf{riscv\_absmax\_no\_idx\_f32} (const\ float 32\_t\ *pSrc, uint 32\_t\ block Size, \ float 32\_t\ *pResult)$ 

Maximum value of absolute values of a floating-point vector.

#### **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] maximum value returned here

# RISCV\_DSP\_ATTRIBUTE void riscv\_absmax\_no\_idx\_f64 (const float64\_t \*pSrc, uint32\_t blockSize, float64\_t \*pResult)

Maximum value of absolute values of a floating-point vector.

## **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] maximum value returned here

void riscv\_absmax\_no\_idx\_q15 (const q15\_t \*pSrc, uint32\_t blockSize, q15\_t \*pResult)

Maximum value of absolute values of a Q15 vector.

### **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] maximum value returned here

void riscv\_absmax\_no\_idx\_q31(const q31\_t \*pSrc, uint32\_t blockSize, q31\_t \*pResult)

Maximum value of absolute values of a Q31 vector.

### **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] maximum value returned here

void riscv\_absmax\_no\_idx\_q7(const q7 t \*pSrc, uint32 t blockSize, q7 t \*pResult)

Maximum value of absolute values of a Q7 vector.

### **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] maximum value returned here

void riscv\_absmax\_q15 (const q15\_t \*pSrc, uint32\_t blockSize, q15\_t \*pResult, uint32\_t \*pIndex)

Maximum value of absolute values of a Q15 vector.

#### **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] maximum value returned here
- pIndex [out] index of maximum value returned here

 $void \ \textbf{riscv\_absmax\_q31} (const \ q31\_t \ *pSrc, \ uint32\_t \ blockSize, \ q31\_t \ *pResult, \ uint32\_t \ *pIndex)$ 

Maximum value of absolute values of a Q31 vector.

#### **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] maximum value returned here
- pIndex [out] index of maximum value returned here

void riscv\_absmax\_q7 (const q7\_t \*pSrc, uint32\_t blockSize, q7\_t \*pResult, uint32\_t \*pIndex)

Maximum value of absolute values of a Q7 vector.

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] maximum value returned here
- pIndex [out] index of maximum value returned here

### **Absolute Minimum**

```
void riscv_absmin_f16(const float16_t *pSrc, uint32_t blockSize, float16_t *pResult, uint32_t *pIndex)
void riscv_absmin_f32(const float32_t *pSrc, uint32_t blockSize, float32_t *pResult, uint32_t *pIndex)
RISCV_DSP_ATTRIBUTE void riscv_absmin_f64 (const float64_t *pSrc, uint32_t blockSize,
float64_t *pResult, uint32_t *pIndex)
void riscv_absmin_no_idx_f16(const float16_t *pSrc, uint32_t blockSize, float16_t *pResult)
void riscv_absmin_no_idx_f32(const float32_t *pSrc, uint32_t blockSize, float32_t *pResult)
RISCV_DSP_ATTRIBUTE void riscv_absmin_no_idx_f64 (const float64_t *pSrc,
uint32_t blockSize, float64_t *pResult)
void riscv_absmin_no_idx_q15 (const q15_t *pSrc, uint32_t blockSize, q15_t *pResult)
void riscv_absmin_no_idx_q31(const q31_t *pSrc, uint32_t blockSize, q31_t *pResult)
void riscv_absmin_no_idx_q7 (const q7_t *pSrc, uint32_t blockSize, q7_t *pResult)
RISCV_DSP_ATTRIBUTE void riscv_absmin_q15 (const q15_t *pSrc, uint32_t blockSize,
q15_t *pResult, uint32_t *pIndex)
RISCV_DSP_ATTRIBUTE void riscv_absmin_q31 (const q31_t *pSrc, uint32_t blockSize,
q31_t *pResult, uint32_t *pIndex)
RISCV_DSP_ATTRIBUTE void riscv_absmin_q7 (const q7_t *pSrc, uint32_t blockSize,
q7_t *pResult, uint32_t *pIndex)
```

# group AbsMin

Computes the minimum value of absolute values of an array of data. The function returns both the minimum value and its position within the array. There are separate functions for floating-point, Q31, Q15, and Q7 data types.

### **Functions**

void **riscv\_absmin\_f16**(const float16\_t \*pSrc, uint32\_t blockSize, float16\_t \*pResult, uint32\_t \*pIndex) Minimum value of absolute values of a floating-point vector.

### **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] minimum value returned here
- pIndex [out] index of minimum value returned here

void **riscv\_absmin\_f32** (const float32\_t \*pSrc, uint32\_t blockSize, float32\_t \*pResult, uint32\_t \*pIndex) Minimum value of absolute values of a floating-point vector.

### **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] minimum value returned here
- pIndex [out] index of minimum value returned here

# RISCV\_DSP\_ATTRIBUTE void riscv\_absmin\_f64 (const float64\_t \*pSrc, uint32\_t blockSize, float64\_t \*pResult, uint32\_t \*pIndex)

Minimum value of absolute values of a floating-point vector.

### **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] minimum value returned here
- pIndex [out] index of minimum value returned here

 $void \ \textbf{riscv\_absmin\_no\_idx\_f16} (const\ float16\_t\ *pSrc,\ uint32\_t\ blockSize,\ float16\_t\ *pResult)$ 

Minimum value of absolute values of a floating-point vector.

#### **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] minimum value returned here

void **riscv\_absmin\_no\_idx\_f32** (const float32\_t \*pSrc, uint32\_t blockSize, float32\_t \*pResult)

Minimum value of absolute values of a floating-point vector.

#### **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] minimum value returned here

# RISCV\_DSP\_ATTRIBUTE void riscv\_absmin\_no\_idx\_f64 (const float64\_t \*pSrc, uint32\_t blockSize, float64\_t \*pResult)

Minimum value of absolute values of a floating-point vector.

## **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] minimum value returned here

void **riscv\_absmin\_no\_idx\_q15** (const q15 t \*pSrc, uint32 t blockSize, q15 t \*pResult)

Minimum value of absolute values of a Q15 vector.

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] minimum value returned here

void riscv\_absmin\_no\_idx\_q31(const q31\_t \*pSrc, uint32\_t blockSize, q31\_t \*pResult)

Minimum value of absolute values of a Q31 vector.

### **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] minimum value returned here

void **riscv\_absmin\_no\_idx\_q7** (const q7\_t \*pSrc, uint32\_t blockSize, q7\_t \*pResult)

Minimum value of absolute values of a Q7 vector.

### **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] minimum value returned here

# RISCV\_DSP\_ATTRIBUTE void riscv\_absmin\_q15 (const q15\_t \*pSrc, uint32\_t blockSize, q15\_t \*pResult, uint32\_t \*pIndex)

Minimum value of absolute values of a Q15 vector.

### **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] minimum value returned here
- pIndex [out] index of minimum value returned here

# RISCV\_DSP\_ATTRIBUTE void riscv\_absmin\_q31 (const q31\_t \*pSrc, uint32\_t blockSize, q31\_t \*pResult, uint32\_t \*pIndex)

Minimum value of absolute values of a Q31 vector.

### **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] minimum value returned here
- pIndex [out] index of minimum value returned here

# RISCV\_DSP\_ATTRIBUTE void riscv\_absmin\_q7 (const q7\_t \*pSrc, uint32\_t blockSize, q7\_t \*pResult, uint32\_t \*pIndex)

Minimum value of absolute values of a Q7 vector.

### **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector

- pResult [out] minimum value returned here
- pIndex [out] index of minimum value returned here

### **Accumulation functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_accumulate\_f16 (const float16\_t \*pSrc, uint32\_t blockSize, float16\_t \*pResult)

RISCV\_DSP\_ATTRIBUTE void riscv\_accumulate\_f32 (const float32\_t \*pSrc, uint32\_t blockSize, float32\_t \*pResult)

RISCV\_DSP\_ATTRIBUTE void riscv\_accumulate\_f64 (const float64\_t \*pSrc, uint32\_t blockSize, float64\_t \*pResult)

### group Accumulation

Calculates the accumulation of the input vector. Sum is defined as the addition of the elements in the vector. The underlying algorithm is used:

There are separate functions for floating-point, Q31, Q15, and Q7 data types.

#### **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_accumulate\_f16 (const float16\_t \*pSrc, uint32\_t blockSize, float16\_t \*pResult)

accumulate value of a floating-point vector.

Sum value of a floating-point vector.

## **Parameters**

- pSrc [in] points to the input vector.
- blockSize [in] number of samples in input vector.
- pResult [out] sum of values in input vector.

RISCV\_DSP\_ATTRIBUTE void riscv\_accumulate\_f32 (const float32\_t \*pSrc, uint32\_t blockSize, float32\_t \*pResult)

Accumulation value of a floating-point vector.

### **Parameters**

- pSrc [in] points to the input vector.
- **blockSize** [in] number of samples in input vector.
- pResult [out] sum of values in input vector.

RISCV\_DSP\_ATTRIBUTE void riscv\_accumulate\_f64 (const float64\_t \*pSrc, uint32\_t blockSize, float64\_t \*pResult)

Accumulation value of a floating-point vector.

- pSrc [in] points to the input vector.
- blockSize [in] number of samples in input vector.
- pResult [out] sum of values in input vector.

# **Entropy**

RISCV\_DSP\_ATTRIBUTE float16\_t riscv\_entropy\_f16 (const float16\_t \*pSrcA, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE float32\_t riscv\_entropy\_f32 (const float32\_t \*pSrcA,
uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE float64\_t riscv\_entropy\_f64 (const float64\_t \*pSrcA, uint32\_t blockSize)

## group Entropy

Computes the entropy of a distribution.

### **Functions**

RISCV\_DSP\_ATTRIBUTE float16\_t riscv\_entropy\_f16 (const float16\_t \*pSrcA, uint32\_t blockSize)

Entropy.

### **Parameters**

- pSrcA [in] Array of input values.
- **blockSize** [in] Number of samples in the input array.

**Returns** Entropy -Sum(p ln p)

RISCV\_DSP\_ATTRIBUTE float32\_t riscv\_entropy\_f32 (const float32\_t \*pSrcA,
uint32\_t blockSize)

Entropy.

#### **Parameters**

- pSrcA [in] Array of input values.
- **blockSize** [in] Number of samples in the input array.

**Returns** Entropy -Sum(p ln p)

RISCV\_DSP\_ATTRIBUTE float64\_t riscv\_entropy\_f64 (const float64\_t \*pSrcA, uint32\_t blockSize)

Entropy.

# **Parameters**

- pSrcA [in] Array of input values.
- **blockSize** [in] Number of samples in the input array.

**Returns** Entropy -Sum(p ln p)

## Kullback-Leibler divergence

RISCV\_DSP\_ATTRIBUTE float16\_t riscv\_kullback\_leibler\_f16 (const float16\_t \*pSrcA, const float16\_t \*pSrcB, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE float32\_t riscv\_kullback\_leibler\_f32 (const float32\_t \*pSrcA, const float32\_t \*pSrcB, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE float64\_t riscv\_kullback\_leibler\_f64 (const float64\_t \*pSrcA, const float64\_t \*pSrcB, uint32\_t blockSize)

### group Kullback-Leibler

Computes the Kullback-Leibler divergence between two distributions.

### **Functions**

RISCV\_DSP\_ATTRIBUTE float16\_t riscv\_kullback\_leibler\_f16 (const float16\_t \*pSrcA, const float16\_t \*pSrcB, uint32\_t blockSize)

Kullback-Leibler.

Distribution A may contain 0 with Neon version. Result will be right but some exception flags will be set. Distribution B must not contain 0 probability.

### **Parameters**

- \*pSrcA [in] points to an array of input values for probaility distribution A.
- \*pSrcB [in] points to an array of input values for probaility distribution B.
- **blockSize** [in] number of samples in the input array.

**Returns** Kullback-Leibler divergence D(A || B)

RISCV\_DSP\_ATTRIBUTE float32\_t riscv\_kullback\_leibler\_f32 (const float32\_t \*pSrcA, const float32\_t \*pSrcB, uint32\_t blockSize)

Kullback-Leibler.

Distribution A may contain 0 with Neon version. Result will be right but some exception flags will be set. Distribution B must not contain 0 probability.

## **Parameters**

- \*pSrcA [in] points to an array of input values for probaility distribution A.
- \*pSrcB [in] points to an array of input values for probability distribution B.
- blockSize [in] number of samples in the input array.

**Returns** Kullback-Leibler divergence D(A || B)

RISCV\_DSP\_ATTRIBUTE float64\_t riscv\_kullback\_leibler\_f64 (const float64\_t \*pSrcA, const float64\_t \*pSrcB, uint32\_t blockSize)

Kullback-Leibler.

### **Parameters**

- \*pSrcA [in] points to an array of input values for probability distribution A.
- \*pSrcB [in] points to an array of input values for probability distribution B.
- blockSize [in] number of samples in the input array.

**Returns** Kullback-Leibler divergence D(A || B)

# LogSumExp

RISCV\_DSP\_ATTRIBUTE float16\_t riscv\_logsumexp\_dot\_prod\_f16 (const float16\_t \*pSrcA, const float16\_t \*pSrcB, uint32\_t blockSize, float16\_t \*pTmpBuffer)

RISCV\_DSP\_ATTRIBUTE float32\_t riscv\_logsumexp\_dot\_prod\_f32 (const float32\_t \*pSrcA, const float32\_t \*pSrcB, uint32\_t blockSize, float32\_t \*pTmpBuffer)

RISCV\_DSP\_ATTRIBUTE float16\_t riscv\_logsumexp\_f16 (const float16\_t \*in, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE float32\_t riscv\_logsumexp\_f32 (const float32\_t \*in, uint32\_t blockSize)

# group LogSumExp

LogSumExp optimizations to compute sum of probabilities with Gaussian distributions.

# **Functions**

RISCV\_DSP\_ATTRIBUTE float16\_t riscv\_logsumexp\_dot\_prod\_f16 (const float16\_t \*pSrcA, const float16\_t \*pSrcB, uint32\_t blockSize, float16\_t \*pTmpBuffer)

Dot product with log arithmetic.

Vectors are containing the log of the samples

## **Parameters**

- \*pSrcA [in] points to the first input vector
- \*pSrcB [in] points to the second input vector
- blockSize [in] number of samples in each vector
- \*pTmpBuffer [in] temporary buffer of length blockSize

**Returns** The log of the dot product.

# RISCV\_DSP\_ATTRIBUTE float32\_t riscv\_logsumexp\_dot\_prod\_f32 (const float32\_t \*pSrcA, const float32\_t \*pSrcB, uint32\_t blockSize, float32\_t \*pTmpBuffer)

Dot product with log arithmetic.

Vectors are containing the log of the samples

#### **Parameters**

- \*pSrcA [in] points to the first input vector
- \*pSrcB [in] points to the second input vector
- blockSize [in] number of samples in each vector
- \*pTmpBuffer [in] temporary buffer of length blockSize

**Returns** The log of the dot product.

# RISCV\_DSP\_ATTRIBUTE float16\_t riscv\_logsumexp\_f16 (const float16\_t \*in, uint32\_t blockSize)

Computation of the LogSumExp.

In probabilistic computations, the dynamic of the probability values can be very wide because they come from gaussian functions. To avoid underflow and overflow issues, the values are represented by their log. In this representation, multiplying the original exp values is easy: their logs are added. But adding the original exp values is requiring some special handling and it is the goal of the LogSumExp function.

If the values are x1...xn, the function is computing:

 $\ln(\exp(x1) + \dots + \exp(xn))$  and the computation is done in such a way that rounding issues are minimised.

The max xm of the values is extracted and the function is computing:  $xm + \ln(exp(x1 - xm) + ... + exp(xn - xm))$ 

## **Parameters**

- \*in [in] Pointer to an array of input values.
- **blockSize [in]** Number of samples in the input array.

Returns LogSumExp

# RISCV\_DSP\_ATTRIBUTE float32\_t riscv\_logsumexp\_f32 (const float32\_t \*in, uint32\_t blockSize)

Computation of the LogSumExp.

In probabilistic computations, the dynamic of the probability values can be very wide because they come from gaussian functions. To avoid underflow and overflow issues, the values are represented by their log. In this representation, multiplying the original exp values is easy: their logs are added. But adding the original exp values is requiring some special handling and it is the goal of the LogSumExp function.

If the values are x1...xn, the function is computing:

ln(exp(x1) + ... + exp(xn)) and the computation is done in such a way that rounding issues are minimised.

The max xm of the values is extracted and the function is computing:  $xm + \ln(exp(x1 - xm) + ... + exp(xn - xm))$ 

- \*in [in] Pointer to an array of input values.
- blockSize [in] Number of samples in the input array.

### **Returns** LogSumExp

### **Maximum**

RISCV\_DSP\_ATTRIBUTE void riscv\_max\_f16 (const float16\_t \*pSrc, uint32\_t blockSize, float16\_t \*pResult, uint32\_t \*pIndex)

RISCV\_DSP\_ATTRIBUTE void riscv\_max\_f32 (const float32\_t \*pSrc, uint32\_t blockSize, float32\_t \*pResult, uint32\_t \*pIndex)

RISCV\_DSP\_ATTRIBUTE void riscv\_max\_f64 (const float64\_t \*pSrc, uint32\_t blockSize, float64\_t \*pResult, uint32\_t \*pIndex)

RISCV\_DSP\_ATTRIBUTE void riscv\_max\_no\_idx\_f16 (const float16\_t \*pSrc, uint32\_t blockSize, float16\_t \*pResult)

RISCV\_DSP\_ATTRIBUTE void riscv\_max\_no\_idx\_f32 (const float32\_t \*pSrc, uint32\_t blockSize, float32\_t \*pResult)

RISCV\_DSP\_ATTRIBUTE void riscv\_max\_no\_idx\_f64 (const float64\_t \*pSrc, uint32\_t blockSize, float64\_t \*pResult)

RISCV\_DSP\_ATTRIBUTE void riscv\_max\_no\_idx\_q15 (const q15\_t \*pSrc, uint32\_t blockSize, q15\_t \*pResult)

RISCV\_DSP\_ATTRIBUTE void riscv\_max\_no\_idx\_q31 (const q31\_t \*pSrc, uint32\_t blockSize, q31\_t \*pResult)

RISCV\_DSP\_ATTRIBUTE void riscv\_max\_no\_idx\_q7 (const q7\_t \*pSrc, uint32\_t blockSize, q7\_t \*pResult)

RISCV\_DSP\_ATTRIBUTE void riscv\_max\_q15 (const q15\_t \*pSrc, uint32\_t blockSize, q15\_t \*pResult, uint32\_t \*pIndex)

RISCV\_DSP\_ATTRIBUTE void riscv\_max\_q31 (const q31\_t \*pSrc, uint32\_t blockSize, q31\_t \*pResult, uint32\_t \*pIndex)

RISCV\_DSP\_ATTRIBUTE void riscv\_max\_q7 (const q7\_t \*pSrc, uint32\_t blockSize, q7\_t \*pResult, uint32\_t \*pIndex)

## group Max

Computes the maximum value of an array of data. The function returns both the maximum value and its position within the array. There are separate functions for floating-point, Q31, Q15, and Q7 data types.

### **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_max\_f16 (const float16\_t \*pSrc, uint32\_t blockSize, float16\_t \*pResult, uint32\_t \*pIndex)

Maximum value of a floating-point vector.

#### **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] maximum value returned here
- pIndex [out] index of maximum value returned here

RISCV\_DSP\_ATTRIBUTE void riscv\_max\_f32 (const float32\_t \*pSrc, uint32\_t blockSize, float32\_t \*pResult, uint32\_t \*pIndex)

Maximum value of a floating-point vector.

### **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] maximum value returned here
- pIndex [out] index of maximum value returned here

RISCV\_DSP\_ATTRIBUTE void riscv\_max\_f64 (const float64\_t \*pSrc, uint32\_t blockSize, float64\_t \*pResult, uint32\_t \*pIndex)

Maximum value of a floating-point vector.

## **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] maximum value returned here
- pIndex [out] index of maximum value returned here

RISCV\_DSP\_ATTRIBUTE void riscv\_max\_no\_idx\_f16 (const float16\_t \*pSrc, uint32\_t blockSize, float16\_t \*pResult)

Maximum value of a floating-point vector.

# **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] maximum value returned here

RISCV\_DSP\_ATTRIBUTE void riscv\_max\_no\_idx\_f32 (const float32\_t \*pSrc, uint32\_t blockSize, float32\_t \*pResult)

Maximum value of a floating-point vector.

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] maximum value returned here

# RISCV\_DSP\_ATTRIBUTE void riscv\_max\_no\_idx\_f64 (const float64\_t \*pSrc, uint32\_t blockSize, float64\_t \*pResult)

Maximum value of a floating-point vector.

#### **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] maximum value returned here

# RISCV\_DSP\_ATTRIBUTE void riscv\_max\_no\_idx\_q15 (const q15\_t \*pSrc, uint32\_t blockSize, q15\_t \*pResult)

Maximum value of a q15 vector without index.

Maximum value of a q15 vector.

### **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] maximum value returned here

# RISCV\_DSP\_ATTRIBUTE void riscv\_max\_no\_idx\_q31 (const q31\_t \*pSrc, uint32\_t blockSize, q31\_t \*pResult)

Maximum value of a q31 vector without index.

Maximum value of a q31 vector.

### **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] maximum value returned here

# RISCV\_DSP\_ATTRIBUTE void riscv\_max\_no\_idx\_q7 (const q7\_t \*pSrc, uint32\_t blockSize, q7\_t \*pResult)

Maximum value of a q7 vector without index.

Maximum value of a q7 vector.

### **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] maximum value returned here

RISCV\_DSP\_ATTRIBUTE void riscv\_max\_q15 (const q15\_t \*pSrc, uint32\_t blockSize, q15\_t \*pResult, uint32\_t \*pIndex)

Maximum value of a Q15 vector.

### **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] maximum value returned here
- pIndex [out] index of maximum value returned here

RISCV\_DSP\_ATTRIBUTE void riscv\_max\_q31 (const q31\_t \*pSrc, uint32\_t blockSize, q31\_t \*pResult, uint32\_t \*pIndex)

Maximum value of a Q31 vector.

#### **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] maximum value returned here
- pIndex [out] index of maximum value returned here

RISCV\_DSP\_ATTRIBUTE void riscv\_max\_q7 (const q7\_t \*pSrc, uint32\_t blockSize, q7\_t \*pResult, uint32\_t \*pIndex)

Maximum value of a Q7 vector.

# **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] maximum value returned here
- pIndex [out] index of maximum value returned here

### Mean

RISCV\_DSP\_ATTRIBUTE void riscv\_mean\_f16 (const float16\_t \*pSrc, uint32\_t blockSize, float16\_t \*pResult)

RISCV\_DSP\_ATTRIBUTE void riscv\_mean\_f32 (const float32\_t \*pSrc, uint32\_t blockSize, float32\_t \*pResult)

RISCV\_DSP\_ATTRIBUTE void riscv\_mean\_f64 (const float64\_t \*pSrc, uint32\_t blockSize, float64\_t \*pResult)

RISCV\_DSP\_ATTRIBUTE void riscv\_mean\_q15 (const q15\_t \*pSrc, uint32\_t blockSize, q15\_t \*pResult)

RISCV\_DSP\_ATTRIBUTE void riscv\_mean\_q31 (const q31\_t \*pSrc, uint32\_t blockSize, q31\_t \*pResult)

RISCV\_DSP\_ATTRIBUTE void riscv\_mean\_q7 (const q7\_t \*pSrc, uint32\_t blockSize, q7\_t \*pResult)

### group mean

Calculates the mean of the input vector. Mean is defined as the average of the elements in the vector. The underlying algorithm is used:

There are separate functions for floating-point, Q31, Q15, and Q7 data types.

#### **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_mean\_f16 (const float16\_t \*pSrc, uint32\_t blockSize, float16\_t \*pResult)

Mean value of a floating-point vector.

### **Parameters**

- pSrc [in] points to the input vector.
- **blockSize** [in] number of samples in input vector.
- pResult [out] mean value returned here.

RISCV\_DSP\_ATTRIBUTE void riscv\_mean\_f32 (const float32\_t \*pSrc, uint32\_t blockSize, float32\_t \*pResult)

Mean value of a floating-point vector.

### **Parameters**

- pSrc [in] points to the input vector.
- blockSize [in] number of samples in input vector.
- pResult [out] mean value returned here.

RISCV\_DSP\_ATTRIBUTE void riscv\_mean\_f64 (const float64\_t \*pSrc, uint32\_t blockSize, float64\_t \*pResult)

Mean value of a floating-point vector.

### **Parameters**

- pSrc [in] points to the input vector.
- blockSize [in] number of samples in input vector.
- pResult [out] mean value returned here.

RISCV\_DSP\_ATTRIBUTE void riscv\_mean\_q15 (const q15\_t \*pSrc, uint32\_t blockSize, q15\_t \*pResult)

Mean value of a Q15 vector.

**Scaling and Overflow Behavior** The function is implemented using a 32-bit internal accumulator. The input is represented in 1.15 format and is accumulated in a 32-bit accumulator in 17.15 format. There is no risk of internal overflow with this approach, and the full precision of intermediate result is preserved. Finally, the accumulator is truncated to yield a result of 1.15 format.

### **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] mean value returned here

# RISCV\_DSP\_ATTRIBUTE void riscv\_mean\_q31 (const q31\_t \*pSrc, uint32\_t blockSize, q31\_t \*pResult)

Mean value of a Q31 vector.

**Scaling and Overflow Behavior** The function is implemented using a 64-bit internal accumulator. The input is represented in 1.31 format and is accumulated in a 64-bit accumulator in 33.31 format. There is no risk of internal overflow with this approach, and the full precision of intermediate result is preserved. Finally, the accumulator is truncated to yield a result of 1.31 format.

### **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] mean value returned here

# RISCV\_DSP\_ATTRIBUTE void riscv\_mean\_q7 (const q7\_t \*pSrc, uint32\_t blockSize, q7\_t \*pResult)

Mean value of a Q7 vector.

**Scaling and Overflow Behavior** The function is implemented using a 32-bit internal accumulator. The input is represented in 1.7 format and is accumulated in a 32-bit accumulator in 25.7 format. There is no risk of internal overflow with this approach, and the full precision of intermediate result is preserved. Finally, the accumulator is truncated to yield a result of 1.7 format.

- pSrc [in] points to the input vector
- pResult [out] mean value returned here

### **Minimum**

RISCV\_DSP\_ATTRIBUTE void riscv\_min\_f16 (const float16\_t \*pSrc, uint32\_t blockSize, float16\_t \*pResult, uint32\_t \*pIndex)

RISCV\_DSP\_ATTRIBUTE void riscv\_min\_f32 (const float32\_t \*pSrc, uint32\_t blockSize, float32\_t \*pResult, uint32\_t \*pIndex)

RISCV\_DSP\_ATTRIBUTE void riscv\_min\_f64 (const float64\_t \*pSrc, uint32\_t blockSize, float64\_t \*pResult, uint32\_t \*pIndex)

RISCV\_DSP\_ATTRIBUTE void riscv\_min\_no\_idx\_f16 (const float16\_t \*pSrc, uint32\_t blockSize, float16\_t \*pResult)

RISCV\_DSP\_ATTRIBUTE void riscv\_min\_no\_idx\_f32 (const float32\_t \*pSrc, uint32\_t blockSize, float32\_t \*pResult)

RISCV\_DSP\_ATTRIBUTE void riscv\_min\_no\_idx\_f64 (const float64\_t \*pSrc, uint32\_t blockSize, float64\_t \*pResult)

RISCV\_DSP\_ATTRIBUTE void riscv\_min\_no\_idx\_q15 (const q15\_t \*pSrc, uint32\_t blockSize, q15\_t \*pResult)

RISCV\_DSP\_ATTRIBUTE void riscv\_min\_no\_idx\_q31 (const q31\_t \*pSrc, uint32\_t blockSize, q31\_t \*pResult)

RISCV\_DSP\_ATTRIBUTE void riscv\_min\_no\_idx\_q7 (const q7\_t \*pSrc, uint32\_t blockSize, q7\_t \*pResult)

RISCV\_DSP\_ATTRIBUTE void riscv\_min\_q15 (const q15\_t \*pSrc, uint32\_t blockSize, q15\_t \*pResult, uint32\_t \*pIndex)

RISCV\_DSP\_ATTRIBUTE void riscv\_min\_q31 (const q31\_t \*pSrc, uint32\_t blockSize, q31\_t \*pResult, uint32\_t \*pIndex)

RISCV\_DSP\_ATTRIBUTE void riscv\_min\_q7 (const q7\_t \*pSrc, uint32\_t blockSize, q7\_t \*pResult, uint32\_t \*pIndex)

### group Min

Computes the minimum value of an array of data. The function returns both the minimum value and its position within the array. There are separate functions for floating-point, Q31, Q15, and Q7 data types.

### **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_min\_f16 (const float16\_t \*pSrc, uint32\_t blockSize, float16\_t \*pResult, uint32\_t \*pIndex)

Minimum value of a floating-point vector.

#### **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] minimum value returned here
- pIndex [out] index of minimum value returned here

RISCV\_DSP\_ATTRIBUTE void riscv\_min\_f32 (const float32\_t \*pSrc, uint32\_t blockSize, float32\_t \*pResult, uint32\_t \*pIndex)

Minimum value of a floating-point vector.

### **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] minimum value returned here
- pIndex [out] index of minimum value returned here

RISCV\_DSP\_ATTRIBUTE void riscv\_min\_f64 (const float64\_t \*pSrc, uint32\_t blockSize, float64\_t \*pResult, uint32\_t \*pIndex)

Minimum value of a floating-point vector.

## **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] minimum value returned here
- pIndex [out] index of minimum value returned here

RISCV\_DSP\_ATTRIBUTE void riscv\_min\_no\_idx\_f16 (const float16\_t \*pSrc, uint32\_t blockSize, float16\_t \*pResult)

Minimum value of a floating-point vector.

# **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] minimum value returned here

RISCV\_DSP\_ATTRIBUTE void riscv\_min\_no\_idx\_f32 (const float32\_t \*pSrc, uint32\_t blockSize, float32\_t \*pResult)

Minimum value of a floating-point vector.

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] minimum value returned here

# RISCV\_DSP\_ATTRIBUTE void riscv\_min\_no\_idx\_f64 (const float64\_t \*pSrc, uint32\_t blockSize, float64\_t \*pResult)

Maximum value of a floating-point vector.

Minimum value of a floating-point vector.

### **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] minimum value returned here

# RISCV\_DSP\_ATTRIBUTE void riscv\_min\_no\_idx\_q15 (const q15\_t \*pSrc, uint32\_t blockSize, q15\_t \*pResult)

Minimum value of a q15 vector without index.

Minimum value of a q15 vector.

### **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] minimum value returned here

# RISCV\_DSP\_ATTRIBUTE void riscv\_min\_no\_idx\_q31 (const q31\_t \*pSrc, uint32\_t blockSize, q31\_t \*pResult)

Minimum value of a q31 vector without index.

Minimum value of a q31 vector.

# **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] minimum value returned here

# RISCV\_DSP\_ATTRIBUTE void riscv\_min\_no\_idx\_q7 (const q7\_t \*pSrc, uint32\_t blockSize, q7\_t \*pResult)

Minimum value of a q7 vector without index.

Minimum value of a q7 vector.

### **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] minimum value returned here

RISCV\_DSP\_ATTRIBUTE void riscv\_min\_q15 (const q15\_t \*pSrc, uint32\_t blockSize, q15\_t \*pResult, uint32\_t \*pIndex)

Minimum value of a Q15 vector.

### **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] minimum value returned here
- pIndex [out] index of minimum value returned here

RISCV\_DSP\_ATTRIBUTE void riscv\_min\_q31 (const q31\_t \*pSrc, uint32\_t blockSize, q31\_t \*pResult, uint32\_t \*pIndex)

Minimum value of a Q31 vector.

#### **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] minimum value returned here
- pIndex [out] index of minimum value returned here

RISCV\_DSP\_ATTRIBUTE void riscv\_min\_q7 (const q7\_t \*pSrc, uint32\_t blockSize, q7\_t \*pResult, uint32\_t \*pIndex)

Minimum value of a Q7 vector.

## **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] minimum value returned here
- pIndex [out] index of minimum value returned here

### **Mean Square Error**

RISCV\_DSP\_ATTRIBUTE void riscv\_mse\_f16 (const float16\_t \*pSrcA, const float16\_t \*pSrcB, uint32\_t blockSize, float16\_t \*result)

RISCV\_DSP\_ATTRIBUTE void riscv\_mse\_f32 (const float32\_t \*pSrcA, const float32\_t \*pSrcB, uint32\_t blockSize, float32\_t \*pResult)

RISCV\_DSP\_ATTRIBUTE void riscv\_mse\_f64 (const float64\_t \*pSrcA, const float64\_t \*pSrcB, uint32\_t blockSize, float64\_t \*pResult)

RISCV\_DSP\_ATTRIBUTE void riscv\_mse\_q15 (const q15\_t \*pSrcA, const q15\_t \*pSrcB, uint32\_t blockSize, q15\_t \*pResult)

RISCV\_DSP\_ATTRIBUTE void riscv\_mse\_q31 (const q31\_t \*pSrcA, const q31\_t \*pSrcB, uint32\_t blockSize, q31\_t \*pResult)

RISCV\_DSP\_ATTRIBUTE void riscv\_mse\_q7 (const q7\_t \*pSrcA, const q7\_t \*pSrcB, uint32\_t blockSize, q7\_t \*pResult)

### group MSE

Calculates the mean square error between two vectors.

### **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_mse\_f16 (const float16\_t \*pSrcA, const float16\_t \*pSrcB, uint32\_t blockSize, float16\_t \*result)

Mean square error between two half floating point vectors.

Mean square error between two half precision float vectors.

#### **Parameters**

- pSrcA [in] points to the first input vector
- pSrcB [in] points to the second input vector
- blockSize [in] number of samples in input vector
- result [out] mean square error

RISCV\_DSP\_ATTRIBUTE void riscv\_mse\_f32 (const float32\_t \*pSrcA, const float32\_t \*pSrcB, uint32\_t blockSize, float32\_t \*pResult)

Mean square error between two floating point vectors.

Mean square error between two single precision float vectors.

### **Parameters**

- pSrcA [in] points to the first input vector
- pSrcB [in] points to the second input vector
- blockSize [in] number of samples in input vector
- pResult [out] mean square error

RISCV\_DSP\_ATTRIBUTE void riscv\_mse\_f64 (const float64\_t \*pSrcA, const float64\_t \*pSrcB, uint32\_t blockSize, float64\_t \*pResult)

Mean square error between two double floating point vectors.

Mean square error between two double precision float vectors.

### **Parameters**

- pSrcA [in] points to the first input vector
- pSrcB [in] points to the second input vector
- blockSize [in] number of samples in input vector
- pResult [out] mean square error

RISCV\_DSP\_ATTRIBUTE void riscv\_mse\_q15 (const q15\_t \*pSrcA, const q15\_t \*pSrcB, uint32\_t blockSize, q15\_t \*pResult)

Mean square error between two Q15 vectors.

### **Parameters**

- pSrcA [in] points to the first input vector
- pSrcB [in] points to the second input vector
- blockSize [in] number of samples in input vector
- pResult [out] mean square error

RISCV\_DSP\_ATTRIBUTE void riscv\_mse\_q31 (const q31\_t \*pSrcA, const q31\_t \*pSrcB, uint32\_t blockSize, q31\_t \*pResult)

Mean square error between two Q31 vectors.

#### **Parameters**

- pSrcA [in] points to the first input vector
- pSrcB [in] points to the second input vector
- blockSize [in] number of samples in input vector
- pResult [out] mean square error

RISCV\_DSP\_ATTRIBUTE void riscv\_mse\_q7 (const q7\_t \*pSrcA, const q7\_t \*pSrcB, uint32\_t blockSize, q7\_t \*pResult)

Mean square error between two Q7 vectors.

# **Parameters**

- pSrcA [in] points to the first input vector
- pSrcB [in] points to the second input vector
- blockSize [in] number of samples in input vector
- pResult [out] mean square error

# Power

RISCV\_DSP\_ATTRIBUTE void riscv\_power\_f16 (const float16\_t \*pSrc, uint32\_t blockSize, float16\_t \*pResult)

RISCV\_DSP\_ATTRIBUTE void riscv\_power\_f32 (const float32\_t \*pSrc, uint32\_t blockSize, float32\_t \*pResult)

RISCV\_DSP\_ATTRIBUTE void riscv\_power\_f64 (const float64\_t \*pSrc, uint32\_t blockSize, float64\_t \*pResult)

RISCV\_DSP\_ATTRIBUTE void riscv\_power\_q15 (const q15\_t \*pSrc, uint32\_t blockSize, q63\_t \*pResult)

RISCV\_DSP\_ATTRIBUTE void riscv\_power\_q31 (const q31\_t \*pSrc, uint32\_t blockSize, q63\_t \*pResult)

RISCV\_DSP\_ATTRIBUTE void riscv\_power\_q7 (const q7\_t \*pSrc, uint32\_t blockSize, q31\_t \*pResult)

### group power

Calculates the sum of the squares of the elements in the input vector. The underlying algorithm is used:

There are separate functions for floating point, Q31, Q15, and Q7 data types.

Since the result is not divided by the length, those functions are in fact computing something which is more an energy than a power.

### **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_power\_f16 (const float16\_t \*pSrc, uint32\_t blockSize, float16\_t \*pResult)

Sum of the squares of the elements of a floating-point vector.

### **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] sum of the squares value returned here

RISCV\_DSP\_ATTRIBUTE void riscv\_power\_f32 (const float32\_t \*pSrc, uint32\_t blockSize, float32\_t \*pResult)

Sum of the squares of the elements of a floating-point vector.

# **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] sum of the squares value returned here

RISCV\_DSP\_ATTRIBUTE void riscv\_power\_f64 (const float64\_t \*pSrc, uint32\_t blockSize, float64\_t \*pResult)

Sum of the squares of the elements of a floating-point vector.

### **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] sum of the squares value returned here

RISCV\_DSP\_ATTRIBUTE void riscv\_power\_q15 (const q15\_t \*pSrc, uint32\_t blockSize, q63\_t \*pResult)

Sum of the squares of the elements of a Q15 vector.

**Scaling and Overflow Behavior** The function is implemented using a 64-bit internal accumulator. The input is represented in 1.15 format. Intermediate multiplication yields a 2.30 format, and this result is added without saturation to a 64-bit accumulator in 34.30 format. With 33 guard bits in the accumulator, there is no risk of overflow, and the full precision of the intermediate multiplication is preserved. Finally, the return result is in 34.30 format.

#### **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] sum of the squares value returned here

# RISCV\_DSP\_ATTRIBUTE void riscv\_power\_q31 (const q31\_t \*pSrc, uint32\_t blockSize, q63\_t \*pResult)

Sum of the squares of the elements of a Q31 vector.

**Scaling and Overflow Behavior** The function is implemented using a 64-bit internal accumulator. The input is represented in 1.31 format. Intermediate multiplication yields a 2.62 format, and this result is truncated to 2.48 format by discarding the lower 14 bits. The 2.48 result is then added without saturation to a 64-bit accumulator in 16.48 format. With 15 guard bits in the accumulator, there is no risk of overflow, and the full precision of the intermediate multiplication is preserved. Finally, the return result is in 16.48 format.

#### **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] sum of the squares value returned here

# RISCV\_DSP\_ATTRIBUTE void riscv\_power\_q7 (const q7\_t \*pSrc, uint32\_t blockSize, q31\_t \*pResult)

Sum of the squares of the elements of a Q7 vector.

**Scaling and Overflow Behavior** The function is implemented using a 32-bit internal accumulator. The input is represented in 1.7 format. Intermediate multiplication yields a 2.14 format, and this result is added without saturation to an accumulator in 18.14 format. With 17 guard bits in the accumulator, there is no risk of overflow, and the full precision of the intermediate multiplication is preserved. Finally, the return result is in 18.14 format.

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] sum of the squares value returned here

### Root mean square (RMS)

RISCV\_DSP\_ATTRIBUTE void riscv\_rms\_f16 (const float16\_t \*pSrc, uint32\_t blockSize, float16\_t \*pResult)

RISCV\_DSP\_ATTRIBUTE void riscv\_rms\_f32 (const float32\_t \*pSrc, uint32\_t blockSize, float32\_t \*pResult)

RISCV\_DSP\_ATTRIBUTE void riscv\_rms\_q15 (const q15\_t \*pSrc, uint32\_t blockSize, q15\_t \*pResult)

RISCV\_DSP\_ATTRIBUTE void riscv\_rms\_q31 (const q31\_t \*pSrc, uint32\_t blockSize, q31\_t \*pResult)

## group RMS

Calculates the Root Mean Square of the elements in the input vector. The underlying algorithm is used:

There are separate functions for floating point, Q31, and Q15 data types.

### **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_rms\_f16 (const float16\_t \*pSrc, uint32\_t blockSize, float16\_t \*pResult)

Root Mean Square of the elements of a floating-point vector.

### **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] root mean square value returned here

RISCV\_DSP\_ATTRIBUTE void riscv\_rms\_f32 (const float32\_t \*pSrc, uint32\_t blockSize, float32\_t \*pResult)

Root Mean Square of the elements of a floating-point vector.

### **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] root mean square value returned here

RISCV\_DSP\_ATTRIBUTE void riscv\_rms\_q15 (const q15\_t \*pSrc, uint32\_t blockSize, q15\_t \*pResult)

Root Mean Square of the elements of a Q15 vector.

**Scaling and Overflow Behavior** The function is implemented using a 64-bit internal accumulator. The input is represented in 1.15 format. Intermediate multiplication yields a 2.30 format, and this result is

added without saturation to a 64-bit accumulator in 34.30 format. With 33 guard bits in the accumulator, there is no risk of overflow, and the full precision of the intermediate multiplication is preserved. Finally, the 34.30 result is truncated to 34.15 format by discarding the lower 15 bits, and then saturated to yield a result in 1.15 format.

### **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] root mean square value returned here

```
RISCV_DSP_ATTRIBUTE void riscv_rms_q31 (const q31_t *pSrc, uint32_t blockSize, q31_t *pResult)
```

Root Mean Square of the elements of a Q31 vector.

Scaling and Overflow Behavior The function is implemented using an internal 64-bit accumulator. The input is represented in 1.31 format, and intermediate multiplication yields a 2.62 format. The accumulator maintains full precision of the intermediate multiplication results, but provides only a single guard bit. There is no saturation on intermediate additions. If the accumulator overflows, it wraps around and distorts the result. In order to avoid overflows completely, the input signal must be scaled down by log2(blockSize) bits, as a total of blockSize additions are performed internally. Finally, the 2.62 accumulator is right shifted by 31 bits to yield a 1.31 format value.

#### **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] root mean square value returned here

### Standard deviation

```
RISCV_DSP_ATTRIBUTE void riscv_std_f16 (const float16_t *pSrc, uint32_t blockSize, float16_t *pResult)

RISCV_DSP_ATTRIBUTE void riscv_std_f32 (const float32_t *pSrc, uint32_t blockSize, float32_t *pResult)

RISCV_DSP_ATTRIBUTE void riscv_std_f64 (const float64_t *pSrc, uint32_t blockSize, float64_t *pResult)

RISCV_DSP_ATTRIBUTE void riscv_std_q15 (const q15_t *pSrc, uint32_t blockSize, q15_t *pResult)

RISCV_DSP_ATTRIBUTE void riscv_std_q31 (const q31_t *pSrc, uint32_t blockSize, q15_t *pResult)
```

q31\_t \*pResult)

# group STD

Calculates the standard deviation of the elements in the input vector.

The float implementation is relying on riscv\_var\_f32 which is using a two-pass algorithm to avoid problem of numerical instabilities and cancellation errors.

Fixed point versions are using the standard textbook algorithm since the fixed point numerical behavior is different from the float one.

Algorithm for fixed point versions is summarized below:

There are separate functions for floating point, Q31, and Q15 data types.

### **Functions**

# RISCV\_DSP\_ATTRIBUTE void riscv\_std\_f16 (const float16\_t \*pSrc, uint32\_t blockSize, float16\_t \*pResult)

Standard deviation of the elements of a floating-point vector.

### **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] standard deviation value returned here

# RISCV\_DSP\_ATTRIBUTE void riscv\_std\_f32 (const float32\_t \*pSrc, uint32\_t blockSize, float32\_t \*pResult)

Standard deviation of the elements of a floating-point vector.

### **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] standard deviation value returned here

# RISCV\_DSP\_ATTRIBUTE void riscv\_std\_f64 (const float64\_t \*pSrc, uint32\_t blockSize, float64\_t \*pResult)

Standard deviation of the elements of a floating-point vector.

### **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] standard deviation value returned here

# RISCV\_DSP\_ATTRIBUTE void riscv\_std\_q15 (const q15\_t \*pSrc, uint32\_t blockSize, q15\_t \*pResult)

Standard deviation of the elements of a Q15 vector.

**Scaling and Overflow Behavior** The function is implemented using a 64-bit internal accumulator. The input is represented in 1.15 format. Intermediate multiplication yields a 2.30 format, and this result is added without saturation to a 64-bit accumulator in 34.30 format. With 33 guard bits in the accumulator, there is no risk of overflow, and the full precision of the intermediate multiplication is preserved. Finally, the 34.30 result is truncated to 34.15 format by discarding the lower 15 bits, and then saturated to yield a result in 1.15 format.

### **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] standard deviation value returned here

RISCV\_DSP\_ATTRIBUTE void riscv\_std\_q31 (const q31\_t \*pSrc, uint32\_t blockSize, q31\_t \*pResult)

Standard deviation of the elements of a Q31 vector.

Scaling and Overflow Behavior The function is implemented using an internal 64-bit accumulator. The input is represented in 1.31 format, which is then downshifted by 8 bits which yields 1.23, and intermediate multiplication yields a 2.46 format. The accumulator maintains full precision of the intermediate multiplication results, but provides only a 16 guard bits. There is no saturation on intermediate additions. If the accumulator overflows it wraps around and distorts the result. In order to avoid overflows completely the input signal must be scaled down by log2(blockSize)-8 bits, as a total of blockSize additions are performed internally. After division, internal variables should be Q18.46 Finally, the 18.46 accumulator is right shifted by 15 bits to yield a 1.31 format value.

### **Parameters**

- pSrc [in] points to the input vector.
- blockSize [in] number of samples in input vector.
- **pResult [out]** standard deviation value returned here.

# **Variance**

```
RISCV_DSP_ATTRIBUTE void riscv_var_f16 (const float16_t *pSrc, uint32_t blockSize, float16_t *pResult)
```

```
RISCV_DSP_ATTRIBUTE void riscv_var_f32 (const float32_t *pSrc, uint32_t blockSize, float32_t *pResult)
```

RISCV\_DSP\_ATTRIBUTE void riscv\_var\_f64 (const float64\_t \*pSrc, uint32\_t blockSize, float64\_t \*pResult)

RISCV\_DSP\_ATTRIBUTE void riscv\_var\_q15 (const q15\_t \*pSrc, uint32\_t blockSize, q15\_t \*pResult)

RISCV\_DSP\_ATTRIBUTE void riscv\_var\_q31 (const q31\_t \*pSrc, uint32\_t blockSize, q31\_t \*pResult)

# group variance

Calculates the variance of the elements in the input vector. The underlying algorithm used is the direct method sometimes referred to as the two-pass method:

There are separate functions for floating point, Q31, and Q15 data types.

### **Functions**

# RISCV\_DSP\_ATTRIBUTE void riscv\_var\_f16 (const float16\_t \*pSrc, uint32\_t blockSize, float16\_t \*pResult)

Variance of the elements of a floating-point vector.

### **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] variance value returned here

# RISCV\_DSP\_ATTRIBUTE void riscv\_var\_f32 (const float32\_t \*pSrc, uint32\_t blockSize, float32\_t \*pResult)

Variance of the elements of a floating-point vector.

#### **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] variance value returned here

# RISCV\_DSP\_ATTRIBUTE void riscv\_var\_f64 (const float64\_t \*pSrc, uint32\_t blockSize, float64\_t \*pResult)

Variance of the elements of a floating-point vector.

## **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] variance value returned here

# RISCV\_DSP\_ATTRIBUTE void riscv\_var\_q15 (const q15\_t \*pSrc, uint32\_t blockSize, q15\_t \*pResult)

Variance of the elements of a Q15 vector.

Scaling and Overflow Behavior The function is implemented using a 64-bit internal accumulator. The input is represented in 1.15 format. Intermediate multiplication yields a 2.30 format, and this result is added without saturation to a 64-bit accumulator in 34.30 format. With 33 guard bits in the accumulator, there is no risk of overflow, and the full precision of the intermediate multiplication is preserved. Finally, the 34.30 result is truncated to 34.15 format by discarding the lower 15 bits, and then saturated to yield a result in 1.15 format.

### **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] variance value returned here

RISCV\_DSP\_ATTRIBUTE void riscv\_var\_q31 (const q31\_t \*pSrc, uint32\_t blockSize, q31\_t \*pResult)

Variance of the elements of a Q31 vector.

Scaling and Overflow Behavior The function is implemented using an internal 64-bit accumulator. The input is represented in 1.31 format, which is then downshifted by 8 bits which yields 1.23, and intermediate multiplication yields a 2.46 format. The accumulator maintains full precision of the intermediate multiplication results, and as a consequence has only 16 guard bits. There is no saturation on intermediate additions. If the accumulator overflows it wraps around and distorts the result. In order to avoid overflows completely the input signal must be scaled down by log2(blockSize)-8 bits, as a total of blockSize additions are performed internally. After division, internal variables should be Q18.46 Finally, the 18.46 accumulator is right shifted by 15 bits to yield a 1.31 format value.

### **Parameters**

- pSrc [in] points to the input vector
- blockSize [in] number of samples in input vector
- pResult [out] variance value returned here

group groupStats

# 3.3.12 Support Functions

## **Typecasting**

```
__STATIC_INLINE int16_t riscv_typecast_s16_f16 (float16_t x)

__STATIC_INLINE float16_t riscv_typecast_f16_s16 (int16_t x)

group typecast
```

## **Functions**

```
__STATIC_INLINE int16_t riscv_typecast_s16_f16 (float16_t x)
Interpret a f16 as an s16 value.
```

**Description** It is a typecast. No conversion of the float to int is done. The memcpy will be optimized out by the compiler. memcpy is used to prevent type punning issues. With gcc, -fno-builtins MUST not be used or the memcpy will not be optimized out.

**Parameters**  $\mathbf{x} - [\mathbf{in}]$  input value.

**Returns** return value.

```
__STATIC_INLINE float16_t riscv_typecast_f16_s16 (int16_t x)
```

Interpret an s16 as an f16 value.

**Description** It is a typecast. No conversion of the int to float is done. The memcpy will be optimized out by the compiler. memcpy is used to prevent type punning issues. With gcc, -fno-builtins MUST not be used or the memcpy will not be optimized out.

**Parameters**  $\mathbf{x} - [\mathbf{in}]$  input value.

Returns return value.

## **Barycenter**

```
RISCV_DSP_ATTRIBUTE void riscv_barycenter_f32 (const float32_t *in, const float32_t *weights, float32_t *out, uint32_t nbVectors, uint32_t vecDim)
```

```
RISCV_DSP_ATTRIBUTE void riscv_barycenter_f16 (const float16_t *in, const float16_t *weights, float16_t *out, uint32_t nbVectors, uint32_t vecDim)
```

### group barycenter

Barycenter of weighted vectors.

# **Unnamed Group**

```
RISCV_DSP_ATTRIBUTE void riscv_barycenter_f32 (const float32_t *in, const float32_t *weights, float32_t *out, uint32_t nbVectors, uint32_t vecDim)

Barycenter.
```

### **Parameters**

- \*in [in] List of vectors
- \*weights [in] Weights of the vectors
- \*out [out] Barycenter
- **nbVectors** [in] Number of vectors
- vecDim [in] Dimension of space (vector dimension)

### **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_barycenter\_f16 (const float16\_t \*in, const float16\_t \*weights, float16\_t \*out, uint32\_t nbVectors, uint32\_t vecDim)

Barycenter.

### **Parameters**

- \*in [in] List of vectors
- \*weights [in] Weights of the vectors
- \*out [out] Barycenter
- **nbVectors** [in] Number of vectors
- **vecDim [in]** Dimension of space (vector dimension)

## **Vector sorting algorithms**

```
RISCV_DSP_ATTRIBUTE void riscv_merge_sort_f32 (const riscv_merge_sort_instance_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize)
```

RISCV\_DSP\_ATTRIBUTE void riscv\_merge\_sort\_init\_f32 (riscv\_merge\_sort\_instance\_f32 \*S, riscv\_sort\_dir dir, float32\_t \*buffer)

RISCV\_DSP\_ATTRIBUTE void riscv\_sort\_f32 (const riscv\_sort\_instance\_f32 \*S, float32\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_sort\_init\_f32 (riscv\_sort\_instance\_f32 \*S, riscv\_sort\_alg alg, riscv\_sort\_dir dir)

### group Sorting

Sort the elements of a vector.

There are separate functions for floating-point, Q31, Q15, and Q7 data types.

### **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_bitonic\_sort\_f32 (const riscv\_sort\_instance\_f32 \*S, float32\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)

- **S** [in] points to an instance of the sorting structure.
- pSrc [in] points to the block of input data.
- pDst [out] points to the block of output data
- **blockSize** [in] number of samples to process.

RISCV\_DSP\_ATTRIBUTE void riscv\_bubble\_sort\_f32 (const riscv\_sort\_instance\_f32 \*S, float32\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)

**Algorithm** The bubble sort algorithm is a simple comparison algorithm that reads the elements of a vector from the beginning to the end, compares the adjacent ones and swaps them if they are in the wrong order. The procedure is repeated until there is nothing left to swap. Bubble sort is fast for input vectors that are nearly sorted.

It's an in-place algorithm. In order to obtain an out-of-place function, a memcpy of the source vector is performed

### **Parameters**

- **S [in]** points to an instance of the sorting structure.
- pSrc [in] points to the block of input data.
- pDst [out] points to the block of output data
- blockSize [in] number of samples to process.

RISCV\_DSP\_ATTRIBUTE void riscv\_heap\_sort\_f32 (const riscv\_sort\_instance\_f32 \*S, float32\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)

**Algorithm** The heap sort algorithm is a comparison algorithm that divides the input array into a sorted and an unsorted region, and shrinks the unsorted region by extracting the largest element and moving it to the sorted region. A heap data structure is used to find the maximum.

It's an in-place algorithm. In order to obtain an out-of-place function, a memcpy of the source vector is performed.

# **Parameters**

- **S [in]** points to an instance of the sorting structure.
- pSrc [in] points to the block of input data.
- pDst [out] points to the block of output data
- blockSize [in] number of samples to process.

RISCV\_DSP\_ATTRIBUTE void riscv\_insertion\_sort\_f32 (const riscv\_sort\_instance\_f32 \*S, float32\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)

**Algorithm** The insertion sort is a simple sorting algorithm that reads all the element of the input array and removes one element at a time, finds the location it belongs in the final sorted list, and inserts it there.

It's an in-place algorithm. In order to obtain an out-of-place function, a memcpy of the source vector is performed.

#### **Parameters**

- **S [in]** points to an instance of the sorting structure.
- pSrc [in] points to the block of input data.
- pDst [out] points to the block of output data
- blockSize [in] number of samples to process.

RISCV\_DSP\_ATTRIBUTE void riscv\_merge\_sort\_f32 (const riscv\_merge\_sort\_instance\_f32 \*S, float32\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)

**Algorithm** The merge sort algorithm is a comparison algorithm that divide the input array in sublists and merge them to produce longer sorted sublists until there is only one list remaining.

A work array is always needed. It must be allocated by the user linked to the instance at initialization time.

It's an in-place algorithm. In order to obtain an out-of-place function, a memcpy of the source vector is performed

### **Parameters**

- **S [in]** points to an instance of the sorting structure.
- pSrc [in] points to the block of input data.
- pDst [out] points to the block of output data
- blockSize [in] number of samples to process.

RISCV\_DSP\_ATTRIBUTE void riscv\_merge\_sort\_init\_f32 (riscv\_merge\_sort\_instance\_f32 \*S, riscv\_sort\_dir dir, float32\_t \*buffer)

### **Parameters**

- **S [inout]** points to an instance of the sorting structure.
- dir [in] Sorting order.
- buffer [in] Working buffer.

RISCV\_DSP\_ATTRIBUTE void riscv\_quick\_sort\_f32 (const riscv\_sort\_instance\_f32 \*S, float32\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)

**Algorithm** The quick sort algorithm is a comparison algorithm that divides the input array into two smaller sub-arrays and recursively sort them. An element of the array (the pivot) is chosen, all the elements with values smaller than the pivot are moved before the pivot, while all elements with values greater than the pivot are moved after it (partition).

In this implementation the Hoare partition scheme has been used [Hoare, C. A. R. (1 January 1962). "Quicksort". The Computer Journal. 5 (1): 10...16.] The first element has always been chosen as the pivot. The partition algorithm guarantees that the returned pivot is never placed outside the vector, since it is returned only when the pointers crossed each other. In this way it isn't possible to obtain empty partitions and infinite recursion is avoided.

It's an in-place algorithm. In order to obtain an out-of-place function, a memcpy of the source vector is performed.

- S [in] points to an instance of the sorting structure.
- pSrc [inout] points to the block of input data.
- pDst [out] points to the block of output data.
- blockSize [in] number of samples to process.

RISCV\_DSP\_ATTRIBUTE void riscv\_selection\_sort\_f32 (const riscv\_sort\_instance\_f32 \*S, float32\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)

**Algorithm** The Selection sort algorithm is a comparison algorithm that divides the input array into a sorted and an unsorted sublist (initially the sorted sublist is empty and the unsorted sublist is the input array), looks for the smallest (or biggest) element in the unsorted sublist, swapping it with the leftmost one, and moving the sublists boundary one element to the right.

It's an in-place algorithm. In order to obtain an out-of-place function, a memcpy of the source vector is performed.

### **Parameters**

- **S [in]** points to an instance of the sorting structure.
- pSrc [in] points to the block of input data.
- pDst [out] points to the block of output data
- blockSize [in] number of samples to process.

RISCV\_DSP\_ATTRIBUTE void riscv\_sort\_f32 (const riscv\_sort\_instance\_f32 \*S, float32\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)

Generic sorting function.

### **Parameters**

- **S [in]** points to an instance of the sorting structure.
- pSrc [in] points to the block of input data.
- pDst [out] points to the block of output data.
- blockSize [in] number of samples to process.

RISCV\_DSP\_ATTRIBUTE void riscv\_sort\_init\_f32 (riscv\_sort\_instance\_f32 \*S, riscv\_sort\_alg alg, riscv\_sort\_dir dir)

# **Parameters**

- **S [inout]** points to an instance of the sorting structure.
- alg [in] Selected algorithm.
- dir [in] Sorting order.

# **Vector Copy**

RISCV\_DSP\_ATTRIBUTE void riscv\_copy\_f16 (const float16\_t \*pSrc, float16\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_copy\_f32 (const float32\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_copy\_f64 (const float64\_t \*pSrc, float64\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_copy\_q15 (const q15\_t \*pSrc, q15\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_copy\_q31 (const q31\_t \*pSrc, q31\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_copy\_q7 (const q7\_t \*pSrc, q7\_t \*pDst, uint32\_t blockSize)

### group copy

Copies sample by sample from source vector to destination vector.

There are separate functions for floating point, Q31, Q15, and Q7 data types.

### **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_copy\_f16 (const float16\_t \*pSrc, float16\_t \*pDst, uint32\_t blockSize)

Copies the elements of a f16 vector.

Copies the elements of a floating-point vector.

#### **Parameters**

- pSrc [in] points to input vector
- pDst [out] points to output vector
- blockSize [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_copy\_f32 (const float32\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)

Copies the elements of a floating-point vector.

## **Parameters**

- pSrc [in] points to input vector
- pDst [out] points to output vector
- blockSize [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_copy\_f64 (const float64\_t \*pSrc, float64\_t \*pDst, uint32\_t blockSize)

Copies the elements of a floating-point vector.

### **Parameters**

- pSrc [in] points to input vector
- pDst [out] points to output vector
- blockSize [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_copy\_q15 (const q15\_t \*pSrc, q15\_t \*pDst, uint32\_t blockSize)

Copies the elements of a Q15 vector.

#### **Parameters**

- pSrc [in] points to input vector
- pDst [out] points to output vector
- blockSize [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_copy\_q31 (const q31\_t \*pSrc, q31\_t \*pDst, uint32\_t blockSize)

Copies the elements of a Q31 vector.

#### **Parameters**

- pSrc [in] points to input vector
- pDst [out] points to output vector
- blockSize [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_copy\_q7 (const q7\_t \*pSrc, q7\_t \*pDst, uint32\_t blockSize)

Copies the elements of a Q7 vector.

#### **Parameters**

- pSrc [in] points to input vector
- pDst [out] points to output vector
- blockSize [in] number of samples in each vector

## Convert 16-bit floating point value

RISCV\_DSP\_ATTRIBUTE void riscv\_f16\_to\_f64 (const float16\_t \*pSrc, float64\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_f16\_to\_float (const float16\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_f16\_to\_q15 (const float16\_t \*pSrc, q15\_t \*pDst, uint32\_t blockSize)

group f16\_to\_x

#### **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_f16\_to\_f64 (const float16\_t \*pSrc, float64\_t \*pDst, uint32 t blockSize)

Converts the elements of the f16 vector to f64 vector.

Converts the elements of the 16 bit floating-point vector to 64 bit floating-point vector.

## **Parameters**

• pSrc – [in] points to the f16 input vector

- pDst [out] points to the f64 output vector
- blockSize [in] number of samples in each vector

# RISCV\_DSP\_ATTRIBUTE void riscv\_f16\_to\_float (const float16\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)

Converts the elements of the f16 vector to f32 vector.

Converts the elements of the floating-point vector to Q31 vector.

#### **Parameters**

- pSrc [in] points to the f16 input vector
- pDst [out] points to the f32 output vector
- blockSize [in] number of samples in each vector

# RISCV\_DSP\_ATTRIBUTE void riscv\_f16\_to\_q15 (const float16\_t \*pSrc, q15\_t \*pDst, uint32\_t blockSize)

Converts the elements of the f16 vector to Q15 vector.

Converts the elements of the floating-point vector to Q31 vector.

**Details** The equation used for the conversion process is:

**Scaling and Overflow Behavior** The function uses saturating arithmetic. Results outside of the allowable Q15 range [0x8000 0x7FFF] are saturated.

**Note:** In order to apply rounding in scalar version, the library should be rebuilt with the ROUNDING macro defined in the preprocessor section of project options.

#### **Parameters**

- pSrc [in] points to the f16 input vector
- pDst [out] points to the Q15 output vector
- blockSize [in] number of samples in each vector

## Convert 64-bit floating point value

```
RISCV_DSP_ATTRIBUTE void riscv_f64_to_f16 (const float64_t *pSrc, float16_t *pDst, uint32_t blockSize)
```

RISCV\_DSP\_ATTRIBUTE void riscv\_f64\_to\_float (const float64\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_f64\_to\_q15 (const float64\_t \*pSrc, q15\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_f64\_to\_q31 (const float64\_t \*pSrc, q31\_t \*pDst, uint32\_t blockSize)

# RISCV\_DSP\_ATTRIBUTE void riscv\_f64\_to\_q7 (const float64\_t \*pSrc, q7\_t \*pDst, uint32\_t blockSize)

group f64\_to\_x

### **Functions**

# RISCV\_DSP\_ATTRIBUTE void riscv\_f64\_to\_f16 (const float64\_t \*pSrc, float16\_t \*pDst, uint32\_t blockSize)

Converts the elements of the f64 vector to f16 vector.

Converts the elements of the 64 bit floating-point vector to 16 bit floating-point vector.

#### **Parameters**

- pSrc [in] points to the f64 input vector
- pDst [out] points to the f16 output vector
- blockSize [in] number of samples in each vector

# RISCV\_DSP\_ATTRIBUTE void riscv\_f64\_to\_float (const float64\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)

Converts the elements of the f64 vector to f32 vector.

Converts the elements of the 64 bit floating-point vector to floating-point vector.

## **Parameters**

- pSrc [in] points to the f64 input vector
- pDst [out] points to the f32 output vector
- blockSize [in] number of samples in each vector

# RISCV\_DSP\_ATTRIBUTE void riscv\_f64\_to\_q15 (const float64\_t \*pSrc, q15\_t \*pDst, uint32\_t blockSize)

Converts the elements of the 64 bit floating-point vector to Q15 vector.

**Details** The equation used for the conversion process is:

**Scaling and Overflow Behavior** The function uses saturating arithmetic. Results outside of the allowable Q15 range [0x8000 0x7FFF] are saturated.

**Note:** In order to apply rounding, the library should be rebuilt with the ROUNDING macro defined in the preprocessor section of project options.

#### **Parameters**

- pSrc [in] points to the 64 bit floating-point input vector
- pDst [out] points to the Q15 output vector
- blockSize [in] number of samples in each vector

# RISCV\_DSP\_ATTRIBUTE void riscv\_f64\_to\_q31 (const float64\_t \*pSrc, q31\_t \*pDst, uint32\_t blockSize)

Converts the elements of the 64 bit floating-point vector to Q31 vector.

**Details** The equation used for the conversion process is:

**Scaling and Overflow Behavior** The function uses saturating arithmetic. Results outside of the allowable Q31 range[0x80000000 0x7FFFFFFF] are saturated.

**Note:** In order to apply rounding, the library should be rebuilt with the ROUNDING macro defined in the preprocessor section of project options.

#### **Parameters**

- pSrc [in] points to the 64 bit floating-point input vector
- pDst [out] points to the Q31 output vector
- blockSize [in] number of samples in each vector

# RISCV\_DSP\_ATTRIBUTE void riscv\_f64\_to\_q7 (const float64\_t \*pSrc, q7\_t \*pDst, uint32\_t blockSize)

Converts the elements of the 64 bit floating-point vector to Q7 vector.

## **Description:**

The equation used for the conversion process is:

## **Scaling and Overflow Behavior:**

The function uses saturating arithmetic. Results outside of the allowable Q7 range [0x80 0x7F] will be saturated.

**Note:** In order to apply rounding, the library should be rebuilt with the ROUNDING macro defined in the preprocessor section of project options.

- \*pSrc [in] points to the 64 bit floating-point input vector
- \*pDst [out] points to the Q7 output vector
- blockSize [in] length of the input vector

## **Vector Fill**

RISCV\_DSP\_ATTRIBUTE void riscv\_fill\_f16 (float16\_t value, float16\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_fill\_f32 (float32\_t value, float32\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_fill\_f64 (float64\_t value, float64\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_fill\_q15 (q15\_t value, q15\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_fill\_q31 (q31\_t value, q31\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_fill\_q7 (q7\_t value, q7\_t \*pDst, uint32\_t blockSize)

## group Fill

Fills the destination vector with a constant value.

There are separate functions for floating point, Q31, Q15, and Q7 data types.

## **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_fill\_f16 (float16\_t value, float16\_t \*pDst, uint32\_t blockSize)

Fills a constant value into a f16 vector.

Fills a constant value into a floating-point vector.

#### **Parameters**

- value [in] input value to be filled
- pDst [out] points to output vector
- blockSize [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_fill\_f32 (float32\_t value, float32\_t \*pDst, uint32\_t blockSize)

Fills a constant value into a floating-point vector.

#### **Parameters**

- value [in] input value to be filled
- pDst [out] points to output vector
- blockSize [in] number of samples in each vector

# RISCV\_DSP\_ATTRIBUTE void riscv\_fill\_f64 (float64\_t value, float64\_t \*pDst, uint32\_t blockSize)

Fills a constant value into a floating-point vector.

#### **Parameters**

- value [in] input value to be filled
- pDst [out] points to output vector
- blockSize [in] number of samples in each vector

# RISCV\_DSP\_ATTRIBUTE void riscv\_fill\_q15 (q15\_t value, q15\_t \*pDst, uint32\_t blockSize)

Fills a constant value into a Q15 vector.

#### **Parameters**

- value [in] input value to be filled
- pDst [out] points to output vector
- blockSize [in] number of samples in each vector

# RISCV\_DSP\_ATTRIBUTE void riscv\_fill\_q31 (q31\_t value, q31\_t \*pDst, uint32\_t blockSize)

Fills a constant value into a Q31 vector.

#### **Parameters**

- value [in] input value to be filled
- pDst [out] points to output vector
- blockSize [in] number of samples in each vector

# RISCV\_DSP\_ATTRIBUTE void riscv\_fill\_q7 (q7\_t value, q7\_t \*pDst, uint32\_t blockSize)

Fills a constant value into a Q7 vector.

### **Parameters**

- value [in] input value to be filled
- pDst [out] points to output vector
- blockSize [in] number of samples in each vector

## Convert 32-bit floating point value

```
RISCV_DSP_ATTRIBUTE void riscv_float_to_f16 (const float32_t *pSrc, float16_t *pDst, uint32_t blockSize)
```

RISCV\_DSP\_ATTRIBUTE void riscv\_float\_to\_f64 (const float32\_t \*pSrc, float64\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_float\_to\_q15 (const float32\_t \*pSrc, q15\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_float\_to\_q31 (const float32\_t \*pSrc, q31\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_float\_to\_q7 (const float32\_t \*pSrc, q7\_t \*pDst, uint32\_t blockSize)

group float\_to\_x

## **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_float\_to\_f16 (const float32\_t \*pSrc, float16\_t \*pDst, uint32\_t blockSize)

Converts the elements of the floating-point vector to f16 vector.

Converts the elements of the floating-point vector to Q31 vector.

#### **Parameters**

- pSrc [in] points to the f32 input vector
- pDst [out] points to the f16 output vector
- blockSize [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_float\_to\_f64 (const float32\_t \*pSrc, float64\_t \*pDst, uint32\_t blockSize)

Converts the elements of the floating-point vector to f64 vector.

Converts the elements of the floating-point vector to 64 bit floating-point vector.

#### **Parameters**

- pSrc [in] points to the f32 input vector
- pDst [out] points to the f64 output vector
- blockSize [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_float\_to\_q15 (const float32\_t \*pSrc, q15\_t \*pDst, uint32\_t blockSize)

Converts the elements of the floating-point vector to Q15 vector.

**Details** The equation used for the conversion process is:

**Scaling and Overflow Behavior** The function uses saturating arithmetic. Results outside of the allowable Q15 range [0x8000 0x7FFF] are saturated.

**Note:** In order to apply rounding, the library should be rebuilt with the ROUNDING macro defined in the preprocessor section of project options.

## **Parameters**

• pSrc – [in] points to the floating-point input vector

- pDst [out] points to the Q15 output vector
- blockSize [in] number of samples in each vector

# RISCV\_DSP\_ATTRIBUTE void riscv\_float\_to\_q31 (const float32\_t \*pSrc, q31\_t \*pDst, uint32\_t blockSize)

Converts the elements of the floating-point vector to Q31 vector.

**Details** The equation used for the conversion process is:

**Scaling and Overflow Behavior** The function uses saturating arithmetic. Results outside of the allowable Q31 range[0x80000000 0x7FFFFFFF] are saturated.

**Note:** In order to apply rounding, the library should be rebuilt with the ROUNDING macro defined in the preprocessor section of project options.

**Note:** If the input float values are very big  $(2^{**}32)$  then the function won't be able to saturate to the right values. If you expect very big float values in the input array then you should force those values to +1 or -1 before calling this function. For reasonable float values (<  $2^{**}32$ ), the function will saturate correctly.

#### **Parameters**

- pSrc [in] points to the floating-point input vector
- pDst [out] points to the Q31 output vector
- blockSize [in] number of samples in each vector

# RISCV\_DSP\_ATTRIBUTE void riscv\_float\_to\_q7 (const float32\_t \*pSrc, q7\_t \*pDst, uint32\_t blockSize)

Converts the elements of the floating-point vector to Q7 vector.

#### **Description:**

The equation used for the conversion process is:

## **Scaling and Overflow Behavior:**

The function uses saturating arithmetic. Results outside of the allowable Q7 range [0x80 0x7F] will be saturated.

**Note:** In order to apply rounding, the library should be rebuilt with the ROUNDING macro defined in the preprocessor section of project options.

- \*pSrc [in] points to the floating-point input vector
- \*pDst [out] points to the Q7 output vector
- blockSize [in] length of the input vector

# Convert 16-bit fixed point value

```
RISCV_DSP_ATTRIBUTE void riscv_q15_to_f16 (const q15_t *pSrc, float16_t *pDst, uint32_t blockSize)
```

RISCV\_DSP\_ATTRIBUTE void riscv\_q15\_to\_f64 (const q15\_t \*pSrc, float64\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_q15\_to\_float (const q15\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_q15\_to\_q31 (const q15\_t \*pSrc, q31\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_q15\_to\_q7 (const q15\_t \*pSrc, q7\_t \*pDst, uint32\_t blockSize)

group q15\_to\_x

#### **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_q15\_to\_f16 (const q15\_t \*pSrc, float16\_t \*pDst, uint32\_t blockSize)

Converts the elements of the Q15 vector to f16 vector.

Converts the elements of the floating-point vector to Q31 vector.

**Details** The equation used for the conversion process is:

## **Parameters**

- pSrc [in] points to the Q15 input vector
- pDst [out] points to the f16 output vector
- blockSize [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_q15\_to\_f64 (const q15\_t \*pSrc, float64\_t \*pDst, uint32\_t blockSize)

Converts the elements of the Q15 vector to 64 bit floating-point vector.

**Details** The equation used for the conversion process is:

## **Parameters**

- pSrc [in] points to the Q15 input vector
- pDst [out] points to the 64 bit floating-point output vector
- blockSize [in] number of samples in each vector

# RISCV\_DSP\_ATTRIBUTE void riscv\_q15\_to\_float (const q15\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)

Converts the elements of the Q15 vector to floating-point vector.

**Details** The equation used for the conversion process is:

#### **Parameters**

- pSrc [in] points to the Q15 input vector
- pDst [out] points to the floating-point output vector
- blockSize [in] number of samples in each vector

# RISCV\_DSP\_ATTRIBUTE void riscv\_q15\_to\_q31 (const q15\_t \*pSrc, q31\_t \*pDst, uint32\_t blockSize)

Converts the elements of the Q15 vector to Q31 vector.

**Details** The equation used for the conversion process is:

#### **Parameters**

- pSrc [in] points to the Q15 input vector
- pDst [out] points to the Q31 output vector
- blockSize [in] number of samples in each vector

# RISCV\_DSP\_ATTRIBUTE void riscv\_q15\_to\_q7 (const q15\_t \*pSrc, q7\_t \*pDst, uint32\_t blockSize)

Converts the elements of the Q15 vector to Q7 vector.

**Details** The equation used for the conversion process is:

## **Parameters**

- pSrc [in] points to the Q15 input vector
- pDst [out] points to the Q7 output vector
- blockSize [in] number of samples in each vector

## Convert 32-bit fixed point value

```
RISCV_DSP_ATTRIBUTE void riscv_q31_to_f64 (const q31_t *pSrc, float64_t *pDst, uint32_t blockSize)
```

RISCV\_DSP\_ATTRIBUTE void riscv\_q31\_to\_float (const q31\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_q31\_to\_q15 (const q31\_t \*pSrc, q15\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_q31\_to\_q7 (const q31\_t \*pSrc, q7\_t \*pDst, uint32\_t blockSize)

group q31\_to\_x

#### **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_q31\_to\_f64 (const q31\_t \*pSrc, float64\_t \*pDst, uint32\_t blockSize)

Converts the elements of the Q31 vector to 64 bit floating-point vector.

**Details** The equation used for the conversion process is:

#### **Parameters**

- pSrc [in] points to the Q31 input vector
- pDst [out] points to the 64 bit floating-point output vector
- blockSize [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_q31\_to\_float (const q31\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)

Converts the elements of the Q31 vector to floating-point vector.

**Details** The equation used for the conversion process is:

## **Parameters**

- pSrc [in] points to the Q31 input vector
- **pDst [out]** points to the floating-point output vector
- blockSize [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_q31\_to\_q15 (const q31\_t \*pSrc, q15\_t \*pDst, uint32\_t blockSize)

Converts the elements of the Q31 vector to Q15 vector.

**Details** The equation used for the conversion process is:

## **Parameters**

- pSrc [in] points to the Q31 input vector
- pDst [out] points to the Q15 output vector
- blockSize [in] number of samples in each vector

RISCV\_DSP\_ATTRIBUTE void riscv\_q31\_to\_q7 (const q31\_t \*pSrc, q7\_t \*pDst, uint32\_t blockSize)

Converts the elements of the Q31 vector to Q7 vector.

**Details** The equation used for the conversion process is:

#### **Parameters**

- pSrc [in] points to the Q31 input vector
- pDst [out] points to the Q7 output vector
- blockSize [in] number of samples in each vector

## Convert 8-bit fixed point value

```
RISCV_DSP_ATTRIBUTE void riscv_q7_to_f64 (const q7_t *pSrc, float64_t *pDst, uint32_t blockSize)
```

RISCV\_DSP\_ATTRIBUTE void riscv\_q7\_to\_float (const q7\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_q7\_to\_q15 (const q7\_t \*pSrc, q15\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_q7\_to\_q31 (const q7\_t \*pSrc, q31\_t \*pDst, uint32\_t blockSize)

group q7\_to\_x

## **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_q7\_to\_f64 (const q7\_t \*pSrc, float64\_t \*pDst, uint32\_t blockSize)

Converts the elements of the Q7 vector to 64 bit floating-point vector.

**Details** The equation used for the conversion process is:

- pSrc [in] points to the Q7 input vector
- pDst [out] points to the 64 bit floating-point output vector
- blockSize [in] number of samples in each vector

# RISCV\_DSP\_ATTRIBUTE void riscv\_q7\_to\_float (const q7\_t \*pSrc, float32\_t \*pDst, uint32\_t blockSize)

Converts the elements of the Q7 vector to floating-point vector.

**Details** The equation used for the conversion process is:

#### **Parameters**

- pSrc [in] points to the Q7 input vector
- pDst [out] points to the floating-point output vector
- blockSize [in] number of samples in each vector

# RISCV\_DSP\_ATTRIBUTE void riscv\_q7\_to\_q15 (const q7\_t \*pSrc, q15\_t \*pDst, uint32\_t blockSize)

Converts the elements of the Q7 vector to Q15 vector.

**Details** The equation used for the conversion process is:

#### **Parameters**

- pSrc [in] points to the Q7 input vector
- pDst [out] points to the Q15 output vector
- blockSize [in] number of samples in each vector

# RISCV\_DSP\_ATTRIBUTE void riscv\_q7\_to\_q31 (const q7\_t \*pSrc, q31\_t \*pDst, uint32\_t blockSize)

Converts the elements of the Q7 vector to Q31 vector.

**Details** The equation used for the conversion process is:

## **Parameters**

- pSrc [in] points to the Q7 input vector
- pDst [out] points to the Q31 output vector
- blockSize [in] number of samples in each vector

## **Weighted Sum**

**Warning:** doxygengroup: Cannot find group "weightedsum" in doxygen xml output for project "nmsis\_dsp" from directory: ../build/html/doxygen/dsp/xml

**Warning:** doxygengroup: Cannot find group "weightedsum" in doxygen xml output for project "nmsis\_dsp" from directory: ../build/html/doxygen/dsp/xml

group groupSupport

## 3.3.13 SVM Functions

#### **Linear SVM**

RISCV\_DSP\_ATTRIBUTE void riscv\_svm\_linear\_init\_f16 (riscv\_svm\_linear\_instance\_f16 \*S, uint32\_t nbOfSupportVectors, uint32\_t vectorDimension, float16\_t intercept, const float16\_t \*dualCoefficients, const float16\_t \*supportVectors, const int32\_t \*classes)

RISCV\_DSP\_ATTRIBUTE void riscv\_svm\_linear\_init\_f32 (riscv\_svm\_linear\_instance\_f32 \*S, uint32\_t nbOfSupportVectors, uint32\_t vectorDimension, float32\_t intercept, const float32\_t \*dualCoefficients, const float32\_t \*supportVectors, const int32\_t \*classes)

RISCV\_DSP\_ATTRIBUTE void riscv\_svm\_linear\_predict\_f16 (const riscv\_svm\_linear\_instance\_f16 \*S, const float16\_t \*in, int32\_t \*pResult)

RISCV\_DSP\_ATTRIBUTE void riscv\_svm\_linear\_predict\_f32 (const riscv\_svm\_linear\_instance\_f32 \*S, const float32\_t \*in, int32\_t \*pResult)

## group linearsvm

Linear SVM classifier.

## **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_svm\_linear\_init\_f16 (riscv\_svm\_linear\_instance\_f16 \*S, uint32\_t nb0fSupportVectors, uint32\_t vectorDimension, float16\_t intercept, const float16\_t \*dualCoefficients, const float16\_t \*supportVectors, const int32\_t \*classes)

SVM linear instance init function.

Classes are integer used as output of the function (instead of having -1,1 as class values).

- **S [in]** Parameters for the SVM function
- **nbOfSupportVectors** [in] Number of support vectors
- vectorDimension [in] Dimension of vector space
- intercept [in] Intercept
- dualCoefficients [in] Array of dual coefficients
- supportVectors [in] Array of support vectors
- classes [in] Array of 2 classes ID

RISCV\_DSP\_ATTRIBUTE void riscv\_svm\_linear\_init\_f32 (riscv\_svm\_linear\_instance\_f32 \*S, uint32\_t nbOfSupportVectors, uint32\_t vectorDimension, float32\_t intercept, const float32\_t \*dualCoefficients, const float32\_t \*supportVectors, const int32\_t \*classes)

SVM linear instance init function.

Classes are integer used as output of the function (instead of having -1,1 as class values).

#### **Parameters**

- **S [in]** Parameters for the SVM function
- **nbOfSupportVectors** [in] Number of support vectors
- vectorDimension [in] Dimension of vector space
- intercept [in] Intercept
- dualCoefficients [in] Array of dual coefficients
- supportVectors [in] Array of support vectors
- classes [in] Array of 2 classes ID

RISCV\_DSP\_ATTRIBUTE void riscv\_svm\_linear\_predict\_f16 (const riscv\_svm\_linear\_instance\_f16 \*S, const float16\_t \*in, int32\_t \*pResult)

SVM linear prediction.

#### **Parameters**

- **S [in]** Pointer to an instance of the linear SVM structure.
- in [in] Pointer to input vector
- pResult [out] Decision value

RISCV\_DSP\_ATTRIBUTE void riscv\_svm\_linear\_predict\_f32 (const riscv\_svm\_linear\_instance\_f32 \*S, const float32\_t \*in, int32\_t \*pResult)

SVM linear prediction.

## **Parameters**

- **S [in]** Pointer to an instance of the linear SVM structure.
- in [in] Pointer to input vector
- pResult [out] Decision value

## **Polynomial SVM**

```
RISCV_DSP_ATTRIBUTE void riscv_svm_polynomial_init_f16 (riscv_svm_polynomial_instance_f16 *S, uint32_t nbOfSupportVectors, uint32_t vectorDimension, float16_t intercept, const float16_t *dualCoefficients, const float16_t *supportVectors, const int32_t *classes, int32_t degree, float16_t coef0, float16_t gamma)
```

RISCV\_DSP\_ATTRIBUTE void riscv\_svm\_polynomial\_init\_f32 (riscv\_svm\_polynomial\_instance\_f32 \*S, uint32\_t nbOfSupportVectors, uint32\_t vectorDimension, float32\_t intercept, const float32\_t \*dualCoefficients, const float32\_t \*supportVectors, const int32\_t \*classes, int32\_t degree, float32\_t coef0, float32\_t gamma)

RISCV\_DSP\_ATTRIBUTE void riscv\_svm\_polynomial\_predict\_f16 (const riscv\_svm\_polynomial\_instance\_f16 \*S, const float16\_t \*in, int32\_t \*pResult)

RISCV\_DSP\_ATTRIBUTE void riscv\_svm\_polynomial\_predict\_f32 (const riscv\_svm\_polynomial\_instance\_f32 \*S, const float32\_t \*in, int32\_t \*pResult)

## group polysvm

Polynomial SVM classifier.

## **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_svm\_polynomial\_init\_f16 (riscv\_svm\_polynomial\_instance\_f16 \*S, uint32\_t nb0fSupportVectors, uint32\_t vectorDimension, float16\_t intercept, const float16\_t \*dualCoefficients, const float16\_t \*supportVectors, const int32\_t \*classes, int32\_t degree, float16\_t coef0, float16\_t gamma)

SVM polynomial instance init function.

Classes are integer used as output of the function (instead of having -1,1 as class values).

#### **Parameters**

- **S [in]** points to an instance of the polynomial SVM structure.
- nb0fSupportVectors [in] Number of support vectors
- vectorDimension [in] Dimension of vector space
- intercept [in] Intercept
- dualCoefficients [in] Array of dual coefficients
- **supportVectors** [in] Array of support vectors
- classes [in] Array of 2 classes ID
- degree [in] Polynomial degree
- coef0 [in] coeff0 (scikit-learn terminology)
- gamma [in] gamma (scikit-learn terminology)

RISCV\_DSP\_ATTRIBUTE void riscv\_svm\_polynomial\_init\_f32 (riscv\_svm\_polynomial\_instance\_f32 \*S, uint32\_t nb0fSupportVectors, uint32\_t vectorDimension, float32\_t intercept, const float32\_t \*dualCoefficients, const float32\_t \*supportVectors, const int32\_t \*classes, int32\_t degree, float32\_t coef0, float32\_t gamma)

SVM polynomial instance init function.

Classes are integer used as output of the function (instead of having -1,1 as class values).

- **S [in]** points to an instance of the polynomial SVM structure.
- **nbOfSupportVectors** [in] Number of support vectors
- vectorDimension [in] Dimension of vector space
- intercept [in] Intercept
- dualCoefficients [in] Array of dual coefficients

- **supportVectors [in]** Array of support vectors
- classes [in] Array of 2 classes ID
- degree [in] Polynomial degree
- **coef0 [in]** coeff0 (scikit-learn terminology)
- gamma [in] gamma (scikit-learn terminology)

RISCV\_DSP\_ATTRIBUTE void riscv\_svm\_polynomial\_predict\_f16 (const riscv\_svm\_polynomial\_instance\_f16 const float16\_t \*in, int32\_t \*pResult)

SVM polynomial prediction.

#### **Parameters**

- **S [in]** Pointer to an instance of the polynomial SVM structure.
- in [in] Pointer to input vector
- pResult [out] Decision value

RISCV\_DSP\_ATTRIBUTE void riscv\_svm\_polynomial\_predict\_f32 (const riscv\_svm\_polynomial\_instance\_f32 const float32\_t \*in, int32\_t \*pResult)

SVM polynomial prediction.

#### **Parameters**

- **S [in]** Pointer to an instance of the polynomial SVM structure.
- in [in] Pointer to input vector
- pResult [out] Decision value

#### **RBF SVM**

```
RISCV_DSP_ATTRIBUTE void riscv_svm_rbf_init_f16 (riscv_svm_rbf_instance_f16 *S, uint32_t nbOfSupportVectors, uint32_t vectorDimension, float16_t intercept, const float16_t *dualCoefficients, const float16_t *supportVectors, const int32_t *classes, float16_t gamma)

RISCV_DSP_ATTRIBUTE void riscv_svm_rbf_init_f32 (riscv_svm_rbf_instance_f32 *S, uint32_t nbOfSupportVectors, uint32_t vectorDimension, float32_t intercept, const float32_t *dualCoefficients, const float32_t *supportVectors, const int32_t *classes, float32_t gamma)

RISCV_DSP_ATTRIBUTE void riscv_svm_rbf_predict_f16 (const riscv_svm_rbf_instance_f16 *S, const float16_t *in, int32_t *pResult)

RISCV_DSP_ATTRIBUTE void riscv_svm_rbf_predict_f32 (const riscv_svm_rbf_instance_f32 *S, const float32_t *in, int32_t *pResult)
```

group **rbfsvm**RBF SVM classifier.

#### **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_svm\_rbf\_init\_f16 (riscv\_svm\_rbf\_instance\_f16 \*S, uint32\_t nb0fSupportVectors, uint32\_t vectorDimension, float16\_t intercept, const float16\_t \*dualCoefficients, const float16\_t \*supportVectors, const int32\_t \*classes, float16\_t gamma)

SVM radial basis function instance init function.

Classes are integer used as output of the function (instead of having -1,1 as class values).

#### **Parameters**

- **S [in]** points to an instance of the polynomial SVM structure.
- nb0fSupportVectors [in] Number of support vectors
- vectorDimension [in] Dimension of vector space
- intercept [in] Intercept
- dualCoefficients [in] Array of dual coefficients
- **supportVectors** [in] Array of support vectors
- classes [in] Array of 2 classes ID
- gamma [in] gamma (scikit-learn terminology)

RISCV\_DSP\_ATTRIBUTE void riscv\_svm\_rbf\_init\_f32 (riscv\_svm\_rbf\_instance\_f32 \*S, uint32\_t nb0fSupportVectors, uint32\_t vectorDimension, float32\_t intercept, const float32\_t \*dualCoefficients, const float32\_t \*supportVectors, const int32\_t \*classes, float32\_t gamma)

SVM radial basis function instance init function.

Classes are integer used as output of the function (instead of having -1,1 as class values).

## **Parameters**

- **S [in]** points to an instance of the polynomial SVM structure.
- nbOfSupportVectors [in] Number of support vectors
- vectorDimension [in] Dimension of vector space
- intercept [in] Intercept
- dualCoefficients [in] Array of dual coefficients
- supportVectors [in] Array of support vectors
- classes [in] Array of 2 classes ID
- gamma [in] gamma (scikit-learn terminology)

RISCV\_DSP\_ATTRIBUTE void riscv\_svm\_rbf\_predict\_f16 (const riscv\_svm\_rbf\_instance\_f16 \*S, const float16\_t \*in, int32\_t \*pResult)

SVM rbf prediction.

- **S [in]** Pointer to an instance of the rbf SVM structure.
- in [in] Pointer to input vector

• pResult – [out] decision value

RISCV\_DSP\_ATTRIBUTE void riscv\_svm\_rbf\_predict\_f32 (const riscv\_svm\_rbf\_instance\_f32 \*S, const float32\_t \*in, int32\_t \*pResult)

SVM rbf prediction.

#### **Parameters**

- **S [in]** Pointer to an instance of the rbf SVM structure.
- in [in] Pointer to input vector
- pResult [out] decision value

### Sigmoid SVM

```
RISCV_DSP_ATTRIBUTE void riscv_svm_sigmoid_init_f16 (riscv_svm_sigmoid_instance_f16 *S, uint32_t nb0fSupportVectors, uint32_t vectorDimension, float16_t intercept, const float16_t *dualCoefficients, const float16_t *supportVectors, const int32_t *classes, float16_t coef0, float16_t gamma)
```

RISCV\_DSP\_ATTRIBUTE void riscv\_svm\_sigmoid\_init\_f32 (riscv\_svm\_sigmoid\_instance\_f32 \*S, uint32\_t nbOfSupportVectors, uint32\_t vectorDimension, float32\_t intercept, const float32\_t \*dualCoefficients, const float32\_t \*supportVectors, const int32\_t \*classes, float32\_t coef0, float32\_t gamma)

RISCV\_DSP\_ATTRIBUTE void riscv\_svm\_sigmoid\_predict\_f16 (const riscv\_svm\_sigmoid\_instance\_f16 \*S, const float16\_t \*in, int32\_t \*pResult)

RISCV\_DSP\_ATTRIBUTE void riscv\_svm\_sigmoid\_predict\_f32 (const riscv\_svm\_sigmoid\_instance\_f32 \*S, const float32\_t \*in, int32\_t \*pResult)

## group sigmoidsvm

Sigmoid SVM classifier.

## **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_svm\_sigmoid\_init\_f16 (riscv\_svm\_sigmoid\_instance\_f16 \*S, uint32\_t nb0fSupportVectors, uint32\_t vectorDimension, float16\_t intercept, const float16\_t \*dualCoefficients, const float16\_t \*supportVectors, const int32\_t \*classes, float16\_t coef0, float16\_t gamma)

SVM sigmoid instance init function.

Classes are integer used as output of the function (instead of having -1,1 as class values).

## **Parameters**

- **S [in]** points to an instance of the rbf SVM structure.
- **nbOfSupportVectors** [in] Number of support vectors
- vectorDimension [in] Dimension of vector space
- intercept [in] Intercept

- dualCoefficients [in] Array of dual coefficients
- **supportVectors** [in] Array of support vectors
- classes [in] Array of 2 classes ID
- **coef0 [in]** coeff0 (scikit-learn terminology)
- gamma [in] gamma (scikit-learn terminology)

RISCV\_DSP\_ATTRIBUTE void riscv\_svm\_sigmoid\_init\_f32 (riscv\_svm\_sigmoid\_instance\_f32 \*S, uint32\_t nbOfSupportVectors, uint32\_t vectorDimension, float32\_t intercept, const float32\_t \*dualCoefficients, const float32\_t \*supportVectors, const int32\_t \*classes, float32\_t coef0, float32\_t gamma)

SVM sigmoid instance init function.

Classes are integer used as output of the function (instead of having -1,1 as class values).

#### **Parameters**

- **S [in]** points to an instance of the rbf SVM structure.
- **nb0fSupportVectors** [in] Number of support vectors
- vectorDimension [in] Dimension of vector space
- intercept [in] Intercept
- dualCoefficients [in] Array of dual coefficients
- supportVectors [in] Array of support vectors
- classes [in] Array of 2 classes ID
- coef0 [in] coeff0 (scikit-learn terminology)
- gamma [in] gamma (scikit-learn terminology)

RISCV\_DSP\_ATTRIBUTE void riscv\_svm\_sigmoid\_predict\_f16 (const riscv\_svm\_sigmoid\_instance\_f16 \*S, const float16\_t \*in, int32\_t \*pResult)

SVM sigmoid prediction.

#### **Parameters**

- **S [in]** Pointer to an instance of the rbf SVM structure.
- in [in] Pointer to input vector
- pResult [out] Decision value

RISCV\_DSP\_ATTRIBUTE void riscv\_svm\_sigmoid\_predict\_f32 (const riscv\_svm\_sigmoid\_instance\_f32 \*S, const float32\_t \*in, int32\_t \*pResult)

SVM sigmoid prediction.

- **S [in]** Pointer to an instance of the rbf SVM structure.
- in [in] Pointer to input vector
- pResult [out] Decision value

## group groupSVM

This set of functions is implementing SVM classification on 2 classes. The training must be done from scikit-learn. The parameters can be easily generated from the scikit-learn object. Some examples are given in DSP/Testing/PatternGeneration/SVM.py.

If more than 2 classes are needed, the functions in this folder will have to be used, as building blocks, to do multi-class classification.

No multi-class classification is provided in this SVM folder.

## 3.3.14 Transform Functions

## **Complex FFT Functions**

## **Complex FFT Tables**

```
const uint16_t riscvBitRevTable[1024]
const uint64_t twiddleCoefF64_16[32]
const uint64_t twiddleCoefF64_32[64]
const uint64_t twiddleCoefF64_64[128]
const uint64_t twiddleCoefF64_128[256]
const uint64_t twiddleCoefF64_256[512]
const uint64_t twiddleCoefF64_512[1024]
const uint64_t twiddleCoefF64_1024[2048]
const uint64_t twiddleCoefF64_2048[4096]
const uint64_t twiddleCoefF64_4096[8192]
const float32_t twiddleCoef_16[32]
const float32 t twiddleCoef_32[64]
const float32_t twiddleCoef_64[128]
const float32 t twiddleCoef_128[256]
```

```
const float32_t twiddleCoef_256[512]
const float32_t twiddleCoef_512[1024]
const float32_t twiddleCoef_1024[2048]
const float32_t twiddleCoef_2048[4096]
const float32_t twiddleCoef_4096[8192]
const q31_t twiddleCoef_16_q31[24]
const q31_t twiddleCoef_32_q31[48]
const q31_t twiddleCoef_64_q31[96]
const q31_t twiddleCoef_128_q31[192]
const q31_t twiddleCoef_256_q31[384]
const q31_t twiddleCoef_512_q31[768]
const q31_t twiddleCoef_1024_q31[1536]
const q31_t twiddleCoef_2048_q31[3072]
const q31_t twiddleCoef_4096_q31[6144]
const q15_t twiddleCoef_16_q15[24]
const q15_t twiddleCoef_32_q15[48]
const q15_t twiddleCoef_64_q15[96]
const q15_t twiddleCoef_128_q15[192]
const q15_t twiddleCoef_256_q15[384]
const q15_t twiddleCoef_512_q15[768]
const q15_t twiddleCoef_1024_q15[1536]
```

```
const q15_t twiddleCoef_2048_q15[3072]
const q15_t twiddleCoef_4096_q15[6144]
const float16_t twiddleCoefF16_16[32]
const float16_t twiddleCoefF16_32[64]
const float16_t twiddleCoefF16_64[128]
const float16_t twiddleCoefF16_128[256]
const float16_t twiddleCoefF16_256[512]
const float16_t twiddleCoefF16_512[1024]
const float16_t twiddleCoefF16_1024[2048]
const float16_t twiddleCoefF16_2048[4096]
const float16_t twiddleCoefF16_4096[8192]
const float16_t twiddleCoefF16_rfft_32[32]
const float16_t twiddleCoefF16_rfft_64[64]
const float16_t twiddleCoefF16_rfft_128[128]
const float16_t twiddleCoefF16_rfft_256[256]
const float16_t twiddleCoefF16_rfft_512[512]
const float16_t twiddleCoefF16_rfft_1024[1024]
const float16_t twiddleCoefF16_rfft_2048[2048]
const float16_t twiddleCoefF16_rfft_4096[4096]
group CFFT_CIFFT
```

## **Variables**

## const uint16\_t riscvBitRevTable[1024]

Table for bit reversal process.

Pseudo code for Generation of Bit reversal Table is

```
where N = 4096, log N2 = 12
```

N is the maximum FFT Size supported

## const uint64\_t twiddleCoefF64\_16[32]

Double Precision Floating-point Twiddle factors Table Generation.

Example code for Double Precision Floating-point Twiddle factors Generation:

```
where N = 16, PI = 3.14159265358979
```

Cos and Sin values are in interleaved fashion

```
const uint64_t twiddleCoefF64_32[64]
```

Example code for Double Precision Floating-point Twiddle factors Generation:

```
where N = 32, PI = 3.14159265358979
```

Cos and Sin values are in interleaved fashion

```
const uint64_t twiddleCoefF64_64[128]
```

Example code for Double Precision Floating-point Twiddle factors Generation:

```
where N = 64, PI = 3.14159265358979
```

Cos and Sin values are in interleaved fashion

```
const uint64_t twiddleCoefF64_128[256]
```

Example code for Double Precision Floating-point Twiddle factors Generation:

```
where N = 128, PI = 3.14159265358979
```

Cos and Sin values are in interleaved fashion

```
const uint64_t twiddleCoefF64_256[512]
```

Example code for Double Precision Floating-point Twiddle factors Generation:

```
where N = 256, PI = 3.14159265358979
```

Cos and Sin values are in interleaved fashion

## const uint64\_t twiddleCoefF64\_512[1024]

Example code for Double Precision Floating-point Twiddle factors Generation:

```
where N = 512, PI = 3.14159265358979
```

Cos and Sin values are in interleaved fashion

#### const uint64 t twiddleCoefF64\_1024[2048]

Example code for Double Precision Floating-point Twiddle factors Generation:

```
where N = 1024, PI = 3.14159265358979
```

Cos and Sin values are in interleaved fashion

## const uint64\_t twiddleCoefF64\_2048[4096]

Example code for Double Precision Floating-point Twiddle factors Generation:

```
where N = 2048, PI = 3.14159265358979
```

Cos and Sin values are in interleaved fashion

## const uint64 t twiddleCoefF64\_4096[8192]

Example code for Double Precision Floating-point Twiddle factors Generation:

```
where N = 4096, PI = 3.14159265358979
```

Cos and Sin values are in interleaved fashion

# const float32\_t twiddleCoef\_16[32]

Example code for Floating-point Twiddle factors Generation:

```
where N = 16, PI = 3.14159265358979
```

Cos and Sin values are in interleaved fashion

## const float32\_t twiddleCoef\_32[64]

Example code for Floating-point Twiddle factors Generation:

where N = 32, PI = 3.14159265358979

Cos and Sin values are in interleaved fashion

const float32\_t twiddleCoef\_64[128]

Example code for Floating-point Twiddle factors Generation:

where N = 64, PI = 3.14159265358979

Cos and Sin values are in interleaved fashion

const float32\_t twiddleCoef\_128[256]

Example code for Floating-point Twiddle factors Generation:

where N = 128, PI = 3.14159265358979

Cos and Sin values are in interleaved fashion

const float32\_t twiddleCoef\_256[512]

Example code for Floating-point Twiddle factors Generation:

where N = 256, PI = 3.14159265358979

Cos and Sin values are in interleaved fashion

const float32\_t twiddleCoef\_512[1024]

Example code for Floating-point Twiddle factors Generation:

where N = 512, PI = 3.14159265358979

Cos and Sin values are in interleaved fashion

const float32\_t twiddleCoef\_1024[2048]

Example code for Floating-point Twiddle factors Generation:

where N = 1024, PI = 3.14159265358979

Cos and Sin values are in interleaved fashion

const float32\_t twiddleCoef\_2048[4096]

Example code for Floating-point Twiddle factors Generation:

where N = 2048, PI = 3.14159265358979

Cos and Sin values are in interleaved fashion

```
const float32_t twiddleCoef_4096[8192]
      Example code for Floating-point Twiddle factors Generation:
      where N = 4096, PI = 3.14159265358979
      Cos and Sin values are in interleaved fashion
const q31_t twiddleCoef_16_q31[24]
     Q31 Twiddle factors Table.
      Example code for Q31 Twiddle factors Generation::
      where N = 16, PI = 3.14159265358979
      Cos and Sin values are interleaved fashion
      Convert Floating point to Q31(Fixed point 1.31): round(twiddleCoefQ31(i) * pow(2, 31))
const q31_t twiddleCoef_32_q31[48]
      Example code for Q31 Twiddle factors Generation::
      where N = 32, PI = 3.14159265358979
      Cos and Sin values are interleaved fashion
      Convert Floating point to Q31(Fixed point 1.31): round(twiddleCoefQ31(i) * pow(2, 31))
const q31_t twiddleCoef_64_q31[96]
      Example code for Q31 Twiddle factors Generation::
      where N = 64, PI = 3.14159265358979
      Cos and Sin values are interleaved fashion
      Convert Floating point to Q31(Fixed point 1.31): round(twiddleCoefQ31(i) * pow(2, 31))
const q31_t twiddleCoef_128_q31[192]
      Example code for Q31 Twiddle factors Generation::
      where N = 128, PI = 3.14159265358979
      Cos and Sin values are interleaved fashion
      Convert Floating point to Q31(Fixed point 1.31): round(twiddleCoefQ31(i) * pow(2, 31))
```

```
const q31_t twiddleCoef_256_q31[384]
      Example code for Q31 Twiddle factors Generation::
      where N = 256, PI = 3.14159265358979
      Cos and Sin values are interleaved fashion
      Convert Floating point to Q31(Fixed point 1.31): round(twiddleCoefQ31(i) * pow(2, 31))
const q31_t twiddleCoef_512_q31[768]
      Example code for Q31 Twiddle factors Generation::
      where N = 512, PI = 3.14159265358979
      Cos and Sin values are interleaved fashion
      Convert Floating point to Q31(Fixed point 1.31): round(twiddleCoefQ31(i) * pow(2, 31))
const q31_t twiddleCoef_1024_q31[1536]
      Example code for Q31 Twiddle factors Generation::
      where N = 1024, PI = 3.14159265358979
      Cos and Sin values are interleaved fashion
      Convert Floating point to Q31(Fixed point 1.31): round(twiddleCoefQ31(i) * pow(2, 31))
const\ q31\_t\ \textbf{twiddleCoef} \_\textbf{2048}\_\textbf{q31}[3072]
      Example code for Q31 Twiddle factors Generation::
      where N = 2048, PI = 3.14159265358979
      Cos and Sin values are interleaved fashion
      Convert Floating point to Q31(Fixed point 1.31): round(twiddleCoefQ31(i) * pow(2, 31))
const q31_t twiddleCoef_4096_q31[6144]
      Example code for Q31 Twiddle factors Generation::
      where N = 4096, PI = 3.14159265358979
      Cos and Sin values are interleaved fashion
      Convert Floating point to Q31(Fixed point 1.31): round(twiddleCoefQ31(i) * pow(2, 31))
```

```
const q15_t twiddleCoef_16_q15[24]
     q15 Twiddle factors Table
      Example code for q15 Twiddle factors Generation::
      where N = 16, PI = 3.14159265358979
      Cos and Sin values are interleaved fashion
      Convert Floating point to q15(Fixed point 1.15): round(twiddleCoefq15(i) * pow(2, 15))
const q15_t twiddleCoef_32_q15[48]
      Example code for q15 Twiddle factors Generation::
      where N = 32, PI = 3.14159265358979
      Cos and Sin values are interleaved fashion
      Convert Floating point to q15(Fixed point 1.15): round(twiddleCoefq15(i) * pow(2, 15))
const q15_t twiddleCoef_64_q15[96]
      Example code for q15 Twiddle factors Generation::
      where N = 64, PI = 3.14159265358979
      Cos and Sin values are interleaved fashion
      Convert Floating point to q15(Fixed point 1.15): round(twiddleCoefq15(i) * pow(2, 15))
const q15_t twiddleCoef_128_q15[192]
      Example code for q15 Twiddle factors Generation::
      where N = 128, PI = 3.14159265358979
      Cos and Sin values are interleaved fashion
      Convert Floating point to q15(Fixed point 1.15): round(twiddleCoefq15(i) * pow(2, 15))
const q15_t twiddleCoef_256_q15[384]
      Example code for q15 Twiddle factors Generation::
      where N = 256, PI = 3.14159265358979
      Cos and Sin values are interleaved fashion
      Convert Floating point to q15(Fixed point 1.15): round(twiddleCoefq15(i) * pow(2, 15))
```

```
const q15_t twiddleCoef_512_q15[768]
      Example code for q15 Twiddle factors Generation::
      where N = 512, PI = 3.14159265358979
      Cos and Sin values are interleaved fashion
      Convert Floating point to q15(Fixed point 1.15): round(twiddleCoefq15(i) * pow(2, 15))
const\ q15\_t\ \textbf{twiddleCoef\_1024\_q15}[1536]
      Example code for q15 Twiddle factors Generation::
      where N = 1024, PI = 3.14159265358979
      Cos and Sin values are interleaved fashion
      Convert Floating point to q15(Fixed point 1.15): round(twiddleCoefq15(i) * pow(2, 15))
const q15_t twiddleCoef_2048_q15[3072]
      Example code for q15 Twiddle factors Generation::
      where N = 2048, PI = 3.14159265358979
      Cos and Sin values are interleaved fashion
      Convert Floating point to q15(Fixed point 1.15): round(twiddleCoefq15(i) * pow(2, 15))
const q15 t twiddleCoef_4096_q15[6144]
      Example code for q15 Twiddle factors Generation::
      where N = 4096, PI = 3.14159265358979
      Cos and Sin values are interleaved fashion
      Convert Floating point to q15(Fixed point 1.15): round(twiddleCoefq15(i) * pow(2, 15))
const float16_t twiddleCoefF16_16[32]
     Floating-point Twiddle factors Table Generation.
      Example code for Floating-point Twiddle factors Generation:
      where N = 16 and PI = 3.14159265358979
      Cos and Sin values are in interleaved fashion
```

```
const float16_t twiddleCoefF16_32[64]
```

Example code for Floating-point Twiddle factors Generation:

```
where N = 32 and PI = 3.14159265358979
```

Cos and Sin values are in interleaved fashion

## const float16\_t twiddleCoefF16\_64[128]

Example code for Floating-point Twiddle factors Generation:

```
where N = 64 and PI = 3.14159265358979
```

Cos and Sin values are in interleaved fashion

# const float16\_t twiddleCoefF16\_128[256]

Example code for Floating-point Twiddle factors Generation:

```
where N = 128 and PI = 3.14159265358979
```

Cos and Sin values are in interleaved fashion

#### const float16\_t twiddleCoefF16\_256[512]

Example code for Floating-point Twiddle factors Generation:

```
where N = 256 and PI = 3.14159265358979
```

Cos and Sin values are in interleaved fashion

## const float16\_t twiddleCoefF16\_512[1024]

Example code for Floating-point Twiddle factors Generation:

```
where N = 512 and PI = 3.14159265358979
```

Cos and Sin values are in interleaved fashion

## const float16\_t twiddleCoefF16\_1024[2048]

Example code for Floating-point Twiddle factors Generation:

where N = 1024 and PI = 3.14159265358979

Cos and Sin values are in interleaved fashion

```
const float16_t twiddleCoefF16_2048[4096]
           Example code for Floating-point Twiddle factors Generation:
           where N = 2048 and PI = 3.14159265358979
           Cos and Sin values are in interleaved fashion
     const float16_t twiddleCoefF16_4096[8192]
           Example code for Floating-point Twiddle factors Generation:
           where N = 4096 and PI = 3.14159265358979
           Cos and Sin values are in interleaved fashion
     const float16_t twiddleCoefF16_rfft_32[32]
           Example code for Floating-point RFFT Twiddle factors Generation:
           Real and Imag values are in interleaved fashion
     const float16_t twiddleCoefF16_rfft_64[64]
     const float16_t twiddleCoefF16_rfft_128[128]
     const float16_t twiddleCoefF16_rfft_256[256]
     const float16_t twiddleCoefF16_rfft_512[512]
     const float16_t twiddleCoefF16_rfft_1024[1024]
     const float16_t twiddleCoefF16_rfft_2048[2048]
     const float16_t twiddleCoefF16_rfft_4096[4096]
Complex FFT F16
RISCV_DSP_ATTRIBUTE void riscv_cfft_f16 (const riscv_cfft_instance_f16 *S, float16_t *p1,
uint8_t ifftFlag, uint8_t bitReverseFlag)
CFFTINIT_F16 (16, 16)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_cfft_init_f16 (riscv_cfft_instance_f16 *S, uint16_t fftLen)
```

**FFTINIT**(EXT, SIZE)

**CFFTINIT\_F16**(LEN, LENTWIDDLE)

group ComplexFFTF16

#### **Defines**

**FFTINIT**(EXT, SIZE)

**CFFTINIT\_F16**(LEN, LENTWIDDLE)

#### **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_cfft\_f16 (const riscv\_cfft\_instance\_f16 \*S, float16\_t \*p1, uint8\_t ifftFlag, uint8\_t bitReverseFlag)

Processing function for the floating-point complex FFT.

#### **Parameters**

- S [in] points to an instance of the floating-point CFFT structure
- p1 [inout] points to the complex data buffer of size 2\*fftLen. Processing occurs inplace
- ifftFlag [in] flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- bitReverseFlag [in] flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output

## CFFTINIT\_F16 (16, 16)

Initialization function for the cfft f16 function with 4096 samples.

Initialization function for the cfft f16 function with 2048 samples Initialization function for the cfft f16 function with 1024 samples Initialization function for the cfft f16 function with 512 samples Initialization function for the cfft f16 function with 256 samples Initialization function for the cfft f16 function with 128 samples Initialization function for the cfft f16 function with 64 samples Initialization function for the cfft f16 function with 32 samples Initialization function for the cfft f16 function with 16 samples

- Use of this function is mandatory only for the MVE version of the FFT. Other versions can still initialize directly the data structure using variables declared in riscv\_const\_structs.h
- Use of this function is mandatory only for the MVE version of the FFT. Other versions can still initialize directly the data structure using variables declared in riscv\_const\_structs.h
- Use of this function is mandatory only for the MVE version of the FFT. Other versions can still initialize directly the data structure using variables declared in riscv\_const\_structs.h
- **Use of this function is mandatory only for the MVE version of the FFT.** Other versions can still initialize directly the data structure using variables declared in riscv\_const\_structs.h
- **Use of this function is mandatory only for the MVE version of the FFT.** Other versions can still initialize directly the data structure using variables declared in riscv\_const\_structs.h
- Use of this function is mandatory only for the MVE version of the FFT. Other versions can still initialize directly the data structure using variables declared in riscv\_const\_structs.h
- Use of this function is mandatory only for the MVE version of the FFT. Other versions can still initialize directly the data structure using variables declared in riscv\_const\_structs.h
- Use of this function is mandatory only for the MVE version of the FFT. Other versions can still initialize directly the data structure using variables declared in riscv\_const\_structs.h
- Use of this function is mandatory only for the MVE version of the FFT. Other versions can still initialize directly the data structure using variables declared in riscv\_const\_structs.h

#### **Parameters**

- S [inout] points to an instance of the floating-point CFFT structure
- **S [inout]** points to an instance of the floating-point CFFT structure
- **S [inout]** points to an instance of the floating-point CFFT structure
- **S [inout]** points to an instance of the floating-point CFFT structure
- **S [inout]** points to an instance of the floating-point CFFT structure
- S [inout] points to an instance of the floating-point CFFT structure
- S [inout] points to an instance of the floating-point CFFT structure
- S [inout] points to an instance of the floating-point CFFT structure
- **S** [inout] points to an instance of the floating-point CFFT structure

#### Returns execution status

- RISCV MATH SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: an error is detected

# Returns execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: an error is detected

#### **Returns** execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

### Returns execution status

RISCV\_MATH\_SUCCESS: Operation successful

RISCV\_MATH\_ARGUMENT\_ERROR: an error is detected

#### **Returns** execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

#### **Returns** execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

## Returns execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: an error is detected

#### Returns execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

#### **Returns** execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV MATH ARGUMENT ERROR: an error is detected

# RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_cfft\_init\_f16 (riscv\_cfft\_instance\_f16 \*S, uint16\_t fftLen)

Generic initialization function for the cfft f16 function.

**Use of this function is mandatory only for the MVE version of the FFT.** Other versions can still initialize directly the data structure using variables declared in riscv\_const\_structs.h

This function should be used only if you don't know the FFT sizes that you'll need at build time. The use of this function will prevent the linker from removing the FFT tables that are not needed and the library. code size will be bigger than needed.

If you use NMSIS-DSP as a static library, and if you know the FFT sizes that you need at build time, then it is better to use the initialization functions defined for each FFT size.

## **Parameters**

- **S [inout]** points to an instance of the floating-point CFFT structure
- **fftLen [in]** fft length (number of complex samples)

## Returns execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: an error is detected

## **Complex FFT F32**

```
RISCV_DSP_ATTRIBUTE void riscv_cfft_f32 (const riscv_cfft_instance_f32 *S, float32_t *p1, uint8_t ifftFlag, uint8_t bitReverseFlag)
```

riscv\_status riscv\_cfft\_init\_f32(riscv\_cfft\_instance\_f32 \*S, uint16\_t fftLen)

**FFTINIT**(EXT, SIZE)

CFFTINIT\_F32 (LEN, LENTWIDDLE)

group ComplexFFTF32

#### **Defines**

FFTINIT(EXT, SIZE)

CFFTINIT\_F32(LEN, LENTWIDDLE)

### **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_cfft\_f32 (const riscv\_cfft\_instance\_f32 \*S, float32\_t \*p1, uint8\_t ifftFlag, uint8\_t bitReverseFlag)

Processing function for the floating-point complex FFT.

#### **Parameters**

- S [in] points to an instance of the floating-point CFFT structure
- p1 [inout] points to the complex data buffer of size 2\*fftLen. Processing occurs inplace
- ifftFlag [in] flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- bitReverseFlag [in] flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output

riscv\_status riscv\_cfft\_init\_f32(riscv\_cfft\_instance\_f32 \*S, uint16\_t fftLen)

Initialization function for the cfft f32 function with 4096 samples.

Initialization function for the cfft f32 function with 2048 samples

Initialization function for the cfft f32 function with 1024 samples

Initialization function for the cfft f32 function with 512 samples

Initialization function for the cfft f32 function with 256 samples

Initialization function for the cfft f32 function with 128 samples

Initialization function for the cfft f32 function with 64 samples

Initialization function for the cfft f32 function with 32 samples

Initialization function for the cfft f32 function with 16 samples

Generic initialization function for the cfft f32 function

- Use of this function is mandatory only for the MVE version of the FFT. Other versions can still initialize directly the data structure using variables declared in riscv\_const\_structs.h
- **Use of this function is mandatory only for the MVE version of the FFT.** Other versions can still initialize directly the data structure using variables declared in riscv\_const\_structs.h
- Use of this function is mandatory only for the MVE version of the FFT. Other versions can still initialize directly the data structure using variables declared in riscv\_const\_structs.h
- Use of this function is mandatory only for the MVE version of the FFT. Other versions can still initialize directly the data structure using variables declared in riscv\_const\_structs.h
- Use of this function is mandatory only for the MVE version of the FFT. Other versions can still initialize directly the data structure using variables declared in riscv\_const\_structs.h
- Use of this function is mandatory only for the MVE version of the FFT. Other versions can still initialize directly the data structure using variables declared in riscv\_const\_structs.h
- Use of this function is mandatory only for the MVE version of the FFT. Other versions can still initialize directly the data structure using variables declared in riscv\_const\_structs.h
- **Use of this function is mandatory only for the MVE version of the FFT.** Other versions can still initialize directly the data structure using variables declared in riscv const structs.h
- **Use of this function is mandatory only for the MVE version of the FFT.** Other versions can still initialize directly the data structure using variables declared in riscv\_const\_structs.h
- **Use of this function is mandatory only for the MVE version of the FFT.** Other versions can still initialize directly the data structure using variables declared in riscv\_const\_structs.h
- This function should be used only if you don't know the FFT sizes that you'll need at build time. The use of this function will prevent the linker from removing the FFT tables that are not needed and the library code size will be bigger than needed.
- If you use NMSIS-DSP as a static library, and if you know the FFT sizes that you need at build time, then it is better to use the initialization functions defined for each FFT size.

#### **Parameters**

- S [inout] points to an instance of the floating-point CFFT structure
- S [inout] points to an instance of the floating-point CFFT structure
- **S [inout]** points to an instance of the floating-point CFFT structure
- **S [inout]** points to an instance of the floating-point CFFT structure
- **S [inout]** points to an instance of the floating-point CFFT structure
- **S [inout]** points to an instance of the floating-point CFFT structure
- S [inout] points to an instance of the floating-point CFFT structure
- **S [inout]** points to an instance of the floating-point CFFT structure
- S [inout] points to an instance of the floating-point CFFT structure
- S [inout] points to an instance of the floating-point CFFT structure

• **fftLen** – [in] fft length (number of complex samples)

## Returns execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

#### **Returns** execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

## Returns execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: an error is detected

## Returns execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

## **Returns** execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

#### **Returns** execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

## **Returns** execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: an error is detected

## Returns execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

## Returns execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

## Returns execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: an error is detected

## **Complex FFT F64**

RISCV\_DSP\_ATTRIBUTE void riscv\_cfft\_f64 (const riscv\_cfft\_instance\_f64 \*S, float64\_t \*p1, uint8\_t ifftFlag, uint8\_t bitReverseFlag)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_cfft\_init\_f64 (riscv\_cfft\_instance\_f64 \*S, uint16\_t fftLen)

CFFTINIT\_F64(LEN)

group ComplexFFTF64

## **Defines**

CFFTINIT\_F64(LEN)

## **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_cfft\_f64 (const riscv\_cfft\_instance\_f64 \*S, float64\_t \*p1, uint8\_t ifftFlag, uint8\_t bitReverseFlag)

Processing function for the Double Precision floating-point complex FFT.

## **Parameters**

- S [in] points to an instance of the Double Precision floating-point CFFT structure
- p1 [inout] points to the complex data buffer of size 2\*fftLen. Processing occurs inplace
- ifftFlag [in] flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- bitReverseFlag [in] flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output

# RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_cfft\_init\_f64 (riscv\_cfft\_instance\_f64 \*S, uint16\_t fftLen)

Initialization function for the cfft f64 function with 4096 samples.

Initialization function for the cfft f64 function with 2048 samples Initialization function for the cfft f64 function with 1024 samples Initialization function for the cfft f64 function with 512 samples Initialization function for the cfft f64 function with 256 samples Initialization function for the cfft f64 function with 128 samples

Initialization function for the cfft f64 function with 64 samples

Initialization function for the cfft f64 function with 32 samples

Initialization function for the cfft f64 function with 16 samples

Generic initialization function for the cfft f64 function

- Use of this function is mandatory only for the MVE version of the FFT. Other versions can still initialize directly the data structure using variables declared in riscv\_const\_structs.h
- **Use of this function is mandatory only for the MVE version of the FFT.** Other versions can still initialize directly the data structure using variables declared in riscv\_const\_structs.h
- Use of this function is mandatory only for the MVE version of the FFT. Other versions can still initialize directly the data structure using variables declared in riscv\_const\_structs.h
- Use of this function is mandatory only for the MVE version of the FFT. Other versions can still initialize directly the data structure using variables declared in riscv\_const\_structs.h
- Use of this function is mandatory only for the MVE version of the FFT. Other versions can still initialize directly the data structure using variables declared in riscv\_const\_structs.h
- **Use of this function is mandatory only for the MVE version of the FFT.** Other versions can still initialize directly the data structure using variables declared in riscv\_const\_structs.h
- Use of this function is mandatory only for the MVE version of the FFT. Other versions can still initialize directly the data structure using variables declared in riscv\_const\_structs.h
- **Use of this function is mandatory only for the MVE version of the FFT.** Other versions can still initialize directly the data structure using variables declared in riscv const structs.h
- **Use of this function is mandatory only for the MVE version of the FFT.** Other versions can still initialize directly the data structure using variables declared in riscv\_const\_structs.h
- **Use of this function is mandatory only for the MVE version of the FFT.** Other versions can still initialize directly the data structure using variables declared in riscv\_const\_structs.h
- This function should be used only if you don't know the FFT sizes that you'll need at build time. The use of this function will prevent the linker from removing the FFT tables that are not needed and the library code size will be bigger than needed.
- If you use NMSIS-DSP as a static library, and if you know the FFT sizes that you need at build time, then it is better to use the initialization functions defined for each FFT size.

#### **Parameters**

- **S [inout]** points to an instance of the floating-point CFFT structure
- S [inout] points to an instance of the floating-point CFFT structure
- **S [inout]** points to an instance of the floating-point CFFT structure
- **S [inout]** points to an instance of the floating-point CFFT structure
- **S [inout]** points to an instance of the floating-point CFFT structure
- **S [inout]** points to an instance of the floating-point CFFT structure
- **S** [inout] points to an instance of the floating-point CFFT structure
- S [inout] points to an instance of the floating-point CFFT structure
- **S** [inout] points to an instance of the floating-point CFFT structure
- S [inout] points to an instance of the floating-point CFFT structure

• **fftLen** – [in] fft length (number of complex samples)

#### **Returns** execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

#### **Returns** execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

## Returns execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: an error is detected

## Returns execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

## **Returns** execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

#### **Returns** execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

## **Returns** execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: an error is detected

## Returns execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

## Returns execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

## Returns execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

## **Complex FFT Q15**

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_cfft\_init\_q15 (riscv\_cfft\_instance\_q15 \*S, uint16\_t fftLen)

RISCV\_DSP\_ATTRIBUTE void riscv\_cfft\_q15 (const riscv\_cfft\_instance\_q15 \*S, q15\_t \*p1, uint8\_t ifftFlag, uint8\_t bitReverseFlag)

**FFTINIT**(EXT, SIZE)

CFFTINIT\_Q15 (LEN, LENTWIDDLE)

group ComplexFFTQ15

#### **Defines**

**FFTINIT**(EXT, SIZE)

**CFFTINIT\_Q15**(LEN, LENTWIDDLE)

#### **Functions**

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_cfft\_init\_q15 (riscv\_cfft\_instance\_q15 \*S, uint16\_t fftLen)

Initialization function for the cfft q15 function for 4096 samples.

Initialization function for the cfft q15 function for 2048 samples

Initialization function for the cfft q15 function for 1024 samples

Initialization function for the cfft q15 function for 512 samples

Initialization function for the cfft q15 function for 256 samples

Initialization function for the cfft q15 function for 128 samples

Initialization function for the cfft q15 function for 64 samples

Initialization function for the cfft q15 function for 32 samples

Initialization function for the cfft q15 function for 16 samples

Generic initialization function for the cfft q15 function

Use of this function is mandatory only for the MVE version of the FFT. Other versions can still initialize directly the data structure using variables declared in riscv\_const\_structs.h

Use of this function is mandatory only for the MVE version of the FFT. Other versions can still initialize directly the data structure using variables declared in riscv\_const\_structs.h

Use of this function is mandatory only for the MVE version of the FFT. Other versions can still initialize directly the data structure using variables declared in riscv\_const\_structs.h

Use of this function is mandatory only for the MVE version of the FFT. Other versions can still initialize directly the data structure using variables declared in riscv\_const\_structs.h

- Use of this function is mandatory only for the MVE version of the FFT. Other versions can still initialize directly the data structure using variables declared in riscv\_const\_structs.h
- Use of this function is mandatory only for the MVE version of the FFT. Other versions can still initialize directly the data structure using variables declared in riscv\_const\_structs.h
- Use of this function is mandatory only for the MVE version of the FFT. Other versions can still initialize directly the data structure using variables declared in riscv\_const\_structs.h
- **Use of this function is mandatory only for the MVE version of the FFT.** Other versions can still initialize directly the data structure using variables declared in riscv\_const\_structs.h
- **Use of this function is mandatory only for the MVE version of the FFT.** Other versions can still initialize directly the data structure using variables declared in riscv\_const\_structs.h
- Use of this function is mandatory only for the MVE version of the FFT. Other versions can still initialize directly the data structure using variables declared in riscv\_const\_structs.h
- This function should be used only if you don't know the FFT sizes that you'll need at build time. The use of this function will prevent the linker from removing the FFT tables that are not needed and the library code size will be bigger than needed.
- If you use NMSIS-DSP as a static library, and if you know the FFT sizes that you need at build time, then it is better to use the initialization functions defined for each FFT size.

#### **Parameters**

- S [inout] points to an instance of the floating-point CFFT structure
- **S** [inout] points to an instance of the floating-point CFFT structure
- **S [inout]** points to an instance of the floating-point CFFT structure
- **S [inout]** points to an instance of the floating-point CFFT structure
- **S [inout]** points to an instance of the floating-point CFFT structure
- **S [inout]** points to an instance of the floating-point CFFT structure
- **S [inout]** points to an instance of the floating-point CFFT structure
- S [inout] points to an instance of the floating-point CFFT structure
- S [inout] points to an instance of the floating-point CFFT structure
- **S** [inout] points to an instance of the floating-point CFFT structure
- **fftLen** [in] fft length (number of complex samples)

#### **Returns** execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: an error is detected

## Returns execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: an error is detected

## Returns execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV MATH ARGUMENT ERROR: an error is detected

#### **Returns** execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: an error is detected

## Returns execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV MATH ARGUMENT ERROR: an error is detected

## Returns execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: an error is detected

## Returns execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: an error is detected

## Returns execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

## Returns execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: an error is detected

## Returns execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: an error is detected

# RISCV\_DSP\_ATTRIBUTE void riscv\_cfft\_q15 (const riscv\_cfft\_instance\_q15 \*S, q15\_t \*p1, uint8\_t ifftFlag, uint8\_t bitReverseFlag)

Processing function for Q15 complex FFT.

## **Parameters**

- S [in] points to an instance of Q15 CFFT structure
- p1 [inout] points to the complex data buffer of size 2\*fftLen. Processing occurs inplace
- ifftFlag [in] flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- bitReverseFlag [in] flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output

## **Complex FFT Q31**

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_cfft_init_q31 (riscv_cfft_instance_q31 *S, uint16_t fftLen)
```

RISCV\_DSP\_ATTRIBUTE void riscv\_cfft\_q31 (const riscv\_cfft\_instance\_q31 \*S, q31\_t \*p1, uint8\_t ifftFlag, uint8\_t bitReverseFlag)

**FFTINIT**(EXT, SIZE)

CFFTINIT\_Q31(LEN, LENTWIDDLE)

group ComplexFFTQ31

#### **Defines**

**FFTINIT**(EXT, SIZE)

CFFTINIT\_Q31(LEN, LENTWIDDLE)

#### **Functions**

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_cfft\_init\_q31 (riscv\_cfft\_instance\_q31 \*S, uint16\_t fftLen)

Initialization function for the cfft q31 function for 4096 samples.

Initialization function for the cfft q31 function for 2048 samples

Initialization function for the cfft q31 function for 1024 samples

Initialization function for the cfft q31 function for 512 samples

Initialization function for the cfft q31 function for 256 samples

Initialization function for the cfft q31 function for 128 samples

Initialization function for the cfft q31 function for 64 samples

Initialization function for the cfft q31 function for 32 samples

Initialization function for the cfft q31 function for 16 samples

Generic initialization function for the cfft q31 function

Use of this function is mandatory only for the MVE version of the FFT. Other versions can still initialize directly the data structure using variables declared in riscv\_const\_structs.h

Use of this function is mandatory only for the MVE version of the FFT. Other versions can still initialize directly the data structure using variables declared in riscv\_const\_structs.h

Use of this function is mandatory only for the MVE version of the FFT. Other versions can still initialize directly the data structure using variables declared in riscv\_const\_structs.h

Use of this function is mandatory only for the MVE version of the FFT. Other versions can still initialize directly the data structure using variables declared in riscv\_const\_structs.h

- Use of this function is mandatory only for the MVE version of the FFT. Other versions can still initialize directly the data structure using variables declared in riscv\_const\_structs.h
- Use of this function is mandatory only for the MVE version of the FFT. Other versions can still initialize directly the data structure using variables declared in riscv\_const\_structs.h
- Use of this function is mandatory only for the MVE version of the FFT. Other versions can still initialize directly the data structure using variables declared in riscv\_const\_structs.h
- **Use of this function is mandatory only for the MVE version of the FFT.** Other versions can still initialize directly the data structure using variables declared in riscv\_const\_structs.h
- **Use of this function is mandatory only for the MVE version of the FFT.** Other versions can still initialize directly the data structure using variables declared in riscv\_const\_structs.h
- Use of this function is mandatory only for the MVE version of the FFT. Other versions can still initialize directly the data structure using variables declared in riscv\_const\_structs.h
- This function should be used only if you don't know the FFT sizes that you'll need at build time. The use of this function will prevent the linker from removing the FFT tables that are not needed and the library code size will be bigger than needed.
- If you use NMSIS-DSP as a static library, and if you know the FFT sizes that you need at build time, then it is better to use the initialization functions defined for each FFT size.

#### **Parameters**

- S [inout] points to an instance of the floating-point CFFT structure
- **S** [inout] points to an instance of the floating-point CFFT structure
- **S [inout]** points to an instance of the floating-point CFFT structure
- **S [inout]** points to an instance of the floating-point CFFT structure
- **S [inout]** points to an instance of the floating-point CFFT structure
- **S [inout]** points to an instance of the floating-point CFFT structure
- **S [inout]** points to an instance of the floating-point CFFT structure
- S [inout] points to an instance of the floating-point CFFT structure
- S [inout] points to an instance of the floating-point CFFT structure
- **S** [inout] points to an instance of the floating-point CFFT structure
- **fftLen [in]** fft length (number of complex samples)

#### **Returns** execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: an error is detected

## Returns execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

## Returns execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

#### **Returns** execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: an error is detected

## Returns execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV MATH ARGUMENT ERROR: an error is detected

## Returns execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: an error is detected

## Returns execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: an error is detected

## Returns execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

## Returns execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: an error is detected

## Returns execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: an error is detected

# RISCV\_DSP\_ATTRIBUTE void riscv\_cfft\_q31 (const riscv\_cfft\_instance\_q31 \*S, q31\_t \*p1, uint8\_t ifftFlag, uint8\_t bitReverseFlag)

Processing function for the Q31 complex FFT.

## **Parameters**

- S [in] points to an instance of the fixed-point CFFT structure
- p1 [inout] points to the complex data buffer of size 2\*fftLen. Processing occurs inplace
- ifftFlag [in] flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- bitReverseFlag [in] flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output

## **Deprecated Complex FFT functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_cfft\_radix2\_f16 (const riscv\_cfft\_radix2\_instance\_f16 \*S, float16\_t \*pSrc)

RISCV\_DSP\_ATTRIBUTE void riscv\_cfft\_radix2\_f32 (const riscv\_cfft\_radix2\_instance\_f32 \*S, float32\_t \*pSrc)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_cfft\_radix2\_init\_f16 (riscv\_cfft\_radix2\_instance\_f16 \*S, uint16\_t fftLen, uint8\_t ifftFlag, uint8\_t bitReverseFlag)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_cfft\_radix2\_init\_f32 (riscv\_cfft\_radix2\_instance\_f32 \*S, uint16\_t fftLen, uint8\_t ifftFlag, uint8\_t bitReverseFlag)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_cfft\_radix2\_init\_q15 (riscv\_cfft\_radix2\_instance\_q15 \*S, uint16\_t fftLen, uint8\_t ifftFlag, uint8\_t bitReverseFlag)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_cfft\_radix2\_init\_q31 (riscv\_cfft\_radix2\_instance\_q31 \*S, uint16\_t fftLen, uint8\_t ifftFlag, uint8\_t bitReverseFlag)

RISCV\_DSP\_ATTRIBUTE void riscv\_cfft\_radix2\_q15 (const riscv\_cfft\_radix2\_instance\_q15 \*S, q15\_t \*pSrc)

RISCV\_DSP\_ATTRIBUTE void riscv\_cfft\_radix2\_q31 (const riscv\_cfft\_radix2\_instance\_q31 \*S, q31\_t \*pSrc)

RISCV\_DSP\_ATTRIBUTE void riscv\_cfft\_radix4by2\_f16 (float16\_t \*pSrc, uint32\_t fftLen, const float16\_t \*pCoef)

RISCV\_DSP\_ATTRIBUTE void riscv\_cfft\_radix4\_f16 (const riscv\_cfft\_radix4\_instance\_f16 \*S, float16\_t \*pSrc)

RISCV\_DSP\_ATTRIBUTE void riscv\_cfft\_radix4\_f32 (const riscv\_cfft\_radix4\_instance\_f32 \*S, float32\_t \*pSrc)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_cfft\_radix4\_init\_f16 (riscv\_cfft\_radix4\_instance\_f16 \*S, uint16\_t fftLen, uint8\_t ifftFlag, uint8\_t bitReverseFlag)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_cfft\_radix4\_init\_f32 (riscv\_cfft\_radix4\_instance\_f32 \*S, uint16\_t fftLen, uint8\_t ifftFlag, uint8\_t bitReverseFlag)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_cfft\_radix4\_init\_q15 (riscv\_cfft\_radix4\_instance\_q15 \*S, uint16\_t fftLen, uint8\_t ifftFlag, uint8\_t bitReverseFlag)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_cfft\_radix4\_init\_q31 (riscv\_cfft\_radix4\_instance\_q31 \*S, uint16\_t fftLen, uint8\_t ifftFlag, uint8\_t bitReverseFlag)

```
void riscv_cfft_radix4_q15 (const riscv_cfft_radix4_instance_q15 *S, q15_t *pSrc) void riscv_cfft_radix4_q31 (const riscv_cfft_radix4_instance_q31 *S, q31_t *pSrc)
```

## **Functions**

group ComplexFFTDeprecated

RISCV\_DSP\_ATTRIBUTE void riscv\_cfft\_radix2\_f16 (const riscv\_cfft\_radix2\_instance\_f16 \*S, float16\_t \*pSrc)

Radix-2 CFFT/CIFFT.

## Deprecated:

Do not use this function. It has been superseded by riscv\_cfft\_f16 and will be removed in the future

#### **Parameters**

- S [in] points to an instance of the floating-point Radix-2 CFFT/CIFFT structure
- pSrc [inout] points to the complex data buffer of size 2\*fftLen. Processing occurs in-place

RISCV\_DSP\_ATTRIBUTE void riscv\_cfft\_radix2\_f32 (const riscv\_cfft\_radix2\_instance\_f32 \*S, float32\_t \*pSrc)

Radix-2 CFFT/CIFFT.

## Deprecated:

Do not use this function. It has been superseded by riscv\_cfft\_f32 and will be removed in the future

## **Parameters**

- S [in] points to an instance of the floating-point Radix-2 CFFT/CIFFT structure
- pSrc [inout] points to the complex data buffer of size 2\*fftLen. Processing occurs in-place

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_cfft\_radix2\_init\_f16 (riscv\_cfft\_radix2\_instance\_f16 \*S, uint16\_t fftLen, uint8\_t ifftFlag, uint8\_t bitReverseFlag)

Initialization function for the floating-point CFFT/CIFFT.

## Deprecated:

Do not use this function. It has been superseded by riscv\_cfft\_f16 and will be removed in the future.

**Details** The parameter ifftFlag controls whether a forward or inverse transform is computed. Set(=1) ifftFlag for calculation of CIFFT otherwise CFFT is calculated

The parameter bitReverseFlag controls whether output is in normal order or bit reversed order. Set(=1) bitReverseFlag for output to be in normal order otherwise output is in bit reversed order.

The parameter fftLen Specifies length of CFFT/CIFFT process. Supported FFT Lengths are 16, 64, 256, 1024.

This Function also initializes Twiddle factor table pointer and Bit reversal table pointer.

## **Parameters**

- S [inout] points to an instance of the floating-point CFFT/CIFFT structure
- **fftLen** [in] length of the FFT
- ifftFlag [in] flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- bitReverseFlag [in] flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output

## **Returns** execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: fftLen is not a supported length

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_cfft\_radix2\_init\_f32 (riscv\_cfft\_radix2\_instance\_f32 \*S, uint16\_t fftLen, uint8\_t ifftFlag, uint8\_t bitReverseFlag)

Initialization function for the floating-point CFFT/CIFFT.

## Deprecated:

Do not use this function. It has been superseded by riscv\_cfft\_f32 and will be removed in the future.

**Details** The parameter ifftFlag controls whether a forward or inverse transform is computed. Set(=1) ifftFlag for calculation of CIFFT otherwise CFFT is calculated

The parameter bitReverseFlag controls whether output is in normal order or bit reversed order. Set(=1) bitReverseFlag for output to be in normal order otherwise output is in bit reversed order.

The parameter fftLen Specifies length of CFFT/CIFFT process. Supported FFT Lengths are 16, 64, 256, 1024.

This Function also initializes Twiddle factor table pointer and Bit reversal table pointer.

#### **Parameters**

- S [inout] points to an instance of the floating-point CFFT/CIFFT structure
- **fftLen [in]** length of the FFT
- **ifftFlag** [in] flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- bitReverseFlag [in] flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output

#### **Returns** execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: fftLen is not a supported length

## RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_cfft\_radix2\_init\_q15 (riscv\_cfft\_radix2\_instance\_q15 \*S, uint16\_t fftLen, uint8\_t ifftFlag, uint8\_t bitReverseFlag)

Initialization function for the Q15 CFFT/CIFFT.

## Deprecated:

Do not use this function. It has been superseded by riscv\_cfft\_q15 and will be removed

**Details** The parameter ifftFlag controls whether a forward or inverse transform is computed. Set(=1) ifftFlag for calculation of CIFFT otherwise CFFT is calculated

The parameter bitReverseFlag controls whether output is in normal order or bit reversed order. Set(=1) bitReverseFlag for output to be in normal order otherwise output is in bit reversed order.

The parameter fftLen Specifies length of CFFT/CIFFT process. Supported FFT Lengths are 16, 64, 256, 1024

This Function also initializes Twiddle factor table pointer and Bit reversal table pointer.

#### **Parameters**

- **S [inout]** points to an instance of the Q15 CFFT/CIFFT structure.
- **fftLen** [in] length of the FFT.
- ifftFlag [in] flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- bitReverseFlag [in] flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output

## Returns execution status

- RISCV MATH SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: fftLen is not a supported length

# RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_cfft\_radix2\_init\_q31 (riscv\_cfft\_radix2\_instance\_q31 \*S, uint16\_t fftLen, uint8\_t ifftFlag, uint8\_t bitReverseFlag)

Initialization function for the Q31 CFFT/CIFFT.

## Deprecated:

Do not use this function. It has been superseded by riscv cfft q31 and will be removed in the future.

**Details** The parameter ifftFlag controls whether a forward or inverse transform is computed. Set(=1) ifftFlag for calculation of CIFFT otherwise CFFT is calculated

The parameter bitReverseFlag controls whether output is in normal order or bit reversed order. Set(=1) bitReverseFlag for output to be in normal order otherwise output is in bit reversed order.

The parameter fftLen Specifies length of CFFT/CIFFT process. Supported FFT Lengths are 16, 64, 256, 1024.

This Function also initializes Twiddle factor table pointer and Bit reversal table pointer.

#### **Parameters**

- S [inout] points to an instance of the Q31 CFFT/CIFFT structure
- **fftLen** [in] length of the FFT
- ifftFlag [in] flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- bitReverseFlag [in] flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output

## Returns execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: fftLen is not a supported length

# RISCV\_DSP\_ATTRIBUTE void riscv\_cfft\_radix2\_q15 (const riscv\_cfft\_radix2\_instance\_q15 \*S, q15\_t \*pSrc)

Processing function for the fixed-point CFFT/CIFFT.

## Deprecated:

Do not use this function. It has been superseded by riscv\_cfft\_q15 and will be removed in the future.

#### **Parameters**

- **S [in]** points to an instance of the fixed-point CFFT/CIFFT structure
- pSrc [inout] points to the complex data buffer of size 2\*fftLen. Processing occurs in-place

# RISCV\_DSP\_ATTRIBUTE void riscv\_cfft\_radix2\_q31 (const riscv\_cfft\_radix2\_instance\_q31 \*S, q31\_t \*pSrc)

Processing function for the fixed-point CFFT/CIFFT.

## Deprecated:

Do not use this function. It has been superseded by riscv\_cfft\_q31 and will be removed in the future.

## **Parameters**

- S [in] points to an instance of the fixed-point CFFT/CIFFT structure
- pSrc [inout] points to the complex data buffer of size 2\*fftLen. Processing occurs in-place

RISCV\_DSP\_ATTRIBUTE void riscv\_cfft\_radix4by2\_f16 (float16\_t \*pSrc, uint32\_t fftLen, const float16\_t \*pCoef)

RISCV\_DSP\_ATTRIBUTE void riscv\_cfft\_radix4\_f16 (const riscv\_cfft\_radix4\_instance\_f16 \*S, float16\_t \*pSrc)

Processing function for the floating-point Radix-4 CFFT/CIFFT.

## Deprecated:

Do not use this function. It has been superseded by riscv\_cfft\_f16 and will be removed in the future.

#### **Parameters**

- S [in] points to an instance of the floating-point Radix-4 CFFT/CIFFT structure
- pSrc [inout] points to the complex data buffer of size 2\*fftLen. Processing occurs in-place

# RISCV\_DSP\_ATTRIBUTE void riscv\_cfft\_radix4\_f32 (const riscv\_cfft\_radix4\_instance\_f32 \*S, float32\_t \*pSrc)

Processing function for the floating-point Radix-4 CFFT/CIFFT.

## Deprecated:

Do not use this function. It has been superseded by riscv\_cfft\_f32 and will be removed in the future.

## **Parameters**

- S [in] points to an instance of the floating-point Radix-4 CFFT/CIFFT structure
- pSrc [inout] points to the complex data buffer of size 2\*fftLen. Processing occurs in-place

# RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_cfft\_radix4\_init\_f16 (riscv\_cfft\_radix4\_instance\_f16 \*S, uint16\_t fftLen, uint8\_t ifftFlag, uint8\_t bitReverseFlag)

Initialization function for the floating-point CFFT/CIFFT.

#### Deprecated:

Do not use this function. It has been superceded by riscv\_cfft\_f16 and will be removed in the future.

**Details** The parameter ifftFlag controls whether a forward or inverse transform is computed. Set(=1) ifftFlag for calculation of CIFFT otherwise CFFT is calculated

The parameter bitReverseFlag controls whether output is in normal order or bit reversed order. Set(=1) bitReverseFlag for output to be in normal order otherwise output is in bit reversed order.

The parameter fftLen Specifies length of CFFT/CIFFT process. Supported FFT Lengths are 16, 64, 256, 1024.

This Function also initializes Twiddle factor table pointer and Bit reversal table pointer.

#### **Parameters**

• **S** – [inout] points to an instance of the floating-point CFFT/CIFFT structure

- **fftLen** [in] length of the FFT
- ifftFlag [in] flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- bitReverseFlag [in] flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output

## Returns execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: fftLen is not a supported length

## RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_cfft\_radix4\_init\_f32 (riscv\_cfft\_radix4\_instance\_f32 \*S, uint16\_t fftLen, uint8\_t ifftFlag, uint8\_t bitReverseFlag)

Initialization function for the floating-point CFFT/CIFFT.

## Deprecated:

Do not use this function. It has been superceded by riscv\_cfft\_f32 and will be removed in the future.

**Details** The parameter ifftFlag controls whether a forward or inverse transform is computed. Set(=1) ifftFlag for calculation of CIFFT otherwise CFFT is calculated

The parameter bitReverseFlag controls whether output is in normal order or bit reversed order. Set(=1) bitReverseFlag for output to be in normal order otherwise output is in bit reversed order.

The parameter fftLen Specifies length of CFFT/CIFFT process. Supported FFT Lengths are 16, 64, 256, 1024.

This Function also initializes Twiddle factor table pointer and Bit reversal table pointer.

#### **Parameters**

- S [inout] points to an instance of the floating-point CFFT/CIFFT structure
- **fftLen** [in] length of the FFT
- ifftFlag [in] flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- • bitReverseFlag - [in] flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output

## **Returns** execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV MATH ARGUMENT ERROR: fftLen is not a supported length

## RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_cfft\_radix4\_init\_q15 (riscv\_cfft\_radix4\_instance\_q15 \*S, uint16\_t fftLen, uint8\_t ifftFlag, uint8\_t bitReverseFlag)

Initialization function for the Q15 CFFT/CIFFT.

## Deprecated:

Do not use this function. It has been superseded by riscv\_cfft\_q15 and will be removed in the future.

**Details** The parameter ifftFlag controls whether a forward or inverse transform is computed. Set(=1) ifftFlag for calculation of CIFFT otherwise CFFT is calculated

The parameter bitReverseFlag controls whether output is in normal order or bit reversed order. Set(=1) bitReverseFlag for output to be in normal order otherwise output is in bit reversed order.

The parameter fftLen Specifies length of CFFT/CIFFT process. Supported FFT Lengths are 16, 64, 256, 1024.

This Function also initializes Twiddle factor table pointer and Bit reversal table pointer.

## **Parameters**

- S [inout] points to an instance of the Q15 CFFT/CIFFT structure
- **fftLen** [in] length of the FFT
- **ifftFlag [in]** flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- bitReverseFlag [in] flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output

## **Returns** execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: fftLen is not a supported length

## RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_cfft\_radix4\_init\_q31 (riscv\_cfft\_radix4\_instance\_q31 \*S, uint16\_t fftLen, uint8\_t ifftFlag, uint8\_t bitReverseFlag)

Initialization function for the Q31 CFFT/CIFFT.

## Deprecated:

Do not use this function. It has been superseded by riscv\_cfft\_q31 and will be removed in the future.

**Details** The parameter ifftFlag controls whether a forward or inverse transform is computed. Set(=1) ifftFlag for calculation of CIFFT otherwise CFFT is calculated

The parameter bitReverseFlag controls whether output is in normal order or bit reversed order. Set(=1) bitReverseFlag for output to be in normal order otherwise output is in bit reversed order.

The parameter fftLen Specifies length of CFFT/CIFFT process. Supported FFT Lengths are 16, 64, 256, 1024.

This Function also initializes Twiddle factor table pointer and Bit reversal table pointer.

## **Parameters**

- **S [inout]** points to an instance of the Q31 CFFT/CIFFT structure.
- **fftLen [in]** length of the FFT.
- ifftFlag [in] flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- bitReverseFlag [in] flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output

#### **Returns** execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: fftLen is not a supported length

void riscv\_cfft\_radix4\_q15 (const riscv\_cfft\_radix4\_instance\_q15 \*S, q15\_t \*pSrc)

Processing function for the Q15 CFFT/CIFFT.

## Deprecated:

Do not use this function. It has been superseded by riscv\_cfft\_q15 and will be removed in the future.

CFFT Size	Input format	Output format	Number of bits to upscale
16	1.15	5.11	4
64	1.15	7.9	6
256	1.15	9.7	8
1024	1.15	11.5	10

**Input and output formats:** Internally input is downscaled by 2 for every stage to avoid saturations inside CFFT/CIFFT process. Hence the output format is different for different FFT sizes. The input and output formats for different FFT sizes and number of bits to upscale are mentioned in the tables below for CFFT and CIFFT:

CIFFT Size	Input format	Output format	Number of bits to upscale
16	1.15	5.11	0
64	1.15	7.9	0
256	1.15	9.7	0
1024	1.15	11.5	0

## **Parameters**

- **S [in]** points to an instance of the Q15 CFFT/CIFFT structure.
- pSrc [inout] points to the complex data buffer. Processing occurs in-place.

## Returns none

void riscv\_cfft\_radix4\_q31(const riscv\_cfft\_radix4\_instance\_q31 \*S, q31\_t \*pSrc)

Processing function for the Q31 CFFT/CIFFT.

## Deprecated:

Do not use this function. It has been superseded by riscv\_cfft\_q31 and will be removed in the future.

CFFT Size	Input format	Output format	Number of bits to upscale
16	1.31	5.27	4
64	1.31	7.25	6
256	1.31	9.23	8
1024	1.31	11.21	10

**Input and output formats:** Internally input is downscaled by 2 for every stage to avoid saturations inside CFFT/CIFFT process. Hence the output format is different for different FFT sizes. The input and output formats for different FFT sizes and number of bits to upscale are mentioned in the tables below for CFFT and CIFFT:

CIFFT Size	Input format	Output format	Number of bits to upscale
16	1.31	5.27	0
64	1.31	7.25	0
256	1.31	9.23	0
1024	1.31	11.21	0

## **Parameters**

- S [in] points to an instance of the Q31 CFFT/CIFFT structure
- pSrc [inout] points to the complex data buffer of size 2\*fftLen. Processing occurs in-place

## Returns none

## group ComplexFFT

The Fast Fourier Transform (FFT) is an efficient algorithm for computing the Discrete Fourier Transform (DFT). The FFT can be orders of magnitude faster than the DFT, especially for long lengths. The algorithms described in this section operate on complex data. A separate set of functions is devoted to handling of real sequences.

There are separate algorithms for handling floating-point, Q15, and Q31 data types. The algorithms available for each data type are described next.

The FFT functions operate in-place. That is, the array holding the input data will also be used to hold the corresponding result. The input data is complex and contains 2\*fftLen interleaved values as shown below. The FFT result will be contained in the same array and the frequency domain values will have the same interleaving.

**Floating-point** The floating-point complex FFT uses a mixed-radix algorithm. Multiple radix-8 stages are performed along with a single radix-2 or radix-4 stage, as needed. The algorithm supports lengths of [16, 32, 64, ..., 4096] and each length uses a different twiddle factor table.

- The function uses the standard FFT definition and output values may grow by a factor of fftLen when computing the forward transform. The inverse transform includes a scale of 1/fftLen as part of the calculation and this matches the textbook definition of the inverse FFT.
- For the MVE version, the new riscv\_cfft\_init\_f32 initialization function is **mandatory**. **Compilation flags are available to include only the required tables for the needed FFTs.** Other FFT versions can continue to be initialized as explained below.

For not MVE versions, pre-initialized data structures containing twiddle factors and bit reversal tables are provided and defined in riscv\_const\_structs.h. Include this header in your function and then pass one of the constant structures as an argument to riscv\_cfft\_f32. For example:

```
riscv_cfft_f32(riscv_cfft_sR_f32_len64, pSrc, 1, 1)
```

computes a 64-point inverse complex FFT including bit reversal. The data structures are treated as constant data and not modified during the calculation. The same data structure can be reused for multiple transforms including mixing forward and inverse transforms.

Earlier releases of the library provided separate radix-2 and radix-4 algorithms that operated on floating-point data. These functions are still provided but are deprecated. The older functions are slower and less general than the new functions.

An example of initialization of the constants for the riscv cfft f32 function follows:

```
const static riscv_cfft_instance_f32 *S;
switch (length) {
 case 16:
    S = &riscv_cfft_sR_f32_len16;
    break:
 case 32:
    S = &riscv_cfft_sR_f32_len32;
    break:
 case 64:
    S = &riscv_cfft_sR_f32_len64;
    break;
  case 128:
    S = &riscv_cfft_sR_f32_len128;
    break:
  case 256:
    S = &riscv_cfft_sR_f32_len256;
    break:
 case 512:
    S = &riscv_cfft_sR_f32_len512;
    break;
  case 1024:
    S = &riscv_cfft_sR_f32_len1024;
    break:
  case 2048:
    S = &riscv_cfft_sR_f32_len2048;
    break:
 case 4096:
    S = &riscv_cfft_sR_f32_len4096;
    break:
```

The new riscv\_cfft\_init\_f32 can also be used.

- Q15 and Q31 The floating-point complex FFT uses a mixed-radix algorithm. Multiple radix-4 stages are performed along with a single radix-2 stage, as needed. The algorithm supports lengths of [16, 32, 64, ..., 4096] and each length uses a different twiddle factor table.
- The function uses the standard FFT definition and output values may grow by a factor of fftLen when computing the forward transform. The inverse transform includes a scale of 1/fftLen as part of the calculation and this matches the textbook definition of the inverse FFT.

Pre-initialized data structures containing twiddle factors and bit reversal tables are provided and defined in riscv\_const\_structs.h. Include this header in your function and then pass one of the constant structures as an argument to riscv\_cflt\_q31. For example:

```
riscv_cfft_q31(riscv_cfft_sR_q31_len64, pSrc, 1, 1)
```

computes a 64-point inverse complex FFT including bit reversal. The data structures are treated as constant data and not modified during the calculation. The same data structure can be reused for multiple transforms including mixing forward and inverse transforms.

Earlier releases of the library provided separate radix-2 and radix-4 algorithms that operated on floating-point data. These functions are still provided but are deprecated. The older functions are slower and less general than the new functions.

An example of initialization of the constants for the riscv\_cfft\_q31 function follows:

```
const static riscv_cfft_instance_q31 *S;
  switch (length) {
    case 16:
      S = &riscv_cfft_sR_q31_len16;
      break:
    case 32:
      S = &riscv_cfft_sR_q31_len32;
      break:
    case 64:
      S = &riscv_cfft_sR_q31_len64;
      break;
    case 128:
      S = &riscv_cfft_sR_q31_len128;
      break:
    case 256:
      S = &riscv_cfft_sR_q31_len256;
      break:
    case 512:
      S = &riscv_cfft_sR_q31_len512;
      break:
    case 1024:
      S = &riscv_cfft_sR_q31_len1024;
      break:
    case 2048:
      S = \text{\&riscv\_cfft\_sR\_q31\_len2048};
      break:
    case 4096:
      S = \text{\&riscv\_cfft\_sR\_q31\_len4096};
      break:
  }
```

## **DCT Type IV Functions**

## **DCT Type IV Tables**

```
const float32_t Weights_128[256]
const float32_t cos_factors_128[128]
const float32_t Weights_512[1024]
const float32_t cos_factors_512[512]
const float32_t Weights_2048[4096]
const float32_t cos_factors_2048[2048]
const float32_t Weights_8192[16384]
const float32_t cos_factors_8192[8192]
const q31_t WeightsQ31_128[256]
const\ q31\_t\ \textbf{cos\_factorsQ31\_128}[128]
const q31_t WeightsQ31_512[1024]
const q31_t cos_factorsQ31_512[512]
const q31_t WeightsQ31_2048[4096]
const q31_t cos_factorsQ31_2048[2048]
const q31_t WeightsQ31_8192[16384]
const q31_t cos_factorsQ31_8192[8192]
group DCT4_IDCT4_Table
     end of RealFFT_Table group
```

## **Variables**

```
const float32_t Weights_128[256]
     Weights Table.
      Weights tables are generated using the formula:
      C command to generate the table
      where N is the Number of weights to be calculated and c is pi/(2*N)
      In the tables below the real and imaginary values are placed alternatively, hence the array length is 2*N.
      cosFactor tables are generated using the formula:
      C command to generate the table
      where N is the number of factors to generate and c is pi/(2*N)
const float32_t cos_factors_128[128]
const float32_t Weights_512[1024]
const float32_t cos_factors_512[512]
const float32_t Weights_2048[4096]
const float32_t cos_factors_2048[2048]
const float32_t Weights_8192[16384]
const float32_t cos_factors_8192[8192]
const q31_t WeightsQ31_128[256]
      Weights tables are generated using the formula:
      C command to generate the table
      where N is the Number of weights to be calculated and c is pi/(2*N)
      Convert the output to q31 format by multiplying with 2^31 and saturated if required.
      In the tables below the real and imaginary values are placed alternatively, hence the array length is 2*N.
      cosFactor tables are generated using the formula:
      C command to generate the table
      where N is the number of factors to generate and c is pi/(2*N)
      Then converted to q31 format by multiplying with 2<sup>31</sup> and saturated if required.
```

```
const q31_t cos_factorsQ31_128[128]

const q31_t WeightsQ31_512[1024]

const q31_t cos_factorsQ31_512[512]

const q31_t WeightsQ31_2048[4096]

const q31_t cos_factorsQ31_2048[2048]

const q31_t WeightsQ31_8192[16384]

const q31_t cos_factorsQ31_8192[8192]
```

## **DCT4 F32**

RISCV\_DSP\_ATTRIBUTE void riscv\_dct4\_f32 (const riscv\_dct4\_instance\_f32 \*S, float32\_t \*pState, float32\_t \*pInlineBuffer)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_dct4\_init\_f32 (riscv\_dct4\_instance\_f32 \*S, riscv\_rfft\_instance\_f32 \*S\_RFFT, riscv\_cfft\_radix4\_instance\_f32 \*S\_CFFT, uint16\_t N, uint16\_t Nby2, float32\_t normalize)

group DCT4F32

## **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_dct4\_f32 (const riscv\_dct4\_instance\_f32 \*S, float32\_t \*pState, float32\_t \*pInlineBuffer)

Processing function for the floating-point DCT4/IDCT4.

## Deprecated:

Do not use this function. It is using a deprecated version of the RFFT.

## **Parameters**

- S [in] points to an instance of the floating-point DCT4/IDCT4 structure
- pState [in] points to state buffer
- pInlineBuffer [inout] points to the in-place input and output buffer

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_dct4\_init\_f32 (riscv\_dct4\_instance\_f32 \*S, riscv\_rfft\_instance\_f32 \*S\_RFFT, riscv\_cfft\_radix4\_instance\_f32 \*S\_CFFT, uint16\_t N, uint16\_t Nby2, float32\_t normalize)

Initialization function for the floating-point DCT4/IDCT4.

## Deprecated:

Do not use this function. It is using a deprecated version of the RFFT.

DCT Size	Normalizing factor value
2048	0.03125
512	0.0625
128	0.125

**Normalizing factor** The normalizing factor is sqrt(2/N), which depends on the size of transform N. Floating-point normalizing factors are mentioned in the table below for different DCT sizes:

## **Parameters**

- S [inout] points to an instance of floating-point DCT4/IDCT4 structure
- S\_RFFT [in] points to an instance of floating-point RFFT/RIFFT structure
- S\_CFFT [in] points to an instance of floating-point CFFT/CIFFT structure
- N [in] length of the DCT4
- Nby2 [in] half of the length of the DCT4
- **normalize** [in] normalizing factor.

## Returns execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: N is not a supported transform length

## **DCT4 Q15**

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_dct4\_init\_q15 (riscv\_dct4\_instance\_q15 \*S, riscv\_rfft\_instance\_q15 \*S\_RFFT, riscv\_cfft\_radix4\_instance\_q15 \*S\_CFFT, uint16\_t N, uint16\_t Nby2, q15\_t normalize)

RISCV\_DSP\_ATTRIBUTE void riscv\_dct4\_q15 (const riscv\_dct4\_instance\_q15 \*S, q15\_t \*pState, q15\_t \*pInlineBuffer)

group DCT4Q15

## **Functions**

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_dct4\_init\_q15 (riscv\_dct4\_instance\_q15 \*S, riscv\_rfft\_instance\_q15 \*S\_RFFT, riscv\_cfft\_radix4\_instance\_q15 \*S\_CFFT, uint16\_t N, uint16\_t Nby2, q15\_t normalize)

Initialization function for the Q15 DCT4/IDCT4.

## Deprecated:

Do not use this function. It will be removed in future versions.

DCT Size	Normalizing factor value (hexadecimal)
2048	0x400
512	0x800
128	0x1000

**Normalizing factor** The normalizing factor is sqrt(2/N), which depends on the size of transform N. Normalizing factors in 1.15 format are mentioned in the table below for different DCT sizes:

#### **Parameters**

- S [inout] points to an instance of Q15 DCT4/IDCT4 structure
- **S\_RFFT [in]** points to an instance of Q15 RFFT/RIFFT structure
- **S\_CFFT [in]** points to an instance of Q15 CFFT/CIFFT structure
- N [in] length of the DCT4
- Nby2 [in] half of the length of the DCT4
- normalize [in] normalizing factor

## **Returns** execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: N is not a supported transform length

RISCV\_DSP\_ATTRIBUTE void riscv\_dct4\_q15 (const riscv\_dct4\_instance\_q15 \*S, q15\_t \*pState, q15\_t \*pInlineBuffer)

Processing function for the Q15 DCT4/IDCT4.

## Deprecated:

Do not use this function. It will be removed in future versions.

DCT Size	Input format	Output format	Number of bits to upscale
2048	1.15	11.5	10
512	1.15	9.7	8
128	1.15	7.9	6

**Input an output formats** Internally inputs are downscaled in the RFFT process function to avoid overflows. Number of bits downscaled, depends on the size of the transform. The input and output formats for different DCT sizes and number of bits to upscale are mentioned in the table below:

## **Parameters**

- S [in] points to an instance of the Q15 DCT4 structure.
- pState [in] points to state buffer.
- pInlineBuffer [inout] points to the in-place input and output buffer.

## **DCT4 Q31**

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_dct4\_init\_q31 (riscv\_dct4\_instance\_q31 \*S, riscv\_rfft\_instance\_q31 \*S\_RFFT, riscv\_cfft\_radix4\_instance\_q31 \*S\_CFFT, uint16\_t N, uint16\_t Nby2, q31\_t normalize)

RISCV\_DSP\_ATTRIBUTE void riscv\_dct4\_q31 (const riscv\_dct4\_instance\_q31 \*S, q31\_t \*pState, q31\_t \*pInlineBuffer)

group DCT4Q31

## **Functions**

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_dct4\_init\_q31 (riscv\_dct4\_instance\_q31 \*S, riscv\_rfft\_instance\_q31 \*S\_RFFT, riscv\_cfft\_radix4\_instance\_q31 \*S\_CFFT, uint16\_t N, uint16\_t Nby2, q31\_t normalize)

Initialization function for the Q31 DCT4/IDCT4.

## Deprecated:

Do not use this function. It will be removed in future versions.

DCT Size	Normalizing factor value (hexadecimal)
2048	0x4000000
512	0x8000000
128	0x10000000

**Normalizing factor:** The normalizing factor is sqrt(2/N), which depends on the size of transform N. Normalizing factors in 1.31 format are mentioned in the table below for different DCT sizes:

## **Parameters**

- **S [inout]** points to an instance of Q31 DCT4/IDCT4 structure.
- S\_RFFT [in] points to an instance of Q31 RFFT/RIFFT structure
- **S\_CFFT [in]** points to an instance of Q31 CFFT/CIFFT structure
- N [in] length of the DCT4.
- Nby2 [in] half of the length of the DCT4.
- normalize [in] normalizing factor.

Returns execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV MATH ARGUMENT ERROR: N is not a supported transform length

## RISCV\_DSP\_ATTRIBUTE void riscv\_dct4\_q31 (const riscv\_dct4\_instance\_q31 \*S, q31\_t \*pState, q31\_t \*pInlineBuffer)

Processing function for the Q31 DCT4/IDCT4.

## Deprecated:

Do not use this function. It will be removed in future versions.

DCT Size	Input format	Output format	Number of bits to upscale
2048	2.30	12.20	11
512	2.30	10.22	9
128	2.30	8.24	7

**Input an output formats** Input samples need to be downscaled by 1 bit to avoid saturations in the Q31 DCT process, as the conversion from DCT2 to DCT4 involves one subtraction. Internally inputs are downscaled in the RFFT process function to avoid overflows. Number of bits downscaled, depends on the size of the transform. The input and output formats for different DCT sizes and number of bits to upscale are mentioned in the table below:

## **Parameters**

- **S [in]** points to an instance of the Q31 DCT4 structure.
- pState [in] points to state buffer.
- pInlineBuffer [inout] points to the in-place input and output buffer.


## group DCT4\_IDCT4

Representation of signals by minimum number of values is important for storage and transmission. The possibility of large discontinuity between the beginning and end of a period of a signal in DFT can be avoided by extending the signal so that it is even-symmetric. Discrete Cosine Transform (DCT) is constructed such that its energy is heavily concentrated in the lower part of the spectrum and is very widely used in signal and image coding applications. The family of DCTs (DCT type- 1,2,3,4) is the outcome of different combinations of homogeneous boundary conditions. DCT has an excellent energy-packing capability, hence has many applications and in data compression in particular.

DCT is essentially the Discrete Fourier Transform(DFT) of an even-extended real signal. Reordering of the input data makes the computation of DCT just a problem of computing the DFT of a real signal with a few additional operations. This approach provides regular, simple, and very efficient DCT algorithms for practical hardware and software implementations.

DCT type-II can be implemented using Fast fourier transform (FFT) internally, as the transform is applied on real values, Real FFT can be used. DCT4 is implemented using DCT2 as their implementations are similar except with some added pre-processing and post-processing. DCT2 implementation can be described in the following steps:

- · Re-ordering input
- · Calculating Real FFT
- Multiplication of weights and Real FFT output and getting real part from the product.



This process is explained by the block diagram below:

**Algorithm** The N-point type-IV DCT is defined as a real, linear transformation by the formula:

$$X_c(k) = \sqrt{\frac{2}{N}} \sum_{n=0}^{N-1} x(n) cos \left[ \left( n + \frac{1}{2} \right) \left( k + \frac{1}{2} \right) \frac{\pi}{N} \right]$$

where k = 0, 1, 2, ..., N-1

Its inverse is defined as follows:

$$x(n) = \sqrt{\frac{2}{N}} \sum_{k=0}^{N-1} X_c(k) cos\left[\left(n + \frac{1}{2}\right)\left(k + \frac{1}{2}\right)\frac{\pi}{N}\right]$$

where n = 0, 1, 2, ..., N-1

The DCT4 matrices become involutory (i.e. they are self-inverse) by multiplying with an overall scale factor of sqrt(2/N). The symmetry of the transform matrix indicates that the fast algorithms for the forward and inverse transform computation are identical. Note that the implementation of Inverse DCT4 and DCT4 is same, hence same process function can be used for both.

**Lengths supported by the transform:** As DCT4 internally uses Real FFT, it supports all the lengths 128, 512, 2048 and 8192. The library provides separate functions for Q15, Q31, and floating-point data types.

**Instance Structure** The instances for Real FFT and FFT, cosine values table and twiddle factor table are stored in an instance data structure. A separate instance structure must be defined for each transform. There are separate instance structure declarations for each of the 3 supported data types.

**Initialization Functions** There is also an associated initialization function for each data type. The initialization function performs the following operations:

- Sets the values of the internal structure fields.
- Initializes Real FFT as its process function is used internally in DCT4, by calling riscv rfft init f32().

Use of the initialization function is optional. However, if the initialization function is used, then the instance structure cannot be placed into a const data section. To place an instance structure into a const data section, the instance structure must be manually initialized. Manually initialize the instance structure as follows: where N is the length of the DCT4; Nby2 is half of the length of the DCT4; normalize is normalizing factor used and is equal to sqrt(2/N); pTwiddle points to the twiddle factor table; pCosFactor points to the cosFactor table; pRfft points to the real FFT instance; pCfft points to the complex FFT instance; The CFFT and RFFT structures also needs to be initialized, refer to riscv\_cfft\_radix4\_f32() and riscv\_rfft\_f32() respectively for details regarding static initialization.

**Fixed-Point Behavior** Care must be taken when using the fixed-point versions of the DCT4 transform functions. In particular, the overflow and saturation behavior of the accumulator used in each function must be considered. Refer to the function specific documentation below for usage guidelines.

## **MFCC**

#### MFCC F32

```
RISCV_DSP_ATTRIBUTE void riscv_mfcc_f32 (const riscv_mfcc_instance_f32 *S, float32_t *pSrc, float32_t *pDst, float32_t *pTmp)
```

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mfcc\_init\_f32 (riscv\_mfcc\_instance\_f32 \*S, uint32\_t fftLen, uint32\_t nbMelFilters, uint32\_t nbDctOutputs, const float32\_t \*dctCoefs, const uint32\_t \*filterPos, const uint32\_t \*filterLengths, const float32\_t \*filterCoefs, const float32\_t \*windowCoefs)

MFCC\_INIT\_F32(LEN)

group MFCCF32

#### **Defines**

MFCC\_INIT\_F32(LEN)

#### **Functions**

```
RISCV_DSP_ATTRIBUTE void riscv_mfcc_f32 (const riscv_mfcc_instance_f32 *S, float32_t *pSrc, float32_t *pDst, float32_t *pTmp)

MFCC F32.
```

The temporary buffer has a 2\*fft length size when MFCC is implemented with CFFT. It has length FFT Length + 2 when implemented with RFFT (default implementation).

**Description** The number of input samples if the FFT length used when initializing the instance data structure.

The source buffer is modified by this function.

## **Parameters**

- S [in] points to the mfcc instance structure
- pSrc [in] points to the input samples
- pDst [out] points to the output MFCC values
- pTmp [inout] points to a temporary buffer of complex

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mfcc\_init\_f32 (riscv\_mfcc\_instance\_f32 \*S, uint32\_t fftLen, uint32\_t nbMelFilters, uint32\_t nbDctOutputs, const float32\_t \*dctCoefs, const uint32\_t \*filterPos, const uint32\_t \*filterLengths, const float32\_t \*filterCoefs, const float32\_t \*windowCoefs)

Generic initialization of the MFCC F32 instance structure.

window coefficients can describe (for instance) a Hamming window. The array has the same size as the FFT length.

**Description** The matrix of Mel filter coefficients is sparse. Most of the coefficients are zero. To avoid multiplying the spectrogram by those zeros, the filter is applied only to a given position in the spectrogram and on a given number of FFT bins (the filter length). It is the reason for the arrays filterPos and filterLengths.

The folder Scripts is containing a Python script which can be used to generate the filter, dct and window arrays.

This function should be used only if you don't know the FFT sizes that you'll need at build time. The use of this function will prevent the linker from removing the FFT tables that are not needed and the library code size will be bigger than needed.

If you use NMSIS-DSP as a static library, and if you know the MFCC sizes that you need at build time, then it is better to use the initialization functions defined for each MFCC size.

#### **Parameters**

- **S [out]** points to the mfcc instance structure
- fftLen [in] fft length
- nbMelFilters [in] number of Mel filters
- **nbDctOutputs** [in] number of Dct outputs
- dctCoefs [in] points to an array of DCT coefficients
- **filterPos [in]** points of the array of filter positions
- **filterLengths [in]** points to the array of filter lengths
- **filterCoefs** [in] points to the array of filter coefficients
- windowCoefs [in] points to the array of window coefficients

Returns error status

#### MFCC F16

```
RISCV_DSP_ATTRIBUTE void riscv_mfcc_f16 (const riscv_mfcc_instance_f16 *S, float16_t *pSrc, float16_t *pDst, float16_t *pTmp)
```

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mfcc\_init\_f16 (riscv\_mfcc\_instance\_f16 \*S, uint32\_t fftLen, uint32\_t nbMelFilters, uint32\_t nbDctOutputs, const float16\_t \*dctCoefs, const uint32\_t \*filterPos, const uint32\_t \*filterLengths, const float16\_t \*filterCoefs, const float16\_t \*windowCoefs)

MFCC\_INIT\_F16(LEN)

group MFCCF16

## **Defines**

MFCC\_INIT\_F16(LEN)

## **Functions**

```
RISCV_DSP_ATTRIBUTE void riscv_mfcc_f16 (const riscv_mfcc_instance_f16 *S, float16_t *pSrc, float16_t *pDst, float16_t *pTmp)
```

MFCC F16.

The temporary buffer has a 2\*fft length size when MFCC is implemented with CFFT. It has length FFT Length + 2 when implemented with RFFT (default implementation).

**Description** The number of input samples if the FFT length used when initializing the instance data structure.

The source buffer is modified by this function.

#### **Parameters**

- **S** [in] points to the mfcc instance structure
- pSrc [in] points to the input samples
- pDst [out] points to the output MFCC values
- pTmp [inout] points to a temporary buffer of complex

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mfcc\_init\_f16 (riscv\_mfcc\_instance\_f16 \*S, uint32\_t fftLen, uint32\_t nbMelFilters, uint32\_t nbDctOutputs, const float16\_t \*dctCoefs, const uint32\_t \*filterPos, const uint32\_t \*filterLengths, const float16\_t \*filterCoefs, const float16\_t \*windowCoefs)

Generic initialization of the MFCC F16 instance structure.

window coefficients can describe (for instance) a Hamming window. The array has the same size as the FFT length.

**Description** The matrix of Mel filter coefficients is sparse. Most of the coefficients are zero. To avoid multiplying the spectrogram by those zeros, the filter is applied only to a given position in the spectrogram and on a given number of FFT bins (the filter length). It is the reason for the arrays filterPos and filterLengths.

The folder Scripts is containing a Python script that can be used to generate the filter, dct and window arrays.

This function should be used only if you don't know the FFT sizes that you'll need at build time. The use of this function will prevent the linker from removing the FFT tables that are not needed and the library code size will be bigger than needed.

If you use NMSIS-DSP as a static library, and if you know the MFCC sizes that you need at build time, then it is better to use the initialization functions defined for each MFCC size.

## **Parameters**

- S [out] points to the mfcc instance structure
- **fftLen** [in] fft length
- nbMelFilters [in] number of Mel filters
- **nbDctOutputs** [in] number of Dct outputs
- dctCoefs [in] points to an array of DCT coefficients
- **filterPos [in]** points of the array of filter positions
- filterLengths [in] points to the array of filter lengths
- filterCoefs [in] points to the array of filter coefficients
- windowCoefs [in] points to the array of window coefficients

**Returns** error status

#### MFCC Q15

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mfcc\_init\_q15 (riscv\_mfcc\_instance\_q15 \*S, uint32\_t fftLen, uint32\_t nbMelFilters, uint32\_t nbDctOutputs, const q15\_t \*dctCoefs, const uint32\_t \*filterPos, const uint32\_t \*filterLengths, const q15\_t \*filterCoefs, const q15\_t \*windowCoefs)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mfcc\_q15 (const riscv\_mfcc\_instance\_q15 \*S, q15\_t \*pSrc, q15\_t \*pDst, q31\_t \*pTmp)

MFCC\_INIT\_Q15(LEN)

group MFCCQ15

## **Defines**

MFCC\_INIT\_Q15 (LEN)

## **Functions**

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mfcc\_init\_q15 (riscv\_mfcc\_instance\_q15 \*S, uint32\_t fftLen, uint32\_t nbMelFilters, uint32\_t nbDctOutputs, const q15\_t \*dctCoefs, const uint32\_t \*filterPos, const uint32\_t \*filterLengths, const q15\_t \*filterCoefs, const q15\_t \*windowCoefs)

Generic initialization of the MFCC Q15 instance structure.

window coefficients can describe (for instance) a Hamming window. The array has the same size as the FFT length.

**Description** The matrix of Mel filter coefficients is sparse. Most of the coefficients are zero. To avoid multiplying the spectrogram by those zeros, the filter is applied only to a given position in the spectrogram and on a given number of FFT bins (the filter length). It is the reason for the arrays filterPos and filterLengths.

The folder Scripts is containing a Python script which can be used to generate the filter, dct and window arrays.

This function should be used only if you don't know the FFT sizes that you'll need at build time. The use of this function will prevent the linker from removing the FFT tables that are not needed and the library code size will be bigger than needed.

If you use NMSIS-DSP as a static library, and if you know the MFCC sizes that you need at build time, then it is better to use the initialization functions defined for each MFCC size.

#### **Parameters**

- S [out] points to the mfcc instance structure
- fftLen [in] fft length
- nbMelFilters [in] number of Mel filters
- **nbDctOutputs [in]** number of Dct outputs
- dctCoefs [in] points to an array of DCT coefficients
- **filterPos [in]** points of the array of filter positions
- **filterLengths** [in] points to the array of filter lengths
- **filterCoefs** [in] points to the array of filter coefficients
- windowCoefs [in] points to the array of window coefficients

Returns error status

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mfcc\_q15 (const riscv\_mfcc\_instance\_q15 \*S, q15\_t \*pSrc, q15\_t \*pDst, q31\_t \*pTmp)

The temporary buffer has a 2\*fft length.

**Description** The number of input samples is the FFT length used when initializing the instance data structure.

The source buffer is modified by this function.

The function may saturate. If the FFT length is too big and the number of MEL filters too small then the fixed point computations may saturate.

## **Parameters**

MFCC Q15.

- **S** [in] points to the mfcc instance structure
- pSrc [in] points to the input samples in Q15
- pDst [out] points to the output MFCC values in q8.7 format
- pTmp [inout] points to a temporary buffer of complex

Returns error status

### MFCC Q31

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_mfcc_init_q31 (riscv_mfcc_instance_q31 *S, uint32_t fftLen, uint32_t nbMelFilters, uint32_t nbDctOutputs, const q31_t *dctCoefs, const uint32_t *filterPos, const uint32_t *filterLengths, const q31_t *filterCoefs, const q31_t *windowCoefs)
```

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mfcc\_q31 (const riscv\_mfcc\_instance\_q31 \*S, q31\_t \*pSrc, q31\_t \*pDst, q31\_t \*pTmp)

MFCC\_INIT\_Q31(LEN)

group MFCCQ31

### **Defines**

MFCC\_INIT\_Q31(LEN)

### **Functions**

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mfcc\_init\_q31 (riscv\_mfcc\_instance\_q31 \*S, uint32\_t fftLen, uint32\_t nbMelFilters, uint32\_t nbDctOutputs, const q31\_t \*dctCoefs, const uint32\_t \*filterPos, const uint32\_t \*filterLengths, const q31\_t \*filterCoefs, const q31\_t \*windowCoefs)

Generic initialization of the MFCC Q31 instance structure.

window coefficients can describe (for instance) a Hamming window. The array has the same size as the FFT length.

**Description** The matrix of Mel filter coefficients is sparse. Most of the coefficients are zero. To avoid multiplying the spectrogram by those zeros, the filter is applied only to a given position in the spectrogram and on a given number of FFT bins (the filter length). It is the reason for the arrays filterPos and filterLengths.

The folder Scripts is containing a Python script which can be used to generate the filter, dct and window arrays.

This function should be used only if you don't know the FFT sizes that you'll need at build time. The use of this function will prevent the linker from removing the FFT tables that are not needed and the library code size will be bigger than needed.

If you use NMSIS-DSP as a static library, and if you know the MFCC sizes that you need at build time, then it is better to use the initialization functions defined for each MFCC size.

### **Parameters**

- S [out] points to the mfcc instance structure
- **fftLen** [in] fft length
- nbMelFilters [in] number of Mel filters
- **nbDctOutputs** [in] number of Dct outputs

- dctCoefs [in] points to an array of DCT coefficients
- **filterPos [in]** points of the array of filter positions
- **filterLengths** [in] points to the array of filter lengths
- **filterCoefs [in]** points to the array of filter coefficients
- windowCoefs [in] points to the array of window coefficients

**Returns** error status

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_mfcc\_q31 (const riscv\_mfcc\_instance\_q31 \*S, q31\_t \*pSrc, q31\_t \*pDst, q31\_t \*pTmp)

MFCC O31.

The temporary buffer has a 2\*fft length.

**Description** The number of input samples is the FFT length used when initializing the instance data structure.

The source buffer is modified by this function.

The function may saturate. If the FFT length is too big and the number of MEL filters too small then the fixed point computations may saturate.

### **Parameters**

- **S** [in] points to the mfcc instance structure
- pSrc [in] points to the input samples in Q31
- pDst [out] points to the output MFCC values in q8.23 format
- pTmp [inout] points to a temporary buffer of complex

Returns error status

### group MFCC

MFCC Transform.

There are separate functions for floating-point, Q15, and Q31 data types.

### **Real FFT Functions**

### **Real FFT F16 Functions**

```
RISCV_DSP_ATTRIBUTE void riscv_rfft_fast_f16 (const riscv_rfft_fast_instance_f16 *S, float16_t *p, float16_t *p0ut, uint8_t ifftFlag)

RISCV_DSP_ATTRIBUTE riscv_status riscv_rfft_fast_init_32_f16 (riscv_rfft_fast_instance_f16 *S)

RISCV_DSP_ATTRIBUTE riscv_status riscv_rfft_fast_init_64_f16 (riscv_rfft_fast_instance_f16 *S)

RISCV_DSP_ATTRIBUTE riscv_status riscv_rfft_fast_init_128_f16 (riscv_rfft_fast_instance_f16 *S)
```

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_rfft_fast_init_256_f16 (riscv_rfft_fast_instance_f16 *S)

RISCV_DSP_ATTRIBUTE riscv_status riscv_rfft_fast_init_512_f16 (riscv_rfft_fast_instance_f16 *S)

RISCV_DSP_ATTRIBUTE riscv_status riscv_rfft_fast_init_1024_f16 (riscv_rfft_fast_instance_f16 *S)

RISCV_DSP_ATTRIBUTE riscv_status riscv_rfft_fast_init_2048_f16 (riscv_rfft_fast_instance_f16 *S)

RISCV_DSP_ATTRIBUTE riscv_status riscv_rfft_fast_init_4096_f16 (riscv_rfft_fast_instance_f16 *S)

RISCV_DSP_ATTRIBUTE riscv_status riscv_rfft_fast_init_f16 (riscv_rfft_fast_instance_f16 *S, uint16_t fftLen)
```

### group RealFFTF16

### **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_rfft\_fast\_f16 (const riscv\_rfft\_fast\_instance\_f16 \*S, float16\_t \*p, float16\_t \*pOut, uint8\_t ifftFlag)

Processing function for the floating-point real FFT.

### **Parameters**

- **S [in]** points to an riscv\_rfft\_fast\_instance\_f16 structure
- **p [in]** points to input buffer (Source buffer is modified by this function.)
- pOut [in] points to output buffer
- ifftFlag [in]
  - value = 0: RFFT
  - value = 1: RIFFT

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_32\_f16 (riscv\_rfft\_fast\_instance\_f16 \*S)

Initialization function for the 32pt floating-point real FFT.

Parameters S – [inout] points to an riscv\_rfft\_fast\_instance\_f16 structure

Returns execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: an error is detected

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_64\_f16 (riscv\_rfft\_fast\_instance\_f16 \*S)

Initialization function for the 64pt floating-point real FFT.

**Parameters S** – [inout] points to an riscv\_rfft\_fast\_instance\_f16 structure

Returns execution status

• RISCV\_MATH\_SUCCESS: Operation successful

RISCV MATH ARGUMENT ERROR: an error is detected

## RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_128\_f16 (riscv\_rfft\_fast\_instance\_f16 \*S)

Initialization function for the 128pt floating-point real FFT.

**Parameters S** – [inout] points to an riscv\_rfft\_fast\_instance\_f16 structure

Returns execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: an error is detected

## RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_256\_f16 (riscv\_rfft\_fast\_instance\_f16 \*S)

Initialization function for the 256pt floating-point real FFT.

**Parameters S** – [inout] points to an riscv\_rfft\_fast\_instance\_f16 structure

**Returns** execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: an error is detected

## RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_512\_f16 (riscv\_rfft\_fast\_instance\_f16 \*S)

Initialization function for the 512pt floating-point real FFT.

Parameters S – [inout] points to an riscv\_rfft\_fast\_instance\_f16 structure

Returns execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: an error is detected

### RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_1024\_f16 (riscv\_rfft\_fast\_instance\_f16 \*S)

Initialization function for the 1024pt floating-point real FFT.

Parameters S – [inout] points to an riscv\_rfft\_fast\_instance\_f16 structure

Returns execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

### RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_2048\_f16 (riscv\_rfft\_fast\_instance\_f16 \*S)

Initialization function for the 2048pt floating-point real FFT.

Parameters S – [inout] points to an riscv\_rfft\_fast\_instance\_f16 structure

Returns execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

### RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_4096\_f16 (riscv\_rfft\_fast\_instance\_f16 \*S)

Initialization function for the 4096pt floating-point real FFT.

Parameters S – [inout] points to an riscv\_rfft\_fast\_instance\_f16 structure

### **Returns** execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_f16 (riscv\_rfft\_fast\_instance\_f16 \*S, uint16\_t fftLen)

Generic initialization function for the floating-point real FFT.

**Description** The parameter fftLen specifies the length of RFFT/CIFFT process. Supported FFT Lengths are 32, 64, 128, 256, 512, 1024, 2048, 4096.

This Function also initializes Twiddle factor table pointer and Bit reversal table pointer.

This function should be used only if you don't know the FFT sizes that you'll need at build time. The use of this function will prevent the linker from removing the FFT tables that are not needed and the library code size will be bigger than needed.

If you use NMSIS-DSP as a static library, and if you know the FFT sizes that you need at build time, then it is better to use the initialization functions defined for each FFT size.

### **Parameters**

- **S [inout]** points to an riscv\_rfft\_fast\_instance\_f16 structure
- **fftLen [in]** length of the Real Sequence

### **Returns** execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: fftLen is not a supported length

### **Real FFT F64 Functions**

```
RISCV_DSP_ATTRIBUTE void riscv_rfft_fast_f64 (riscv_rfft_fast_instance_f64 *S, float64_t *p, float64_t *pout, uint8_t ifftFlag)

RISCV_DSP_ATTRIBUTE riscv_status riscv_rfft_fast_init_32_f64 (riscv_rfft_fast_instance_f64 *S)

RISCV_DSP_ATTRIBUTE riscv_status riscv_rfft_fast_init_64_f64 (riscv_rfft_fast_instance_f64 *S)

RISCV_DSP_ATTRIBUTE riscv_status riscv_rfft_fast_init_128_f64 (riscv_rfft_fast_instance_f64 *S)

RISCV_DSP_ATTRIBUTE riscv_status riscv_rfft_fast_init_256_f64 (riscv_rfft_fast_instance_f64 *S)

RISCV_DSP_ATTRIBUTE riscv_status riscv_rfft_fast_init_512_f64 (riscv_rfft_fast_instance_f64 *S)

RISCV_DSP_ATTRIBUTE riscv_status riscv_rfft_fast_init_512_f64 (riscv_rfft_fast_instance_f64 *S)

RISCV_DSP_ATTRIBUTE riscv_status riscv_rfft_fast_init_1024_f64 (riscv_rfft_fast_instance_f64 *S)
```

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_2048\_f64 (riscv\_rfft\_fast\_instance\_f64 \*S)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_4096\_f64 (riscv\_rfft\_fast\_instance\_f64 \*S)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_f64 (riscv\_rfft\_fast\_instance\_f64 \*S, uint16\_t fftLen)

group RealFFTF64

### **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_rfft\_fast\_f64 (riscv\_rfft\_fast\_instance\_f64 \*S, float64\_t \*p, float64\_t \*pOut, uint8\_t ifftFlag)

Processing function for the Double Precision floating-point real FFT.

### **Parameters**

- S [in] points to an riscv\_rfft\_fast\_instance\_f64 structure
- **p** [in] points to input buffer (Source buffer is modified by this function.)
- **pOut** [in] points to output buffer
- ifftFlag [in]
  - value = 0: RFFT
  - value = 1: RIFFT

### RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_32\_f64 (riscv\_rfft\_fast\_instance\_f64 \*S)

Initialization function for the 32pt double precision floating-point real FFT.

**Parameters S** – [inout] points to an riscv\_rfft\_fast\_instance\_f64 structure

**Returns** execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

### RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_64\_f64 (riscv\_rfft\_fast\_instance\_f64 \*S)

Initialization function for the 64pt Double Precision floating-point real FFT.

Parameters S – [inout] points to an riscv\_rfft\_fast\_instance\_f64 structure

Returns execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

### RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_128\_f64 (riscv\_rfft\_fast\_instance\_f64 \*S)

Initialization function for the 128pt Double Precision floating-point real FFT.

Parameters S – [inout] points to an riscv\_rfft\_fast\_instance\_f64 structure

Returns execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

## RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_256\_f64 (riscv\_rfft\_fast\_instance\_f64 \*S)

Initialization function for the 256pt Double Precision floating-point real FFT.

Parameters S – [inout] points to an riscv\_rfft\_fast\_instance\_f64 structure

Returns execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: an error is detected

### RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_512\_f64 (riscv\_rfft\_fast\_instance\_f64 \*S)

Initialization function for the 512pt Double Precision floating-point real FFT.

Parameters S – [inout] points to an riscv\_rfft\_fast\_instance\_f64 structure

**Returns** execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

### RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_1024\_f64 (riscv\_rfft\_fast\_instance\_f64 \*S)

Initialization function for the 1024pt Double Precision floating-point real FFT.

Parameters S – [inout] points to an riscv\_rfft\_fast\_instance\_f64 structure

**Returns** execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

### RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_2048\_f64 (riscv\_rfft\_fast\_instance\_f64 \*S)

Initialization function for the 2048pt Double Precision floating-point real FFT.

**Parameters S** – [inout] points to an riscv\_rfft\_fast\_instance\_f64 structure

Returns execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

### RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_4096\_f64 (riscv\_rfft\_fast\_instance\_f64 \*S)

Initialization function for the 4096pt Double Precision floating-point real FFT.

Parameters S – [inout] points to an riscv\_rfft\_fast\_instance\_f64 structure

Returns execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_f64 (riscv\_rfft\_fast\_instance\_f64 \*S, uint16\_t fftLen)

Generic initialization function for the Double Precision floating-point real FFT.

**Description** The parameter fftLen specifies the length of RFFT/CIFFT process. Supported FFT Lengths are 32, 64, 128, 256, 512, 1024, 2048, 4096.

This Function also initializes Twiddle factor table pointer and Bit reversal table pointer.

This function should be used only if you don't know the FFT sizes that you'll need at build time. The use of this function will prevent the linker from removing the FFT tables that are not needed and the library code size will be bigger than needed.

If you use NMSIS-DSP as a library, and if you know the FFT sizes that you need at build time, then it is better to use the initialization functions defined for each FFT size.

### **Parameters**

- S [inout] points to an riscv rfft fast instance f64 structure
- **fftLen** [in] length of the Real Sequence

### Returns execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: fftLen is not a supported length

### **Real FFT Q15 Functions**

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_init\_q15 (riscv\_rfft\_instance\_q15 \*S, uint32\_t fftLenReal, uint32\_t ifftFlagR, uint32\_t bitReverseFlag)

RISCV\_DSP\_ATTRIBUTE void riscv\_rfft\_q15 (const riscv\_rfft\_instance\_q15 \*S, q15\_t \*pSrc, q15\_t \*pDst)

RFFTINIT\_Q15 (LEN, CFFTLEN, TWIDMOD)

group RealFFTQ15

### **Defines**

RFFTINIT\_Q15 (LEN, CFFTLEN, TWIDMOD)

### **Functions**

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_init\_q15 (riscv\_rfft\_instance\_q15 \*S, uint32\_t fftLenReal, uint32\_t ifftFlagR, uint32\_t bitReverseFlag)

Initialization function for the 8192 pt Q15 real FFT.

Initialization function for the 4096 pt Q15 real FFT.

Initialization function for the 2048 pt Q15 real FFT.

Initialization function for the 1024 pt Q15 real FFT.

Initialization function for the 512 pt Q15 real FFT.

Initialization function for the 256 pt Q15 real FFT.

Initialization function for the 128 pt Q15 real FFT.

Initialization function for the 64 pt Q15 real FFT.

Initialization function for the 32 pt Q15 real FFT.

Generic initialization function for the Q15 RFFT/RIFFT.

The parameter ifftFlagR controls whether a forward or inverse transform is computed. Set(=1) ifftFlagR to calculate RIFFT, otherwise RFFT is calculated.

The parameter bitReverseFlag controls whether output is in normal order or bit reversed order. Set(=1) bitReverseFlag for output to be in normal order otherwise output is in bit reversed order.

This function also initializes Twiddle factor table.

The parameter ifftFlagR controls whether a forward or inverse transform is computed. Set(=1) ifftFlagR to calculate RIFFT, otherwise RFFT is calculated.

The parameter bitReverseFlag controls whether output is in normal order or bit reversed order. Set(=1) bitReverseFlag for output to be in normal order otherwise output is in bit reversed order.

This function also initializes Twiddle factor table.

The parameter ifftFlagR controls whether a forward or inverse transform is computed. Set(=1) ifftFlagR to calculate RIFFT, otherwise RFFT is calculated.

The parameter bitReverseFlag controls whether output is in normal order or bit reversed order. Set(=1) bitReverseFlag for output to be in normal order otherwise output is in bit reversed order.

This function also initializes Twiddle factor table.

The parameter ifftFlagR controls whether a forward or inverse transform is computed. Set(=1) ifftFlagR to calculate RIFFT, otherwise RFFT is calculated.

The parameter bitReverseFlag controls whether output is in normal order or bit reversed order. Set(=1) bitReverseFlag for output to be in normal order otherwise output is in bit reversed order.

This function also initializes Twiddle factor table.

The parameter ifftFlagR controls whether a forward or inverse transform is computed. Set(=1) ifftFlagR to calculate RIFFT, otherwise RFFT is calculated.

The parameter bitReverseFlag controls whether output is in normal order or bit reversed order. Set(=1) bitReverseFlag for output to be in normal order otherwise output is in bit reversed order.

This function also initializes Twiddle factor table.

The parameter ifftFlagR controls whether a forward or inverse transform is computed. Set(=1) ifftFlagR to calculate RIFFT, otherwise RFFT is calculated.

The parameter bitReverseFlag controls whether output is in normal order or bit reversed order. Set(=1) bitReverseFlag for output to be in normal order otherwise output is in bit reversed order.

This function also initializes Twiddle factor table.

The parameter ifftFlagR controls whether a forward or inverse transform is computed. Set(=1) ifftFlagR to calculate RIFFT, otherwise RFFT is calculated.

The parameter bitReverseFlag controls whether output is in normal order or bit reversed order. Set(=1) bitReverseFlag for output to be in normal order otherwise output is in bit reversed order.

This function also initializes Twiddle factor table.

The parameter ifftFlagR controls whether a forward or inverse transform is computed. Set(=1) ifftFlagR to calculate RIFFT, otherwise RFFT is calculated.

The parameter bitReverseFlag controls whether output is in normal order or bit reversed order. Set(=1) bitReverseFlag for output to be in normal order otherwise output is in bit reversed order.

This function also initializes Twiddle factor table.

The parameter ifftFlagR controls whether a forward or inverse transform is computed. Set(=1) ifftFlagR to calculate RIFFT, otherwise RFFT is calculated.

The parameter bitReverseFlag controls whether output is in normal order or bit reversed order. Set(=1) bitReverseFlag for output to be in normal order otherwise output is in bit reversed order.

This function also initializes Twiddle factor table.

**Details** The parameter fftLenReal specifies length of RFFT/RIFFT Process. Supported FFT Lengths are 32, 64, 128, 256, 512, 1024, 2048, 4096, 8192.

The parameter ifftFlagR controls whether a forward or inverse transform is computed. Set(=1) ifftFlagR to calculate RIFFT, otherwise RFFT is calculated.

The parameter bitReverseFlag controls whether output is in normal order or bit reversed order. Set(=1) bitReverseFlag for output to be in normal order otherwise output is in bit reversed order.

This function also initializes Twiddle factor table.

This function should be used only if you don't know the FFT sizes that you'll need at build time. The use of this function will prevent the linker from removing the FFT tables that are not needed and the library code size will be bigger than needed.

If you use NMSIS-DSP as a static library, and if you know the FFT sizes that you need at build time, then it is better to use the initialization functions defined for each FFT size.

### **Parameters**

- S [inout] points to an instance of the Q15 RFFT/RIFFT structure
- ifftFlagR [in] flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- bitReverseFlag [in] flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output

- S [inout] points to an instance of the Q15 RFFT/RIFFT structure
- ifftFlagR [in] flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- bitReverseFlag [in] flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output
- S [inout] points to an instance of the Q15 RFFT/RIFFT structure
- ifftFlagR [in] flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- bitReverseFlag [in] flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output
- S [inout] points to an instance of the Q15 RFFT/RIFFT structure
- ifftFlagR [in] flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- bitReverseFlag [in] flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output
- S [inout] points to an instance of the Q15 RFFT/RIFFT structure
- ifftFlagR [in] flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- bitReverseFlag [in] flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output
- S [inout] points to an instance of the Q15 RFFT/RIFFT structure
- ifftFlagR [in] flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- bitReverseFlag [in] flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output
- S [inout] points to an instance of the Q15 RFFT/RIFFT structure

- ifftFlagR [in] flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- bitReverseFlag [in] flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output
- S [inout] points to an instance of the Q15 RFFT/RIFFT structure
- ifftFlagR [in] flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- bitReverseFlag [in] flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output
- **S [inout]** points to an instance of the Q15 RFFT/RIFFT structure
- ifftFlagR [in] flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- bitReverseFlag [in] flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output
- **S** [inout] points to an instance of the Q15 RFFT/RIFFT structure
- **fftLenReal** [in] length of the FFT
- ifftFlagR [in] flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- bitReverseFlag [in] flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output

### Returns execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: fftLenReal is not a supported length

### Returns execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: fftLenReal is not a supported length

### Returns execution status

• RISCV\_MATH\_SUCCESS: Operation successful

RISCV\_MATH\_ARGUMENT\_ERROR: fftLenReal is not a supported length

### **Returns** execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: fftLenReal is not a supported length

### **Returns** execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: fftLenReal is not a supported length

### Returns execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: fftLenReal is not a supported length

### Returns execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: fftLenReal is not a supported length

### Returns execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: fftLenReal is not a supported length

### Returns execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: fftLenReal is not a supported length

### **Returns** execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: fftLenReal is not a supported length

## RISCV\_DSP\_ATTRIBUTE void riscv\_rfft\_q15 (const riscv\_rfft\_instance\_q15 \*S, q15\_t \*pSrc, q15\_t \*pDst)

Processing function for the Q15 RFFT/RIFFT.

RFFT Size	Input Format	Output Format	Number of bits to upscale
32	1.15	6.10	5
64	1.15	7.9	6
128	1.15	8.8	7
256	1.15	9.7	8
512	1.15	10.6	9
1024	1.15	11.5	10
2048	1.15	12.4	11
4096	1.15	13.3	12
8192	1.15	14.2	13

**Input an output formats** Internally input is downscaled by 2 for every stage to avoid saturations inside CFFT/CIFFT process. Hence the output format is different for different RFFT sizes. The input and

output formats for different RFFT sizes and number of bits to upscale are mentioned in the tables below for RFFT and RIFFT:

### Input and Output formats for RFFT Q15

RIFFT Size	Input Format	Output Format	Number of bits to upscale
32	1.15	6.10	0
64	1.15	7.9	0
128	1.15	8.8	0
256	1.15	9.7	0
512	1.15	10.6	0
1024	1.15	11.5	0
2048	1.15	12.4	0
4096	1.15	13.3	0
8192	1.15	14.2	0

### Input and Output formats for RIFFT Q15

If the input buffer is of length N (fftLenReal), the output buffer must have length 2N since it is containing the conjugate part. The input buffer is modified by this function.

For the RIFFT, the source buffer must have length N+2 since the Nyquist frequency value is needed but conjugate part is ignored. It is not using the packing trick of the float version.

### **Parameters**

- S [in] points to an instance of the Q15 RFFT/RIFFT structure
- pSrc [in] points to input buffer (Source buffer is modified by this function.)
- pDst [out] points to output buffer

### **Real FFT Q31 Functions**

```
RISCV_DSP_ATTRIBUTE riscv_status riscv_rfft_init_q31 (riscv_rfft_instance_q31 *S, uint32_t fftLenReal, uint32_t ifftFlagR, uint32_t bitReverseFlag)
```

RISCV\_DSP\_ATTRIBUTE void riscv\_rfft\_q31 (const riscv\_rfft\_instance\_q31 \*S, q31\_t \*pSrc, q31\_t \*pDst)

RFFTINIT\_Q31(LEN, CFFTLEN, TWIDMOD)

group RealFFTQ31

### **Defines**

RFFTINIT\_Q31(LEN, CFFTLEN, TWIDMOD)

### **Functions**

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_init\_q31 (riscv\_rfft\_instance\_q31 \*S, uint32\_t fftLenReal, uint32\_t ifftFlagR, uint32\_t bitReverseFlag)

Initialization function for the 8192 pt Q31 real FFT.

Initialization function for the 4096 pt Q31 real FFT.

Initialization function for the 2048 pt Q31 real FFT.

Initialization function for the 1024 pt Q31 real FFT.

Initialization function for the 512 pt Q31 real FFT.

Initialization function for the 256 pt Q31 real FFT.

Initialization function for the 128 pt Q31 real FFT.

Initialization function for the 64 pt Q31 real FFT.

Initialization function for the 32 pt Q31 real FFT.

Generic initialization function for the Q31 RFFT/RIFFT.

The parameter ifftFlagR controls whether a forward or inverse transform is computed. Set(=1) ifftFlagR to calculate RIFFT, otherwise RFFT is calculated.

The parameter bitReverseFlag controls whether output is in normal order or bit reversed order. Set(=1) bitReverseFlag for output to be in normal order otherwise output is in bit reversed order.

This function also initializes Twiddle factor table.

The parameter ifftFlagR controls whether a forward or inverse transform is computed. Set(=1) ifftFlagR to calculate RIFFT, otherwise RFFT is calculated.

The parameter bitReverseFlag controls whether output is in normal order or bit reversed order. Set(=1) bitReverseFlag for output to be in normal order otherwise output is in bit reversed order.

This function also initializes Twiddle factor table.

The parameter ifftFlagR controls whether a forward or inverse transform is computed. Set(=1) ifftFlagR to calculate RIFFT, otherwise RFFT is calculated.

The parameter bitReverseFlag controls whether output is in normal order or bit reversed order. Set(=1) bitReverseFlag for output to be in normal order otherwise output is in bit reversed order.

This function also initializes Twiddle factor table.

The parameter ifftFlagR controls whether a forward or inverse transform is computed. Set(=1) ifftFlagR to calculate RIFFT, otherwise RFFT is calculated.

The parameter bitReverseFlag controls whether output is in normal order or bit reversed order. Set(=1) bitReverseFlag for output to be in normal order otherwise output is in bit reversed order.

This function also initializes Twiddle factor table.

The parameter ifftFlagR controls whether a forward or inverse transform is computed. Set(=1) ifftFlagR to calculate RIFFT, otherwise RFFT is calculated.

The parameter bitReverseFlag controls whether output is in normal order or bit reversed order. Set(=1) bitReverseFlag for output to be in normal order otherwise output is in bit reversed order.

This function also initializes Twiddle factor table.

The parameter ifftFlagR controls whether a forward or inverse transform is computed. Set(=1) ifftFlagR to calculate RIFFT, otherwise RFFT is calculated.

The parameter bitReverseFlag controls whether output is in normal order or bit reversed order. Set(=1) bitReverseFlag for output to be in normal order otherwise output is in bit reversed order.

This function also initializes Twiddle factor table.

The parameter ifftFlagR controls whether a forward or inverse transform is computed. Set(=1) ifftFlagR to calculate RIFFT, otherwise RFFT is calculated.

The parameter bitReverseFlag controls whether output is in normal order or bit reversed order. Set(=1) bitReverseFlag for output to be in normal order otherwise output is in bit reversed order.

This function also initializes Twiddle factor table.

The parameter ifftFlagR controls whether a forward or inverse transform is computed. Set(=1) ifftFlagR to calculate RIFFT, otherwise RFFT is calculated.

The parameter bitReverseFlag controls whether output is in normal order or bit reversed order. Set(=1) bitReverseFlag for output to be in normal order otherwise output is in bit reversed order.

This function also initializes Twiddle factor table.

The parameter ifftFlagR controls whether a forward or inverse transform is computed. Set(=1) ifftFlagR to calculate RIFFT, otherwise RFFT is calculated.

The parameter bitReverseFlag controls whether output is in normal order or bit reversed order. Set(=1) bitReverseFlag for output to be in normal order otherwise output is in bit reversed order.

This function also initializes Twiddle factor table.

**Details** The parameter fftLenReal specifies length of RFFT/RIFFT Process. Supported FFT Lengths are 32, 64, 128, 256, 512, 1024, 2048, 4096, 8192.

The parameter ifftFlagR controls whether a forward or inverse transform is computed. Set(=1) ifftFlagR to calculate RIFFT, otherwise RFFT is calculated.

The parameter bitReverseFlag controls whether output is in normal order or bit reversed order. Set(=1) bitReverseFlag for output to be in normal order otherwise output is in bit reversed order.

This function also initializes Twiddle factor table.

This function should be used only if you don't know the FFT sizes that you'll need at build time. The use of this function will prevent the linker from removing the FFT tables that are not needed and the library code size will be bigger than needed.

If you use NMSIS-DSP as a static library, and if you know the FFT sizes that you need at build time, then it is better to use the initialization functions defined for each FFT size.

### **Parameters**

- **S** [inout] points to an instance of the Q31 RFFT/RIFFT structure
- ifftFlagR [in] flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- bitReverseFlag [in] flag that enables / disables bit reversal of output

- value = 0: disables bit reversal of output
- value = 1: enables bit reversal of output
- S [inout] points to an instance of the Q31 RFFT/RIFFT structure
- ifftFlagR [in] flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- bitReverseFlag [in] flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output
- S [inout] points to an instance of the Q31 RFFT/RIFFT structure
- ifftFlagR [in] flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- bitReverseFlag [in] flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output
- S [inout] points to an instance of the Q31 RFFT/RIFFT structure
- ifftFlagR [in] flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- bitReverseFlag [in] flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output
- S [inout] points to an instance of the Q31 RFFT/RIFFT structure
- ifftFlagR [in] flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- bitReverseFlag [in] flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output
- S [inout] points to an instance of the Q31 RFFT/RIFFT structure
- ifftFlagR [in] flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- bitReverseFlag [in] flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output

- value = 1: enables bit reversal of output
- S [inout] points to an instance of the Q31 RFFT/RIFFT structure
- ifftFlagR [in] flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- bitReverseFlag [in] flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output
- S [inout] points to an instance of the Q31 RFFT/RIFFT structure
- ifftFlagR [in] flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- bitReverseFlag [in] flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output
- **S [inout]** points to an instance of the Q31 RFFT/RIFFT structure
- ifftFlagR [in] flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- bitReverseFlag [in] flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output
- S [inout] points to an instance of the Q31 RFFT/RIFFT structure
- **fftLenReal** [in] length of the FFT
- ifftFlagR [in] flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- bitReverseFlag [in] flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output

### Returns execution status

- $\bullet \ RISCV\_MATH\_SUCCESS: Operation \ successful$
- RISCV\_MATH\_ARGUMENT\_ERROR: fftLenReal is not a supported length

### Returns execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: fftLenReal is not a supported length

### **Returns** execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: fftLenReal is not a supported length

### Returns execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: fftLenReal is not a supported length

### Returns execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: fftLenReal is not a supported length

### **Returns** execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: fftLenReal is not a supported length

### **Returns** execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: fftLenReal is not a supported length

### Returns execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: fftLenReal is not a supported length

### Returns execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: fftLenReal is not a supported length

### Returns execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: fftLenReal is not a supported length

## RISCV\_DSP\_ATTRIBUTE void riscv\_rfft\_q31 (const riscv\_rfft\_instance\_q31 \*S, q31\_t \*pSrc, q31\_t \*pDst)

Processing function for the Q31 RFFT/RIFFT.

RFFT Size	Input Format	Output Format	Number of bits to upscale
32	1.31	6.26	5
64	1.31	7.25	6
128	1.31	8.24	7
256	1.31	9.23	8
512	1.31	10.22	9
1024	1.31	11.21	10
2048	1.31	12.20	11
4096	1.31	13.19	12
8192	1.31	14.18	13

**Input an output formats** Internally input is downscaled by 2 for every stage to avoid saturations inside CFFT/CIFFT process. Hence the output format is different for different RFFT sizes. The input and output formats for different RFFT sizes and number of bits to upscale are mentioned in the tables below for RFFT and RIFFT:

### Input and Output formats for RFFT Q31

RIFFT Size	Input Format	Output Format	Number of bits to upscale
32	1.31	6.26	0
64	1.31	7.25	0
128	1.31	8.24	0
256	1.31	9.23	0
512	1.31	10.22	0
1024	1.31	11.21	0
2048	1.31	12.20	0
4096	1.31	13.19	0
8192	1.31	14.18	0

### Input and Output formats for RIFFT Q31

If the input buffer is of length N (fftLenReal), the output buffer must have length 2N since it is containing the conjugate part. The input buffer is modified by this function.

For the RIFFT, the source buffer must have length N+2 since the Nyquist frequency value is needed but conjugate part is ignored. It is not using the packing trick of the float version.

### **Parameters**

- S [in] points to an instance of the Q31 RFFT/RIFFT structure
- pSrc [in] points to input buffer (Source buffer is modified by this function)
- pDst [out] points to output buffer

### **Real FFT Tables**

```
const float32_t realCoefA[8192]

const float32_t realCoefB[8192]

const q31_t realCoefAQ31[8192]

const q31_t realCoefBQ31[8192]

const q15_t __ALIGNED (4)

group RealFFT_Table
```

### **Functions**

```
const q15_t __ALIGNED (4)
     Weights Table.
     Q15 table for reciprocal.
     end of DCT4_IDCT4_Table group
      Generation fixed-point realCoefAQ15 array in Q15 format:
      n = 4096
      Convert to fixed point Q15 format round(pATable[i] * pow(2, 15))
      Generation of real_CoefB array:
      n = 4096
      Convert to fixed point Q15 format round(pBTable[i] * pow(2, 15))
      Weights tables are generated using the formula:
      C command to generate the table
      where N is the Number of weights to be calculated and c is pi/(2*N)
      Converted the output to q15 format by multiplying with 2^31 and saturated if required.
      In the tables below the real and imaginary values are placed alternatively, hence the array length is 2*N.
      cosFactor tables are generated using the formula:
      C command to generate the table
      where N is the number of factors to generate and c is pi/(2*N)
      Then converted to q15 format by multiplying with 2^31 and saturated if required.
```

### **Variables**

```
const float32_t realCoefA[8192]

Generation of realCoefA array:

n = 4096

const float32_t realCoefB[8192]

Generation of realCoefB array:

n = 4096

const q31_t realCoefAQ31[8192]

Generation fixed-point realCoefAQ31 array in Q31 format:

n = 4096

Convert to fixed point Q31 format round(pATable[i] * pow(2, 31))
```

### const q31\_t realCoefBQ31[8192]

Generation of realCoefBQ31 array:

n = 4096

Convert to fixed point Q31 format round(pBTable[i] \* pow(2, 31))

### **Real FFT F32 Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_rfft\_fast\_f32 (const riscv\_rfft\_fast\_instance\_f32 \*S,
float32\_t \*p, float32\_t \*pOut, uint8\_t ifftFlag)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_32\_f32 (riscv\_rfft\_fast\_instance\_f32 \*S)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_64\_f32 (riscv\_rfft\_fast\_instance\_f32 \*S)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_128\_f32 (riscv\_rfft\_fast\_instance\_f32 \*S)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_256\_f32 (riscv\_rfft\_fast\_instance\_f32 \*S)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_512\_f32 (riscv\_rfft\_fast\_instance\_f32 \*S)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_1024\_f32 (riscv\_rfft\_fast\_instance\_f32 \*S)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_2048\_f32 (riscv\_rfft\_fast\_instance\_f32 \*S)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_4096\_f32 (riscv\_rfft\_fast\_instance\_f32 \*S)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_f32 (riscv\_rfft\_fast\_instance\_f32 \*S, uint16\_t fftLen)

group RealFFTF32

### **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_rfft\_fast\_f32 (const riscv\_rfft\_fast\_instance\_f32 \*S, float32\_t \*p, float32\_t \*pOut, uint8\_t ifftFlag)

Processing function for the floating-point real FFT.

### **Parameters**

- S [in] points to an riscv\_rfft\_fast\_instance\_f32 structure
- **p** [in] points to input buffer (Source buffer is modified by this function.)
- pOut [in] points to output buffer

- ifftFlag [in]
  - value = 0: RFFT
  - value = 1: RIFFT

# RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_32\_f32 (riscv\_rfft\_fast\_instance\_f32 \*S) Initialization function for the 32pt floating-point real FFT.

Parameters S – [inout] points to an riscv\_rfft\_fast\_instance\_f32 structure

Returns execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

# RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_64\_f32 (riscv\_rfft\_fast\_instance\_f32 \*S) Initialization function for the 64pt floating-point real FFT.

Parameters S – [inout] points to an riscv\_rfft\_fast\_instance\_f32 structure

Returns execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

# RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_128\_f32 (riscv\_rfft\_fast\_instance\_f32 \*S) Initialization function for the 128pt floating-point real FFT.

**Parameters S** – [inout] points to an riscv\_rfft\_fast\_instance\_f32 structure

**Returns** execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

# RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_256\_f32 (riscv\_rfft\_fast\_instance\_f32 \*S) Initialization function for the 256pt floating-point real FFT.

**Parameters S** – [inout] points to an riscv\_rfft\_fast\_instance\_f32 structure

Returns execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

# RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_512\_f32 (riscv\_rfft\_fast\_instance\_f32 \*S) Initialization function for the 512pt floating-point real FFT.

**Parameters S** – [inout] points to an riscv\_rfft\_fast\_instance\_f32 structure

**Returns** execution status

- RISCV MATH SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR : an error is detected

### RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_1024\_f32 (riscv\_rfft\_fast\_instance\_f32 \*S)

Initialization function for the 1024pt floating-point real FFT.

**Parameters S** – [inout] points to an riscv\_rfft\_fast\_instance\_f32 structure

**Returns** execution status

- RISCV\_MATH\_SUCCESS : Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: an error is detected

## RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_2048\_f32 (riscv\_rfft\_fast\_instance\_f32 \*S)

Initialization function for the 2048pt floating-point real FFT.

Parameters S – [inout] points to an riscv\_rfft\_fast\_instance\_f32 structure

**Returns** execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: an error is detected

## RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_4096\_f32 (riscv\_rfft\_fast\_instance\_f32 \*S)

Initialization function for the 4096pt floating-point real FFT.

**Parameters** S – [inout] points to an riscv\_rfft\_fast\_instance\_f32 structure

**Returns** execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: an error is detected

## RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_fast\_init\_f32 (riscv\_rfft\_fast\_instance\_f32 \*S, uint16\_t fftLen)

Generic initialization function for the floating-point real FFT.

**Description** The parameter fftLen specifies the length of RFFT/CIFFT process. Supported FFT Lengths are 32, 64, 128, 256, 512, 1024, 2048, 4096.

This Function also initializes Twiddle factor table pointer and Bit reversal table pointer.

This function should be used only if you don't know the FFT sizes that you'll need at build time. The use of this function will prevent the linker from removing the FFT tables that are not needed and the library code size will be bigger than needed.

If you use NMSIS-DSP as a static library, and if you know the FFT sizes that you need at build time, then it is better to use the initialization functions defined for each FFT size.

### **Parameters**

- **S** [inout] points to an riscv\_rfft\_fast\_instance\_f32 structure
- **fftLen** [in] length of the Real Sequence

### Returns execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: fftLen is not a supported length

### **Deprecated Real FFT Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_rfft\_f32 (const riscv\_rfft\_instance\_f32 \*S, float32\_t \*pSrc, float32\_t \*pDst)

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_init\_f32 (riscv\_rfft\_instance\_f32 \*S, riscv\_cfft\_radix4\_instance\_f32 \*S\_CFFT, uint32\_t fftLenReal, uint32\_t ifftFlagR, uint32\_t bitReverseFlag)

group DeprecatedRealFFT

### **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_rfft\_f32 (const riscv\_rfft\_instance\_f32 \*S, float32\_t \*pSrc, float32\_t \*pDst)

Processing function for the floating-point RFFT/RIFFT. Source buffer is modified by this function.

### Deprecated:

Do not use this function. It has been superceded by riscv\_rfft\_fast\_f32 and will be removed in the future.

### **Parameters**

- S [in] points to an instance of the floating-point RFFT/RIFFT structure
- pSrc [in] points to the input buffer
- pDst [out] points to the output buffer

RISCV\_DSP\_ATTRIBUTE riscv\_status riscv\_rfft\_init\_f32 (riscv\_rfft\_instance\_f32 \*S, riscv\_cfft\_radix4\_instance\_f32 \*S\_CFFT, uint32\_t fftLenReal, uint32\_t ifftFlagR, uint32\_t bitReverseFlag)

Initialization function for the floating-point RFFT/RIFFT.

### Deprecated:

Do not use this function. It has been superceded by riscv\_rfft\_fast\_init\_f32 and will be removed in the future.

**Description** The parameter fftLenRealspecifies length of RFFT/RIFFT Process. Supported FFT Lengths are 128, 512, 2048.

The parameter ifftFlagR controls whether a forward or inverse transform is computed. Set(=1) ifftFlagR to calculate RIFFT, otherwise RFFT is calculated.

The parameter bitReverseFlag controls whether output is in normal order or bit reversed order. Set(=1) bitReverseFlag for output to be in normal order otherwise output is in bit reversed order.

This function also initializes Twiddle factor table.

### **Parameters**

- S [inout] points to an instance of the floating-point RFFT/RIFFT structure
- S\_CFFT [inout] points to an instance of the floating-point CFFT/CIFFT structure
- **fftLenReal** [in] length of the FFT.
- ifftFlagR [in] flag that selects transform direction
  - value = 0: forward transform
  - value = 1: inverse transform
- bitReverseFlag [in] flag that enables / disables bit reversal of output
  - value = 0: disables bit reversal of output
  - value = 1: enables bit reversal of output

### **Returns** execution status

- RISCV\_MATH\_SUCCESS: Operation successful
- RISCV\_MATH\_ARGUMENT\_ERROR: fftLenReal is not a supported length

### group RealFFT

The NMSIS DSP library includes specialized algorithms for computing the FFT of real data sequences. The FFT is defined over complex data but in many applications the input is real. Real FFT algorithms take advantage of the symmetry properties of the FFT and have a speed advantage over complex algorithms of the same length.


The Fast RFFT algorithm relays on the mixed radix CFFT that save processor usage.

The real length N forward FFT of a sequence is computed using the steps shown below.



The real sequence is initially treated as if it were complex to perform a CFFT. Later, a processing stage reshapes the data to obtain half of the frequency spectrum in complex format.

The input for the inverse RFFT should keep the same format as the output of the forward RFFT. A first processing stage pre-process the data to later perform an inverse CFFT.



The algorithms for floating-point, Q15, and Q31 data are slightly different and we describe each algorithm in turn.

**Floating-point** The main functions are riscv\_rfft\_fast\_f32() and riscv\_rfft\_fast\_init\_f32(). The older functions riscv\_rfft\_f32() and riscv\_rfft\_init\_f32() have been deprecated but are still documented. For f16, the functions are riscv\_rfft\_fast\_f16() and riscv\_rfft\_fast\_init\_f16(). For f64, the functions are riscv\_rfft\_fast\_f64() and riscv\_rfft\_fast\_init\_f64().

The FFT of a real N-point sequence has even symmetry in the frequency domain. The second half of the data equals the conjugate of the first half flipped in frequency. This conjugate part is not computed by the float RFFT. As consequence, the output of a N point real FFT should be a N/2 + 1 complex numbers so N + 2 floats.

- It happens that the first complex of number of the RFFT output is actually all real. Its real part represents the DC offset. The value at Nyquist frequency is also real.
- Those two complex numbers can be encoded with 2 floats rather than using two numbers with an imaginary part set to zero.
- The implementation is using a trick so that the output buffer can be N float: the last real is packaged in the imaginary part of the first complex (since this imaginary part is not used and is zero).
- The real FFT functions pack the frequency domain data in this fashion. The forward transform outputs the data in this form and the inverse transform expects input data in this form. The function always performs the needed bitreversal so that the input and output data is always in normal order. The functions support lengths of [32, 64, 128, ..., 4096] samples.
- Q15 and Q31 The real algorithms are defined in a similar manner and utilize N/2 complex transforms behind the scenes.
- But warning, contrary to the float version, the fixed point implementation RFFT is also computing the conjugate part (except for MVE version) so the output buffer must be bigger. Also the fixed point RFFTs are not using any trick to pack the DC and Nyquist frequency in the same complex number. The RIFFT is not using the conjugate part but it is still using the Nyquist frequency value. The details are given in the documentation for the functions.
- The complex transforms used internally include scaling to prevent fixed-point overflows. The overall scaling equals 1/(fftLen/2). Due to the use of complex transform internally, the source buffer is modified by the rfft.
- A separate instance structure must be defined for each transform used but twiddle factor and bit reversal tables can be reused.
- There is also an associated initialization function for each data type. The initialization function performs the following operations:
  - Sets the values of the internal structure fields.
  - Initializes twiddle factor table and bit reversal table pointers.
  - Initializes the internal complex FFT data structure.
- Use of the initialization function is optional **except for MVE versions where it is mandatory**. If you don't use the initialization functions, then the structures should be initialized with code similar to the one below: where fftLenReal is the length of the real transform; fftLenBy2 length of the internal complex transform (fftLenReal/2). ifftFlagR Selects forward (=0) or inverse (=1) transform. bitReverseFlagR Selects bit reversed output (=0) or normal order output (=1). twidCoefRModifier stride modifier for the twiddle factor table. The value is based on the FFT length; pTwiddleARealpoints to the A array of twiddle coefficients; pTwiddleBRealpoints to the B array of twiddle coefficients; pCfft points to the CFFT Instance structure. The CFFT structure must also be initialized.

Note that with MVE versions you can't initialize instance structures directly and **must use the initialization** function.

group groupTransforms

### 3.3.15 Window Functions

### Flat-top window functions

Hft116d window function (116.8 dB)

RISCV\_DSP\_ATTRIBUTE void riscv\_hft116d\_f32 (float32\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_hft116d\_f64 (float64\_t \*pDst, uint32\_t blockSize)

group WindowHFT116D

### **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_hft116d\_f32 (float32\_t \*pDst, uint32\_t blockSize)

Hft116d window generating function (f32).

Hft116d window (float).

Parameter	Value
Peak sidelobe level	116.8 dB
Normalized equivalent noise bandwidth	4.2186 bins
3 dB bandwidth	4.1579 bins
Flatness	-0.0028 dB
Recommended overlap	78.2 %

### Parameters of the window

Included in NMSIS-DSP with authorization from professor Gerhard Heinzel.

**Original article:** Spectrum and spectral density estimation by the Discrete Fourier transform (DFT), including a comprehensive list of window functions and some new flat-top windows.

**Authors:** G. Heinzel, A. Rudiger and R. Schilling, Max-Planck-Institut fur Gravitationsphysik (Albert-Einstein-Institut) Teilinstitut Hannover

### **Parameters**

- pDst [out] points to the output generated window
- blockSize [in] number of samples in the window

RISCV\_DSP\_ATTRIBUTE void riscv\_hft116d\_f64 (float64\_t \*pDst, uint32\_t blockSize)

Hft116d window generating function (f64).

Hft116d window (double).

Parameter	Value
Peak sidelobe level	116.8 dB
Normalized equivalent noise bandwidth	4.2186 bins
3 dB bandwidth	4.1579 bins
Flatness	-0.0028 dB
Recommended overlap	78.2 %

### Parameters of the window

Included in NMSIS-DSP with authorization from professor Gerhard Heinzel.

**Original article:** Spectrum and spectral density estimation by the Discrete Fourier transform (DFT), including a comprehensive list of window functions and some new flat-top windows.

**Authors:** G. Heinzel, A. Rudiger and R. Schilling, Max-Planck-Institut fur Gravitationsphysik (Albert-Einstein-Institut) Teilinstitut Hannover

### **Parameters**

- pDst [out] points to the output generated window
- blockSize [in] number of samples in the window

### Hft144d window function (144.1 dB)

RISCV\_DSP\_ATTRIBUTE void riscv\_hft144d\_f32 (float32\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_hft144d\_f64 (float64\_t \*pDst, uint32\_t blockSize)

group WindowHFT144D

### **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_hft144d\_f32 (float32\_t \*pDst, uint32\_t blockSize)

Hft144d window generating function (f32).

Hft144d window (float).

Parameter	Value
Peak sidelobe level	144.1 dB
Normalized equivalent noise bandwidth	4.5386 bins
3 dB bandwidth	4.4697 bins
Flatness	0.0021 dB
Recommended overlap	79.9 %

### Parameters of the window

Included in NMSIS-DSP with authorization from professor Gerhard Heinzel.

**Original article:** Spectrum and spectral density estimation by the Discrete Fourier transform (DFT), including a comprehensive list of window functions and some new flat-top windows.

**Authors:** G. Heinzel, A. Rudiger and R. Schilling, Max-Planck-Institut fur Gravitationsphysik (Albert-Einstein-Institut) Teilinstitut Hannover

### **Parameters**

- pDst [out] points to the output generated window
- blockSize [in] number of samples in the window

### RISCV\_DSP\_ATTRIBUTE void riscv\_hft144d\_f64 (float64\_t \*pDst, uint32\_t blockSize)

Hft144d window generating function (f64).

Hft144d window (double).

Parameter	Value
Peak sidelobe level	144.1 dB
Normalized equivalent noise bandwidth	4.5386 bins
3 dB bandwidth	4.4697 bins
Flatness	0.0021 dB
Recommended overlap	79.9 %

### Parameters of the window

Included in NMSIS-DSP with authorization from professor Gerhard Heinzel.

**Original article:** Spectrum and spectral density estimation by the Discrete Fourier transform (DFT), including a comprehensive list of window functions and some new flat-top windows.

**Authors:** G. Heinzel, A. Rudiger and R. Schilling, Max-Planck-Institut fur Gravitationsphysik (Albert-Einstein-Institut) Teilinstitut Hannover

### **Parameters**

- pDst [out] points to the output generated window
- blockSize [in] number of samples in the window

### Hft169d window function (169.5 dB)

RISCV\_DSP\_ATTRIBUTE void riscv\_hft169d\_f32 (float32\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_hft169d\_f64 (float64\_t \*pDst, uint32\_t blockSize)

group WindowHFT169D

### **Functions**

### RISCV\_DSP\_ATTRIBUTE void riscv\_hft169d\_f32 (float32\_t \*pDst, uint32\_t blockSize)

Hft169d window generating function (f32).

Hft169d window (float).

Parameter	Value
Peak sidelobe level	169.5 dB
Normalized equivalent noise bandwidth	4.8347 bins
3 dB bandwidth	4.7588 bins
Flatness	0.0017 dB
Recommended overlap	81.2 %

### Parameters of the window

Included in NMSIS-DSP with authorization from professor Gerhard Heinzel.

**Original article:** Spectrum and spectral density estimation by the Discrete Fourier transform (DFT), including a comprehensive list of window functions and some new flat-top windows.

**Authors:** G. Heinzel, A. Rudiger and R. Schilling, Max-Planck-Institut fur Gravitationsphysik (Albert-Einstein-Institut) Teilinstitut Hannover

### **Parameters**

- pDst [out] points to the output generated window
- blockSize [in] number of samples in the window

### RISCV\_DSP\_ATTRIBUTE void riscv\_hft169d\_f64 (float64\_t \*pDst, uint32\_t blockSize)

Hft169d window generating function (f64).

Hft169d window (double).

Parameter	Value
Peak sidelobe level	169.5 dB
Normalized equivalent noise bandwidth	4.8347 bins
3 dB bandwidth	4.7588 bins
Flatness	0.0017 dB
Recommended overlap	81.2 %

### Parameters of the window

Included in NMSIS-DSP with authorization from professor Gerhard Heinzel.

**Original article:** Spectrum and spectral density estimation by the Discrete Fourier transform (DFT), including a comprehensive list of window functions and some new flat-top windows.

**Authors:** G. Heinzel, A. Rudiger and R. Schilling, Max-Planck-Institut fur Gravitationsphysik (Albert-Einstein-Institut) Teilinstitut Hannover

### **Parameters**

- pDst [out] points to the output generated window
- blockSize [in] number of samples in the window

### Hft196d window function (196.2 dB)

RISCV\_DSP\_ATTRIBUTE void riscv\_hft196d\_f32 (float32\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_hft196d\_f64 (float64\_t \*pDst, uint32\_t blockSize)

group WindowHFT196D

### **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_hft196d\_f32 (float32\_t \*pDst, uint32\_t blockSize)

Hft196d window generating function (f32).

Hft196d window (float).

Parameter	Value
Peak sidelobe level	196.2 dB
Normalized equivalent noise bandwidth	5.1134 bins
3 dB bandwidth	5.0308 bins
Flatness	0.0013 dB
Recommended overlap	82.3 %

### Parameters of the window

Included in NMSIS-DSP with authorization from professor Gerhard Heinzel.

**Original article:** Spectrum and spectral density estimation by the Discrete Fourier transform (DFT), including a comprehensive list of window functions and some new flat-top windows.

**Authors:** G. Heinzel, A. Rudiger and R. Schilling, Max-Planck-Institut fur Gravitationsphysik (Albert-Einstein-Institut) Teilinstitut Hannover

### **Parameters**

- pDst [out] points to the output generated window
- blockSize [in] number of samples in the window

### RISCV\_DSP\_ATTRIBUTE void riscv\_hft196d\_f64 (float64\_t \*pDst, uint32\_t blockSize)

Hft196d window generating function (f64).

Hft196d window (double).

Parameter	Value
Peak sidelobe level	196.2 dB
Normalized equivalent noise bandwidth	5.1134 bins
3 dB bandwidth	5.0308 bins
Flatness	0.0013 dB
Recommended overlap	82.3 %

### Parameters of the window

Included in NMSIS-DSP with authorization from professor Gerhard Heinzel.

**Original article:** Spectrum and spectral density estimation by the Discrete Fourier transform (DFT), including a comprehensive list of window functions and some new flat-top windows.

**Authors:** G. Heinzel, A. Rudiger and R. Schilling, Max-Planck-Institut fur Gravitationsphysik (Albert-Einstein-Institut) Teilinstitut Hannover

### **Parameters**

- pDst [out] points to the output generated window
- blockSize [in] number of samples in the window

### Hft223d window function (223.0 dB)

RISCV\_DSP\_ATTRIBUTE void riscv\_hft223d\_f32 (float32\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_hft223d\_f64 (float64\_t \*pDst, uint32\_t blockSize)

group WindowHFT223D

### **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_hft223d\_f32 (float32\_t \*pDst, uint32\_t blockSize)

Hft223d window generating function (f32).

Hft223d window (float).

Parameter	Value
Peak sidelobe level	223.0 dB
Normalized equivalent noise bandwidth	5.3888 bins
3 dB bandwidth	5.3000 bins
Flatness	-0.0011 dB
Recommended overlap	83.3 %

### Parameters of the window

Included in NMSIS-DSP with authorization from professor Gerhard Heinzel.

**Original article:** Spectrum and spectral density estimation by the Discrete Fourier transform (DFT), including a comprehensive list of window functions and some new flat-top windows.

**Authors:** G. Heinzel, A. Rudiger and R. Schilling, Max-Planck-Institut fur Gravitationsphysik (Albert-Einstein-Institut) Teilinstitut Hannover

### **Parameters**

- **pDst [out]** points to the output generated window
- blockSize [in] number of samples in the window

### RISCV\_DSP\_ATTRIBUTE void riscv\_hft223d\_f64 (float64\_t \*pDst, uint32\_t blockSize)

Hft223d window generating function (f64).

Hft223d window (double).

Parameter	Value
Peak sidelobe level	223.0 dB
Normalized equivalent noise bandwidth	5.3888 bins
3 dB bandwidth	5.3000 bins
Flatness	0.0011 dB
Recommended overlap	83.3 %

### Parameters of the window

Included in NMSIS-DSP with authorization from professor Gerhard Heinzel.

**Original article:** Spectrum and spectral density estimation by the Discrete Fourier transform (DFT), including a comprehensive list of window functions and some new flat-top windows.

**Authors:** G. Heinzel, A. Rudiger and R. Schilling, Max-Planck-Institut fur Gravitationsphysik (Albert-Einstein-Institut) Teilinstitut Hannover

### **Parameters**

- pDst [out] points to the output generated window
- blockSize [in] number of samples in the window

### Hft248d window function (248.4 dB)

RISCV\_DSP\_ATTRIBUTE void riscv\_hft248d\_f32 (float32\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_hft248d\_f64 (float64\_t \*pDst, uint32\_t blockSize)

group WindowHFT248D

### **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_hft248d\_f32 (float32\_t \*pDst, uint32\_t blockSize)

Hft248d window generating function (f32).

Hft248d window (float).

Parameter	Value
Peak sidelobe level	248.4 dB
Normalized equivalent noise bandwidth	5.6512 bins
3 dB bandwidth	5.5567 bins
Flatness	0.0009 dB
Recommended overlap	84.1 %

### Parameters of the window

Included in NMSIS-DSP with authorization from professor Gerhard Heinzel.

**Original article:** Spectrum and spectral density estimation by the Discrete Fourier transform (DFT), including a comprehensive list of window functions and some new flat-top windows.

**Authors:** G. Heinzel, A. Rudiger and R. Schilling, Max-Planck-Institut fur Gravitationsphysik (Albert-Einstein-Institut) Teilinstitut Hannover

### **Parameters**

- pDst [out] points to the output generated window
- blockSize [in] number of samples in the window

### RISCV\_DSP\_ATTRIBUTE void riscv\_hft248d\_f64 (float64\_t \*pDst, uint32\_t blockSize)

Hft248d window generating function (f64).

Hft248d window (double).

Parameter	Value
Peak sidelobe level	248.4 dB
Normalized equivalent noise bandwidth	5.6512 bins
3 dB bandwidth	5.5567 bins
Flatness	0.0009 dB
Recommended overlap	84.1 %

### Parameters of the window

Included in NMSIS-DSP with authorization from professor Gerhard Heinzel.

**Original article:** Spectrum and spectral density estimation by the Discrete Fourier transform (DFT), including a comprehensive list of window functions and some new flat-top windows.

**Authors:** G. Heinzel, A. Rudiger and R. Schilling, Max-Planck-Institut fur Gravitationsphysik (Albert-Einstein-Institut) Teilinstitut Hannover

### **Parameters**

- pDst [out] points to the output generated window
- blockSize [in] number of samples in the window

### Hft90d window function (90.2 dB)

RISCV\_DSP\_ATTRIBUTE void riscv\_hft90d\_f32 (float32\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_hft90d\_f64 (float64\_t \*pDst, uint32\_t blockSize)

group WindowHFT90D

### **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_hft90d\_f32 (float32\_t \*pDst, uint32\_t blockSize)

Hft90d window generating function (f32).

Hft90d window (float).

Parameter	Value
Peak sidelobe level	90.2 dB
Normalized equivalent noise bandwidth	3.8832 bins
3 dB bandwidth	3.8320 bins
Flatness	-0.0039 dB
Recommended overlap	76.0 %

### Parameters of the window

Included in NMSIS-DSP with authorization from professor Gerhard Heinzel.

**Original article:** Spectrum and spectral density estimation by the Discrete Fourier transform (DFT), including a comprehensive list of window functions and some new flat-top windows.

**Authors:** G. Heinzel, A. Rudiger and R. Schilling, Max-Planck-Institut fur Gravitationsphysik (Albert-Einstein-Institut) Teilinstitut Hannover

#### **Parameters**

- pDst [out] points to the output generated window
- blockSize [in] number of samples in the window

### RISCV\_DSP\_ATTRIBUTE void riscv\_hft90d\_f64 (float64\_t \*pDst, uint32\_t blockSize)

Hft90d window generating function (f64).

Hft90d window (double).

Parameter	Value
Peak sidelobe level	90.2 dB
Normalized equivalent noise bandwidth	3.8832 bins
3 dB bandwidth	3.8320 bins
Flatness	-0.0039 dB
Recommended overlap	76.0 %

#### Parameters of the window

Included in NMSIS-DSP with authorization from professor Gerhard Heinzel.

**Original article:** Spectrum and spectral density estimation by the Discrete Fourier transform (DFT), including a comprehensive list of window functions and some new flat-top windows.

**Authors:** G. Heinzel, A. Rudiger and R. Schilling, Max-Planck-Institut fur Gravitationsphysik (Albert-Einstein-Institut) Teilinstitut Hannover

#### **Parameters**

- pDst [out] points to the output generated window
- blockSize [in] number of samples in the window

Hft95 window function (95.0 dB)

RISCV\_DSP\_ATTRIBUTE void riscv\_hft95\_f32 (float32\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_hft95\_f64 (float64\_t \*pDst, uint32\_t blockSize)

group WindowHFT95

#### **Functions**

### RISCV\_DSP\_ATTRIBUTE void riscv\_hft95\_f32 (float32\_t \*pDst, uint32\_t blockSize)

Hft95 window generating function (f32).

Hft95 window (float).

Parameter	Value
Peak sidelobe level	95.0 dB
Normalized equivalent noise bandwidth	3.8112 bins
3 dB bandwidth	3.7590 bins
Flatness	0.0044 dB
Recommended overlap	75.6 %

#### Parameters of the window

Included in NMSIS-DSP with authorization from professor Gerhard Heinzel.

**Original article:** Spectrum and spectral density estimation by the Discrete Fourier transform (DFT), including a comprehensive list of window functions and some new flat-top windows.

**Authors:** G. Heinzel, A. Rudiger and R. Schilling, Max-Planck-Institut fur Gravitationsphysik (Albert-Einstein-Institut) Teilinstitut Hannover

#### **Parameters**

- pDst [out] points to the output generated window
- blockSize [in] number of samples in the window

### RISCV\_DSP\_ATTRIBUTE void riscv\_hft95\_f64 (float64\_t \*pDst, uint32\_t blockSize)

Hft95 window generating function (f64).

Hft95 window (double).

Parameter	Value
Peak sidelobe level	95.0 dB
Normalized equivalent noise bandwidth	3.8112 bins
3 dB bandwidth	3.7590 bins
Flatness	0.0044 dB
Recommended overlap	75.6 %

### Parameters of the window

Included in NMSIS-DSP with authorization from professor Gerhard Heinzel.

**Original article:** Spectrum and spectral density estimation by the Discrete Fourier transform (DFT), including a comprehensive list of window functions and some new flat-top windows.

**Authors:** G. Heinzel, A. Rudiger and R. Schilling, Max-Planck-Institut fur Gravitationsphysik (Albert-Einstein-Institut) Teilinstitut Hannover

#### **Parameters**

- pDst [out] points to the output generated window
- blockSize [in] number of samples in the window

#### group WindowFlat

Use those windows when you need to estimate the amplitude of a tone.

If just just need to detect a tone or estimate the noise, you can use the regular windows.

### **Regular window functions**

#### Bartlett window function (26.5 dB)

RISCV\_DSP\_ATTRIBUTE void riscv\_bartlett\_f32 (float32\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_bartlett\_f64 (float64\_t \*pDst, uint32\_t blockSize)

group WindowBARTLETT

#### **Functions**

### RISCV\_DSP\_ATTRIBUTE void riscv\_bartlett\_f32 (float32\_t \*pDst, uint32\_t blockSize)

Bartlett window generating function (f32).

Bartlett window (float).

Parameter	Value
Peak sidelobe level	26.5 dB
Normalized equivalent noise bandwidth	1.3333 bins
3 dB bandwidth	1.2736 bins
Flatness	-1.8242 dB
Recommended overlap	50.0 %

### Parameters of the window

### **Parameters**

- pDst [out] points to the output generated window
- blockSize [in] number of samples in the window

# RISCV\_DSP\_ATTRIBUTE void riscv\_bartlett\_f64 (float64\_t \*pDst, uint32\_t blockSize)

Bartlett window generating function (f64).

Bartlett window (double).

Parameter	Value
Peak sidelobe level	26.5 dB
Normalized equivalent noise bandwidth	1.3333 bins
3 dB bandwidth	1.2736 bins
Flatness	-1.8242 dB
Recommended overlap	50.0 %

#### Parameters of the window

#### **Parameters**

- pDst [out] points to the output generated window
- blockSize [in] number of samples in the window

# Blackman Harris window function (92 dB)

RISCV\_DSP\_ATTRIBUTE void riscv\_blackman\_harris\_92db\_f32 (float32\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_blackman\_harris\_92db\_f64 (float64\_t \*pDst, uint32\_t blockSize)

group WindowBLACKMAN\_HARRIS\_92DB

### **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_blackman\_harris\_92db\_f32 (float32\_t \*pDst, uint32\_t blockSize)

92 dB Blackman Harris window generating function (f32).

92 db blackman harris window (float).

Parameter	Value
Peak sidelobe level	92.0 dB
Normalized equivalent noise bandwidth	2.0044 bins
3 dB bandwidth	1.8962 bins
Flatness	-0.8256 dB
Recommended overlap	66.1 %

### Parameters of the window

#### **Parameters**

- pDst [out] points to the output generated window
- blockSize [in] number of samples in the window

# RISCV\_DSP\_ATTRIBUTE void riscv\_blackman\_harris\_92db\_f64 (float64\_t \*pDst, uint32\_t blockSize)

92 dB Blackman Harris window generating function (f64).

92 db blackman harris window (double).

Parameter	Value
Peak sidelobe level	92.0 dB
Normalized equivalent noise bandwidth	2.0044 bins
3 dB bandwidth	1.8962 bins
Flatness	-0.8256 dB
Recommended overlap	66.1 %

### Parameters of the window

#### **Parameters**

- pDst [out] points to the output generated window
- blockSize [in] number of samples in the window

### Hamming window function (42.7 dB)

RISCV\_DSP\_ATTRIBUTE void riscv\_hamming\_f32 (float32\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_hamming\_f64 (float64\_t \*pDst, uint32\_t blockSize)

group WindowHAMMING

#### **Functions**

# RISCV\_DSP\_ATTRIBUTE void riscv\_hamming\_f32 (float32\_t \*pDst, uint32\_t blockSize)

Hamming window generating function (f32).

Hamming window (float).

Parameter	Value
Peak sidelobe level	42.7 dB
Normalized equivalent noise bandwidth	1.3628 bins
3 dB bandwidth	1.3008 bins
Flatness	-1.7514 dB
Recommended overlap	50 %

#### Parameters of the window

#### **Parameters**

- pDst [out] points to the output generated window
- blockSize [in] number of samples in the window

# RISCV\_DSP\_ATTRIBUTE void riscv\_hamming\_f64 (float64\_t \*pDst, uint32\_t blockSize)

Hamming window generating function (f64).

Hamming window (double).

Parameter	Value
Peak sidelobe level	42.7 dB
Normalized equivalent noise bandwidth	1.3628 bins
3 dB bandwidth	1.3008 bins
Flatness	-1.7514 dB
Recommended overlap	50 %

#### Parameters of the window

#### **Parameters**

- pDst [out] points to the output generated window
- blockSize [in] number of samples in the window

# Hanning window function (31.5 dB)

RISCV\_DSP\_ATTRIBUTE void riscv\_hanning\_f32 (float32\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_hanning\_f64 (float64\_t \*pDst, uint32\_t blockSize)

group WindowHANNING

### **Functions**

# RISCV\_DSP\_ATTRIBUTE void riscv\_hanning\_f32 (float32\_t \*pDst, uint32\_t blockSize)

Hanning window generating function (f32).

Hanning window (float).

Parameter	Value
Peak sidelobe level	31.5 dB
Normalized equivalent noise bandwidth	1.5 bins
3 dB bandwidth	1.4382 bins
Flatness	-1.4236 dB
Recommended overlap	50 %

#### Parameters of the window

#### **Parameters**

- pDst [out] points to the output generated window
- blockSize [in] number of samples in the window

# RISCV\_DSP\_ATTRIBUTE void riscv\_hanning\_f64 (float64\_t \*pDst, uint32\_t blockSize)

Hanning window generating function (f64).

Hanning window (double).

Parameter	Value
Peak sidelobe level	31.5 dB
Normalized equivalent noise bandwidth	1.5 bins
3 dB bandwidth	1.4382 bins
Flatness	-1.4236 dB
Recommended overlap	50 %

#### Parameters of the window

#### **Parameters**

- pDst [out] points to the output generated window
- blockSize [in] number of samples in the window

# Nuttall3 window function (46.7 dB)

```
RISCV_DSP_ATTRIBUTE void riscv_nuttall3_f32 (float32_t *pDst, uint32_t blockSize)

RISCV_DSP_ATTRIBUTE void riscv_nuttall3_f64 (float64_t *pDst, uint32_t blockSize)

group WindowNUTTALL3
```

#### **Functions**

### RISCV\_DSP\_ATTRIBUTE void riscv\_nuttall3\_f32 (float32\_t \*pDst, uint32\_t blockSize)

Nuttall3 window generating function (f32).

Nuttall3 window (float).

Parameter	Value
Peak sidelobe level	46.7 dB
Normalized equivalent noise bandwidth	1.9444 bins
3 dB bandwidth	1.8496 bins
Flatness	-0.8630 dB
Recommended overlap	64.7 %

### Parameters of the window

### **Parameters**

- pDst [out] points to the output generated window
- **blockSize [in]** number of samples in the window

# RISCV\_DSP\_ATTRIBUTE void riscv\_nuttall3\_f64 (float64\_t \*pDst, uint32\_t blockSize)

Nuttall3 window generating function (f64).

Nuttall3 window (double).

Parameter	Value
Peak sidelobe level	46.7 dB
Normalized equivalent noise bandwidth	1.9444 bins
3 dB bandwidth	1.8496 bins
Flatness	-0.863 dB
Recommended overlap	64.7 %

#### Parameters of the window

#### **Parameters**

- pDst [out] points to the output generated window
- blockSize [in] number of samples in the window

### Nuttall3a window function (64.2 dB)

RISCV\_DSP\_ATTRIBUTE void riscv\_nuttall3a\_f32 (float32\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_nuttall3a\_f64 (float64\_t \*pDst, uint32\_t blockSize)

group WindowNUTTALL3A

#### **Functions**

### RISCV\_DSP\_ATTRIBUTE void riscv\_nuttall3a\_f32 (float32\_t \*pDst, uint32\_t blockSize)

Nuttall3a window generating function (f32).

Nuttall3a window (float).

Parameter	Value
Peak sidelobe level	64.2 dB
Normalized equivalent noise bandwidth	1.7721 bins
3 dB bandwidth	1.6828 bins
Flatness	-1.0453 dB
Recommended overlap	61.2 %

### Parameters of the window

### **Parameters**

- pDst [out] points to the output generated window
- blockSize [in] number of samples in the window

# RISCV\_DSP\_ATTRIBUTE void riscv\_nuttall3a\_f64 (float64\_t \*pDst, uint32\_t blockSize)

Nuttall3a window generating function (f64).

Nuttall3a window (double).

Parameter	Value
Peak sidelobe level	64.2 dB
Normalized equivalent noise bandwidth	1.7721 bins
3 dB bandwidth	1.6828 bins
Flatness	-1.0453 dB
Recommended overlap	61.2 %

#### Parameters of the window

### **Parameters**

• pDst – [out] points to the output generated window

• blockSize – [in] number of samples in the window

### Nuttall3b window function (71.5 dB)

RISCV\_DSP\_ATTRIBUTE void riscv\_nuttall3b\_f32 (float32\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_nuttall3b\_f64 (float64\_t \*pDst, uint32\_t blockSize)

group WindowNUTTALL3B

#### **Functions**

# RISCV\_DSP\_ATTRIBUTE void riscv\_nuttall3b\_f32 (float32\_t \*pDst, uint32\_t blockSize)

Nuttall3b window generating function (f32).

Nuttall3b window (float).

Parameter	Value
Peak sidelobe level	71.5 dB
Normalized equivalent noise bandwidth	1.7037 bins
3 dB bandwidth	1.6162 bins
Flatness	-1.1352 dB
Recommended overlap	59.8 %

#### Parameters of the window

#### **Parameters**

- pDst [out] points to the output generated window
- blockSize [in] number of samples in the window

### RISCV\_DSP\_ATTRIBUTE void riscv\_nuttall3b\_f64 (float64\_t \*pDst, uint32\_t blockSize)

Nuttall3b window generating function (f64).

Nuttall3b window (double).

Parameter	Value
Peak sidelobe level	71.5 dB
Normalized equivalent noise bandwidth	1.7037 bins
3 dB bandwidth	1.6162 bins
Flatness	-1.1352 dB
Recommended overlap	59.8 %

#### Parameters of the window

#### **Parameters**

- pDst [out] points to the output generated window
- blockSize [in] number of samples in the window

#### Nuttall4 window function (60.9 dB)

RISCV\_DSP\_ATTRIBUTE void riscv\_nuttall4\_f32 (float32\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_nuttall4\_f64 (float64\_t \*pDst, uint32\_t blockSize)

group WindowNUTTALL4

#### **Functions**

### RISCV\_DSP\_ATTRIBUTE void riscv\_nuttall4\_f32 (float32\_t \*pDst, uint32\_t blockSize)

Nuttall4 window generating function (f32).

Nuttall4 window (float).

Parameter	Value
Peak sidelobe level	60.9 dB
Normalized equivalent noise bandwidth	2.31 bins
3 dB bandwidth	2.1884 bins
Flatness	-0.6184 dB
Recommended overlap	70.5 %

### Parameters of the window

### **Parameters**

- pDst [out] points to the output generated window
- blockSize [in] number of samples in the window

### RISCV\_DSP\_ATTRIBUTE void riscv\_nuttall4\_f64 (float64\_t \*pDst, uint32\_t blockSize)

Nuttall4 window generating function (f64).

Nuttall4 window (double).

Parameter	Value
Peak sidelobe level	60.9 dB
Normalized equivalent noise bandwidth	2.31 bins
3 dB bandwidth	2.1884 bins
Flatness	-0.6184 dB
Recommended overlap	70.5 %

#### Parameters of the window

#### **Parameters**

- pDst [out] points to the output generated window
- blockSize [in] number of samples in the window

# Nuttall4a window function (82.6 dB)

RISCV\_DSP\_ATTRIBUTE void riscv\_nuttall4a\_f32 (float32\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_nuttall4a\_f64 (float64\_t \*pDst, uint32\_t blockSize)

group WindowNUTTALL4A

#### **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_nuttall4a\_f32 (float32\_t \*pDst, uint32\_t blockSize)

Nuttall4a window generating function (f32).

Nuttall4a window (float).

Parameter	Value
Peak sidelobe level	82.6 dB
Normalized equivalent noise bandwidth	2.1253 bins
3 dB bandwidth	2.0123 bins
Flatness	-0.7321 dB
Recommended overlap	68.0 %

# Parameters of the window

# **Parameters**

- pDst [out] points to the output generated window
- blockSize [in] number of samples in the window

# RISCV\_DSP\_ATTRIBUTE void riscv\_nuttall4a\_f64 (float64\_t \*pDst, uint32\_t blockSize)

Nuttall4a window generating function (f64).

Nuttall4a window (double).

Parameter	Value
Peak sidelobe level	82.6 dB
Normalized equivalent noise bandwidth	2.1253 bins
3 dB bandwidth	2.0123 bins
Flatness	-0.7321 dB
Recommended overlap	68.0 %

### Parameters of the window

#### **Parameters**

- pDst [out] points to the output generated window
- blockSize [in] number of samples in the window

### Nuttall4b window function (93.3 dB)

RISCV\_DSP\_ATTRIBUTE void riscv\_nuttall4b\_f32 (float32\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_nuttall4b\_f64 (float64\_t \*pDst, uint32\_t blockSize)

group WindowNUTTALL4B

#### **Functions**

RISCV\_DSP\_ATTRIBUTE void riscv\_nuttall4b\_f32 (float32\_t \*pDst, uint32\_t blockSize)

Nuttall4b window generating function (f32).

Nuttall4b window (float).

Parameter	Value
Peak sidelobe level	93.3 dB
Normalized equivalent noise bandwidth	2.0212 bins
3 dB bandwidth	1.9122 bins
Flatness	-0.8118 dB
Recommended overlap	66.3 %

#### Parameters of the window

#### **Parameters**

- pDst [out] points to the output generated window
- blockSize [in] number of samples in the window

### RISCV\_DSP\_ATTRIBUTE void riscv\_nuttall4b\_f64 (float64\_t \*pDst, uint32\_t blockSize)

Nuttall4b window generating function (f64).

Nuttall4b window (double).

Parameter	Value
Peak sidelobe level	93.3 dB
Normalized equivalent noise bandwidth	2.0212 bins
3 dB bandwidth	1.9122 bins
Flatness	-0.8118 dB
Recommended overlap	66.3 %

#### Parameters of the window

#### **Parameters**

- pDst [out] points to the output generated window
- blockSize [in] number of samples in the window

# Nuttall4c window function (98.1 dB)

RISCV\_DSP\_ATTRIBUTE void riscv\_nuttall4c\_f32 (float32\_t \*pDst, uint32\_t blockSize)

RISCV\_DSP\_ATTRIBUTE void riscv\_nuttall4c\_f64 (float64\_t \*pDst, uint32\_t blockSize)

group WindowNUTTALL4C

### **Functions**

### RISCV\_DSP\_ATTRIBUTE void riscv\_nuttall4c\_f32 (float32\_t \*pDst, uint32\_t blockSize)

Nuttall4c window generating function (f32).

Nuttall4c window (float).

Parameter	Value
Peak sidelobe level	98.1 dB
Normalized equivalent noise bandwidth	1.9761 bins
3 dB bandwidth	1.8687 bins
Flatness	-0.8506 dB
Recommended overlap	65.6 %

### Parameters of the window

### **Parameters**

- pDst [out] points to the output generated window
- blockSize [in] number of samples in the window

### RISCV\_DSP\_ATTRIBUTE void riscv\_nuttall4c\_f64 (float64\_t \*pDst, uint32\_t blockSize)

Nuttall4c window generating function (f64).

Nuttall4c window (double).

Parameter	Value
Peak sidelobe level	98.1 dB
Normalized equivalent noise bandwidth	1.9761 bins
3 dB bandwidth	1.8687 bins
Flatness	-0.8506 dB
Recommended overlap	65.6 %

#### Parameters of the window

#### **Parameters**

- pDst [out] points to the output generated window
- blockSize [in] number of samples in the window

### Welch window function (21.3 dB)

RISCV\_DSP\_ATTRIBUTE void riscv\_welch\_f32 (float32\_t \*pDst, uint32\_t blockSize)
RISCV\_DSP\_ATTRIBUTE void riscv\_welch\_f64 (float64\_t \*pDst, uint32\_t blockSize)

#### **Functions**

group WindowWELCH

# RISCV\_DSP\_ATTRIBUTE void riscv\_welch\_f32 (float32\_t \*pDst, uint32\_t blockSize)

Welch window generating function (f32).

Welch window (float).

Parameter	Value
Peak sidelobe level	21.3 dB
Normalized equivalent noise bandwidth	1.2 bins
3 dB bandwidth	1.1535 bins
Flatness	-2.2248 dB
Recommended overlap	29.3 %

#### Parameters of the window

#### **Parameters**

- pDst [out] points to the output generated window
- blockSize [in] number of samples in the window

### RISCV\_DSP\_ATTRIBUTE void riscv\_welch\_f64 (float64\_t \*pDst, uint32\_t blockSize)

Welch window generating function (f64).

Welch window (double).

Parameter	Value
Peak sidelobe level	21.3 dB
Normalized equivalent noise bandwidth	1.2 bins
3 dB bandwidth	1.1535 bins
Flatness	-2.2248 dB
Recommended overlap	29.3 %

#### Parameters of the window

#### **Parameters**

- pDst [out] points to the output generated window
- blockSize [in] number of samples in the window

### group WindowNormal

Regular window functions that can be used for detecting tones or estimating the noise. If you need to estimate the amplitude of a tones, prefer a flat top window.

group groupWindow

# 3.3.16 Examples

### **Bayes Example**

#### group BayesExample

#### **Description:**

Demonstrates the use of Bayesian classifier functions. It is complementing the tutorial about classical ML with CMSIS-DSP and python scikit-learn: https://developer.arm.com/solutions/machine-learning-on-arm/developer-material/how-to-guides/implement-classical-ml-with-arm-cmsis-dsp-libraries

### **Class Marks Example**

#### group ClassMarks

**Refer** riscv\_class\_marks\_example\_f32.c

#### **Description:**

Demonstrates the use the Maximum, Minimum, Mean, Standard Deviation, Variance and Matrix functions to calculate statistical values of marks obtained in a class.

### Variables Description:

- testMarks\_f32 points to the marks scored by 20 students in 4 subjects
- max\_marks Maximum of all marks
- min\_marks Minimum of all marks
- · mean Mean of all marks
- var Variance of the marks
- std Standard deviation of the marks
- numStudents Total number of students in the class

### **NMSIS DSP Software Library Functions Used:**

- riscv\_mat\_init\_f32()
- riscv mat mult f32()
- riscv\_max\_f32()
- riscv\_min\_f32()
- riscv\_mean\_f32()
- riscv\_std\_f32()
- riscv\_var\_f32()

**Note:** This example also demonstrates the usage of static initialization.

# **Convolution Example**

### group ConvolutionExample

**Refer** riscv\_convolution\_example\_f32.c

# **Description:**

Demonstrates the convolution theorem with the use of the Complex FFT, Complex-by-Complex Multiplication, and Support Functions.


### Algorithm:

The convolution theorem states that convolution in the time domain corresponds to multiplication in the frequency domain. Therefore, the Fourier transform of the convolution of two signals is equal to the product of their individual Fourier transforms. The Fourier transform of a signal can be evaluated efficiently using the Fast Fourier Transform (FFT).

Two input signals, a[n] and b[n], with lengths n1 and n2 respectively, are zero padded so that their lengths become N, which is greater than or equal to (n1+n2-1) and is a power of 4 as FFT implementation is radix-4. The convolution of a[n] and b[n] is obtained by taking the FFT of the input signals, multiplying the Fourier transforms of the two signals, and taking the inverse FFT of the multiplied result.

This is denoted by the following equations: where A[k] and B[k] are the N-point FFTs of the signals a[n] and b[n] respectively. The length of the convolved signal is (n1+n2-1).

### **Block Diagram:**



#### **Variables Description:**

- testInputA\_f32 points to the first input sequence
- srcALen length of the first input sequence
- testInputB\_f32 points to the second input sequence
- srcBLen length of the second input sequence
- outLen length of convolution output sequence, (srcALen + srcBLen 1)
- AxB points to the output array where the product of individual FFTs of inputs is stored.

### **NMSIS DSP Software Library Functions Used:**

- riscv\_fill\_f32()
- riscv\_copy\_f32()
- riscv\_cfft\_radix4\_init\_f32()
- riscv\_cfft\_radix4\_f32()
- riscv\_cmplx\_mult\_cmplx\_f32()

### **Dot Product Example**

#### group DotproductExample

**Refer** riscv\_dotproduct\_example\_f32.c

#### **Description:**


Demonstrates the use of the Multiply and Add functions to perform the dot product. The dot product of two vectors is obtained by multiplying corresponding elements and summing the products.

#### Algorithm:

The two input vectors A and B with length n, are multiplied element-by-element and then added to obtain dot product.

This is denoted by the following equation:

#### **Block Diagram:**



#### **Variables Description:**

- srcA\_buf\_f32 points to first input vector
- srcB\_buf\_f32 points to second input vector
- testOutput stores dot product of the two input vectors.

#### **NMSIS DSP Software Library Functions Used:**

- riscv\_mult\_f32()
- riscv\_add\_f32()

### **Frequency Bin Example**

#### group FrequencyBin


**Refer** riscv\_fft\_bin\_example\_f32.c

#### **Description**


Demonstrates the calculation of the maximum energy bin in the frequency domain of the input signal with the use of Complex FFT, Complex Magnitude, and Maximum functions.

#### Algorithm:

The input test signal contains a 10 kHz signal with uniformly distributed white noise. Calculating the FFT of the input signal will give us the maximum energy of the bin corresponding to the input frequency of 10 kHz.



The figure below shows the time domain signal of 10 kHz signal with uniformly distributed white noise, and the next figure shows the input in the frequency domain. The bin with maximum energy corresponds to 10 kHz signal.



### Variables Description:

- testInput\_f32\_10khz points to the input data
- testOutput points to the output data
- fftSize length of FFT
- ifftFlag flag for the selection of CFFT/CIFFT
- doBitReverse Flag for selection of normal order or bit reversed order
- refIndex reference index value at which maximum energy of bin ocuurs
- testIndex calculated index value at which maximum energy of bin ocuurs

# NMSIS DSP Software Library Functions Used:

- riscv\_cfft\_f32()
- riscv\_cmplx\_mag\_f32()
- riscv\_max\_f32()

### **FIR Lowpass Filter Example**

group FIRLPF

Refer riscv\_fir\_example\_f32.c

#### **Description:**


Removes high frequency signal components from the input using an FIR lowpass filter. The example demonstrates how to configure an FIR filter and then pass data through it in a block-by-block fashion.




### Algorithm:

The input signal is a sum of two sine waves: 1 kHz and 15 kHz. This is processed by an FIR lowpass filter with cutoff frequency 6 kHz. The lowpass filter eliminates the 15 kHz signal leaving only the 1 kHz sine wave at the output.


The lowpass filter was designed using MATLAB with a sample rate of 48 kHz and a length of 29 points. The MATLAB code to generate the filter coefficients is shown below: The first argument is the "order" of the filter and is always one less than the desired length. The second argument is the normalized cutoff frequency. This is in the range 0 (DC) to 1.0 (Nyquist). A 6 kHz cutoff with a Nyquist frequency of 24 kHz lies at a normalized frequency of 6/24 = 0.25. The NMSIS FIR filter function requires the coefficients to be in time reversed order. The resulting filter coefficients and are shown below. Note that the filter is symmetric (a property of linear phase FIR filters) and the point of symmetry is sample 14. Thus the filter will have a delay of 14 samples for all frequencies.




The frequency response of the filter is shown next. The passband gain of the filter is 1.0 and it reaches 0.5 at the cutoff frequency 6 kHz.



The input signal is shown below. The left hand side shows the signal in the time domain while the right hand side is a frequency domain representation. The two sine wave components can be clearly seen.



The output of the filter is shown below. The 15 kHz component has been eliminated.



### Variables Description:

- testInput\_f32\_1kHz\_15kHz points to the input data
- refOutput points to the reference output data
- testOutput points to the test output data

- firStateF32 points to state buffer
- · firCoeffs32 points to coefficient buffer
- blockSize number of samples processed at a time
- numBlocks number of frames

#### **NMSIS DSP Software Library Functions Used:**

- riscv\_fir\_init\_f32()
- riscv\_fir\_f32()

# **Graphic Audio Equalizer Example**

#### group GEQ5Band

**Refer** riscv\_graphic\_equalizer\_example\_q31.c


### **Description:**

This example demonstrates how a 5-band graphic equalizer can be constructed using the Biquad cascade functions. A graphic equalizer is used in audio applications to vary the tonal quality of the audio.


#### **Block Diagram:**

The design is based on a cascade of 5 filter sections.


Each filter section is 4th order and consists of a cascade of two Biquads. Each filter has a nominal gain of 0 dB (1.0 in linear units) and boosts or cuts signals within a specific frequency range. The edge frequencies between the 5 bands are 100, 500, 2000, and 6000 Hz. Each band has an adjustable boost or cut in the range of +/- 9 dB. For example, the band that extends from 500 to 2000 Hz has the response shown below:




With 1 dB steps, each filter has a total of 19 different settings. The filter coefficients for all possible 19 settings were precomputed in MATLAB and stored in a table. With 5 different tables, there are a total of 5 x 19 = 95 different 4th order filters. All 95 responses are shown below:



Each 4th order filter has 10 coefficients for a grand total of 950 different filter coefficients that must be tabulated. The input and output data is in Q31 format. For better noise performance, the two low frequency bands are implemented using the high precision 32x64-bit Biquad filters. The remaining 3 high frequency bands use standard 32x32-bit Biquad filters. The input signal used in the example is a logarithmic chirp.



The array bandGains specifies the gain in dB to apply in each band. For example, if bandGains= $\{0, -3, 6, 4, -6\}$ ; then the output signal will be:



### **Variables Description:**

- testInput\_f32 points to the input data
- testRefOutput\_f32 points to the reference output data

- testOutput points to the test output data
- inputQ31 temporary input buffer
- outputQ31 temporary output buffer
- biquadStateBand1Q31 points to state buffer for band1
- biquadStateBand2Q31 points to state buffer for band2
- biquadStateBand3Q31 points to state buffer for band3
- biquadStateBand4Q31 points to state buffer for band4
- biquadStateBand5Q31 points to state buffer for band5
- · coeffTable points to coefficient buffer for all bands
- gainDB gain buffer which has gains applied for all the bands

### **NMSIS DSP Software Library Functions Used:**

- riscv\_biquad\_cas\_df1\_32x64\_init\_q31()
- riscv\_biquad\_cas\_df1\_32x64\_q31()
- riscv\_biquad\_cascade\_df1\_init\_q31()
- riscv biquad cascade df1 q31()
- riscv\_scale\_q31()
- riscv\_scale\_f32()
- riscv\_float\_to\_q31()
- riscv\_q31\_to\_float()

**Note:** The output chirp signal follows the gain or boost of each band.

#### **Linear Interpolate Example**


#### group LinearInterpExample

#### NMSIS DSP Software Library Linear Interpolate Example

**Description** This example demonstrates usage of linear interpolate modules and fast math modules. Method 1 uses fast math sine function to calculate sine values using cubic interpolation and method 2 uses linear interpolation function and results are compared to reference output. Example shows linear interpolation function can be used to get higher precision compared to fast math sin calculation.

**Refer** riscv\_linear\_interp\_example\_f32.c

#### **Block Diagram:**



### **Variables Description:**

- testInputSin\_f32 points to the input values for sine calculation
- testRefSinOutput32\_f32 points to the reference values caculated from sin() matlab function
- testOutput points to output buffer calculation from cubic interpolation
- testLinIntOutput points to output buffer calculation from linear interpolation
- snr1 Signal to noise ratio for reference and cubic interpolation output
- snr2 Signal to noise ratio for reference and linear interpolation output

# **NMSIS DSP Software Library Functions Used:**

- riscv\_sin\_f32()
- riscv\_linear\_interp\_f32()

#### **Matrix Example**

#### group MatrixExample

**Refer** riscv\_matrix\_example\_f32.c

### **Description:**

Demonstrates the use of Matrix Transpose, Matrix Muliplication, and Matrix Inverse functions to apply least squares fitting to input data. Least squares fitting is the procedure for finding the best-fitting curve that minimizes the sum of the squares of the offsets (least square error) from a given set of data.

#### Algorithm:

The linear combination of parameters considered is as follows:

A \* X = B, where X is the unknown value and can be estimated from A & B.

The least squares estimate **X** is given by the following equation:

X = Inverse(A \* A) \* A \* B

#### **Block Diagram:**

### **Variables Description:**

- A\_f32 input matrix in the linear combination equation
- B\_f32 output matrix in the linear combination equation
- X\_f32 unknown matrix estimated using A\_f32 & B\_f32 matrices

### **NMSIS DSP Software Library Functions Used:**

- riscv\_mat\_init\_f32()
- riscv\_mat\_trans\_f32()
- riscv\_mat\_mult\_f32()
- riscv\_mat\_inverse\_f32()

# **Signal Convergence Example**

#### group SignalConvergence

**Refer** riscv\_signal\_converge\_example\_f32.c

### **Description:**


Demonstrates the ability of an adaptive filter to "learn" the transfer function of a FIR lowpass filter using the Normalized LMS Filter, Finite Impulse Response (FIR) Filter, and Basic Math Functions.

### Algorithm:

The figure below illustrates the signal flow in this example. Uniformly distributed white noise is passed through an FIR lowpass filter. The output of the FIR filter serves as the reference input of the adaptive filter (normalized LMS filter). The white noise is input to the adaptive filter. The adaptive filter learns the transfer function of the FIR filter. The filter outputs two signals: (1) the output of the internal adaptive FIR filter, and (2) the error signal which is the difference between the adaptive filter and the reference output of the FIR filter. Over time as the adaptive filter learns the transfer function of the FIR filter, the first output approaches the reference output of the FIR filter, and the error signal approaches zero.

The adaptive filter converges properly even if the input signal has a large dynamic range (i.e., varies from small to large values). The coefficients of the adaptive filter are initially zero, and then converge over 1536 samples. The internal function test\_signal\_converge() implements the stopping condition. The function checks if all of the values of the error signal have a magnitude below a threshold DELTA.

### **Block Diagram:**



#### **Variables Description:**

- testInput\_f32 points to the input data
- firStateF32 points to FIR state buffer
- lmsStateF32 points to Normalised Least mean square FIR filter state buffer
- FIRCoeff\_f32 points to coefficient buffer
- lmsNormCoeff\_f32 points to Normalised Least mean square FIR filter coefficient buffer
- wire1, wir2, wire3 temporary buffers
- errOutput, err\_signal temporary error buffers

### NMSIS DSP Software Library Functions Used:

- riscv\_lms\_norm\_init\_f32()
- riscv\_fir\_init\_f32()
- riscv\_fir\_f32()
- riscv\_lms\_norm\_f32()
- riscv\_scale\_f32()
- riscv\_abs\_f32()
- riscv\_sub\_f32()
- riscv\_min\_f32()
- riscv\_copy\_f32()

#### SineCosine Example

#### group SinCosExample

**Refer** riscv\_sin\_cos\_example\_f32.c


#### **Description:**

Demonstrates the Pythagorean trignometric identity with the use of Cosine, Sine, Vector Multiplication, and Vector Addition functions.

### Algorithm:

Mathematically, the Pythagorean trignometric identity is defined by the following equation: where x is the angle in radians.

### **Block Diagram:**



### Variables Description:

- testInput\_f32 array of input angle in radians
- testOutput stores sum of the squares of sine and cosine values of input angle

### **NMSIS DSP Software Library Functions Used:**

- riscv\_cos\_f32()
- riscv\_sin\_f32()
- riscv\_mult\_f32()
- riscv\_add\_f32()

#### **SVM Example**

### group SVMExample

### **Description:**

Demonstrates the use of SVM functions. It is complementing the tutorial about classical ML with CMSIS-DSP and python scikit-learn: https://developer.arm.com/solutions/machine-learning-on-arm/developer-material/how-to-guides/implement-classical-ml-with-arm-cmsis-dsp-libraries

### **Variance Example**

### group VarianceExample

**Refer** riscv\_variance\_example\_f32.c

### **Description:**

Demonstrates the use of Basic Math and Support Functions to calculate the variance of an input sequence with N samples. Uniformly distributed white noise is taken as input.


### Algorithm:

The variance of a sequence is the mean of the squared deviation of the sequence from its mean.

This is denoted by the following equation: where, x[n] is the input sequence, N is the number of input samples, and x' is the mean value of the input sequence, x[n].

The mean value x' is defined as:

# **Block Diagram:**



### Variables Description:

- testInput\_f32 points to the input data
- wire1, wir2, wire3 temporary buffers
- blockSize number of samples processed at a time
- refVarianceOut reference variance value

# **NMSIS DSP Software Library Functions Used:**

- riscv\_dot\_prod\_f32()
- riscv\_mult\_f32()
- riscv\_sub\_f32()
- riscv\_fill\_f32()
- riscv\_copy\_f32()

# group groupExamples

# 3.4 Changelog

#### 3.4.1 V1.3.0

This is release 1.3.0 version of NMSIS-DSP library.

- Sync with CMSIS-DSP Library v1.16.2
- · Add initial version of NMSIS DSP Benchmark
- Fix bug found for ComplexMathFunctions when RISCV\_MATH\_LOOPUNROLL not defined

#### 3.4.2 V1.2.1

This is release 1.2.1 version of NMSIS-DSP library.

- Sync with CMSIS-DSP library(CMSIS-DSP v1.15.0, commit id:8f8bb8d5)
- Add a few Nuclei DSP N2 intrinsic APIs in core\_feature\_dsp.h, they are: \_\_RV\_DPACK32, \_\_RV\_DSUNPKD810, \_\_RV\_DSUNPKD820, \_\_RV\_DSUNPKD830, \_\_RV\_DSUNPKD831, \_\_RV\_DSUNPKD832, \_\_RV\_DZUNPKD810, \_\_RV\_DZUNPKD820, \_\_RV\_DZUNPKD830, \_\_RV\_DZUNPKD831, \_\_RV\_DZUNPKD832. And change \_\_RV\_DPKBB32 to \_\_RV\_DPACK32 for better performance
- Unified instruction naming style in core\_feature\_dsp.h, such as: change DSMMULU to DSMMUL.u, change DKWMMULU to DKWMMUL.u, change DKMMACU to DKMMAC.u, change DKMMSB.u, change DSMAQASU to DSMAQA.SU, change DDSMAQASU to DDSMAQA.SU
- Optimize the rvv implementation of some MatMult and Complex MatMult functions
- Fixed some doc erros in core\_feature\_dsp.h
- Fixed riscv\_lms\_q31.c rvv bug

### 3.4.3 V1.2.0

#### Note:

- This 1.2.0 version will no longer support old gcc 10 verison, and it now only support Nuclei Toolchain 2023.10(gcc13 and clang17) or later. The major changes that can be felt are as follows:
- The prefix of toolchain has changed from riscv-nuclei-elf- to riscv64-unknown-elf-
- The -march option has changed a lot, for example:
  - b extension changed to \_zba\_zbb\_zbc\_zbs extension,
  - p extension changed to \_xxldsp or \_xxldspn1x or \_xxldspn2x or \_xxldspn3x extensions which means stardard DSP extension, Nuclei N1, N2, N3 DSP extensions
  - v extension changed to v or \_zve32f or \_zve64f extensions according to the riscv cpu is a used

These extensions need be combined in a certain order to get a correct arch name to match the prebuilt library name, please be cautious

• The name of libraries changed due to -march in gcc13 updated, for example, the library named libnmsis\_dsp\_rv32imacb.a is now named libnmsis\_dsp\_rv32imac\_zba\_zbb\_zbc\_zbs.a since b extension changed to \_zba\_zbb\_zbc\_zbs

3.4. Changelog 1033

This is release 1.2.0 version of NMSIS-DSP library.

- Defined NUCLEI\_DSP\_DEFAULT, NUCLEI\_DSP\_N1, in NUCLEI\_DSP\_N2, NUCLEI\_DSP\_N3 riscv\_math\_types.h according to gcc options. This means that if compile with --march=rv32imafc\_xxldspn1x, the NUCLEI\_DSP\_N1 will defined, compile with if --march=rv32imafc\_xxldspn2x, the NUCLEI\_DSP\_N1 and NUCLEI\_DSP\_N2 will defined, and so on
- Optimize some functions with DSP N1/N2/N3 (such as FilteringFunctions, TransformFunctions, ComplexMath-Functions)
- RVV intrinsic APIs is update to v0.12.0
- Add f16 support(include f16 rvv extension support)
- Fix the use of expd80 instruction(Nuclei default dsp instruction)
- Fix some testcases bugs(such as MatrixFunctions, TransformFunctions)

#### 3.4.4 V1.1.1

This is release 1.1.1 version of NMSIS-DSP library.

- Sync changes from CMSIS DSP commit 1d9e38a, version after v1.14.4
- Optimized more for RVP/RVV
- Add support for RV32 Vector
- Some bugfix(riscv\_mat\_inverse\_f32.c rvv fix, riscv\_offset\_q15.c p fix, riscv\_fir\_q15.c rvv fix etc.)

### 3.4.5 V1.1.0

This is release 1.1.0 version of NMSIS-DSP library.

- Sync changes from CMSIS 5.9.0 release
- · Optimized more for RVP/RVV
- · Add experimental support for RV32 Vector

#### 3.4.6 V1.0.3

This is release 1.0.3 version of NMSIS-DSP library.

- Update build system for NMSIS-DSP library
- Rename RISCV\_VECTOR to RISCV\_MATH\_VECTOR in header file and source code
- Using new python script to generate NMSIS-DSP library
- Fix riscv\_float\_to\_q31 function for rv64imafcv target
- Change vfredsum to vfredusum when using vector intrinsic function due to vector spec 1.0
- Support Nuclei RISC-V GCC 10.2

# 3.4.7 V1.0.2

This is release 1.0.2 version of NMSIS-DSP library.

- Sync up to CMSIS DSP library 1.9.0
- Adding initial support for RISC-V vector extension support
- Caution: riscv\_math.h is separated into several header files. Extra PrivateInclude folder is included as header folder.

# 3.4.8 V1.0.1

This is release V1.0.1 version of NMSIS-DSP library.

- Both Nuclei RISC-V 32 and 64 bit cores are supported now.
- Libraries are optimized for RISC-V 32 and 64 bit DSP instructions.
- The NN examples are now using Nuclei SDK as running environment.

# 3.4.9 V1.0.0

This is the first version of NMSIS-DSP library.

We adapt the CMSIS-DSP v1.6.0 library to use RISCV DSP instructions, all the API names now are renamed from  $arm\_xxx$  to  $riscv\_xxx$ .

3.4. Changelog 1035

**CHAPTER** 

# **FOUR**

# **NMSIS NN**

# 4.1 Overview

### 4.1.1 Introduction

This user manual describes the NMSIS NN software library, a collection of efficient neural network kernels developed to maximize the performance and minimize the memory footprint of neural networks on Nuclei N/NX Class Processors cores.

The library is divided into a number of functions each covering a specific category:

- Activation Functions
- BasicMath Functions
- Concatenation Functions
- Convolution Functions
- Fully-Connected Functions
- LSTM Functions
- NNSupport Functions
- Pooling Functions
- · Reshape Functions
- Softmax Functions
- SVD Functions

The library has separate functions for operating on different weight and activation data types including 8-bit integers  $(q7_t)$  and 16-bit integers  $(q15_t)$ . The descrition of the kernels are included in the function description.

The implementation details are also described in this paper CMSIS-NN: Efficient Neural Network Kernels for Arm Cortex-M  $\text{CPUs}^{23}$ .

<sup>&</sup>lt;sup>23</sup> https://arxiv.org/abs/1801.06601

# 4.1.2 Block Diagram




Fig. 1: NMSIS NN Block Diagram

# 4.1.3 Examples

The library ships with a number of examples which demonstrate how to use the library functions.

- Convolutional Neural Network Example (page 1043)
- Gated Recurrent Unit Example (page 1044)

# 4.1.4 Pre-processor Macros

Each library project have different pre-processor macros controlled via CMakeLists.txt.

This library is only built for little endian targets.

# 4.2 Using NMSIS-NN

Here we will describe how to run the nmsis nn examples in Nuclei QEMU.

# 4.2.1 Preparation

- Nuclei SDK, master branch(>= 0.7.0 release)
- Nuclei RISC-V GNU Toolchain 2024.06
- Nuclei QEMU 2024.06
- CMake >= 3.14
- Python 3 and pip package requirements located in
  - <nuclei-sdk>/tools/scripts/requirements.txt
  - <NMSIS>/NMSIS/Scripts/requirements.txt

# 4.2.2 Tool Setup

1. Export PATH correctly for gemu and riscv64-unknown-elf-gcc

```
export PATH=/path/to/qemu/bin:/path/to/gcc/bin:$PATH
```

## 4.2.3 Build NMSIS NN Library

- 1. Download or clone NMSIS source code into NMSIS directory.
- 2. cd to NMSIS/NMSIS/ directory
- 3. Build NMSIS NN library and strip debug information using make gen\_nn\_lib
- 4. The nn library will be generated into ./Library/NN/GCC folder
- 5. The nn libraries will be look like this:

```
$ ls -lhgG Library/NN/GCC/
total 64M
-rw-rw-r-- 1 619K Oct 20 11:55 libnmsis_nn_rv32imac.a
-rw-rw-r-- 1 983K Oct 20 11:55 libnmsis_nn_rv32imac_xxldsp.a
-rw-rw-r-- 1 986K Oct 20 11:55 libnmsis_nn_rv32imac_xxldspn1x.a
-rw-rw-r-- 1 989K Oct 20 11:55 libnmsis_nn_rv32imac_xxldspn2x.a
-rw-rw-r-- 1 992K Oct 20 11:55 libnmsis_nn_rv32imac_xxldspn3x.a
-rw-rw-r-- 1 607K Oct 20 11:55 libnmsis_nn_rv32imac_zba_zbb_zbc_zbs.a
-rw-rw-r-- 1 961K Oct 20 11:55 libnmsis_nn_rv32imac_zba_zbb_zbc_zbs_xxldsp.a
-rw-rw-r-- 1 964K Oct 20 11:55 libnmsis_nn_rv32imac_zba_zbb_zbc_zbs_xxldspn1x.a
-rw-rw-r-- 1 966K Oct 20 11:55 libnmsis_nn_rv32imac_zba_zbb_zbc_zbs_xxldspn2x.a
-rw-rw-r-- 1 969K Oct 20 11:55 libnmsis_nn_rv32imac_zba_zbb_zbc_zbs_xxldspn3x.a
-rw-rw-r-- 1 620K Oct 20 11:55 libnmsis_nn_rv32imafc.a
-rw-rw-r-- 1 984K Oct 20 11:55 libnmsis_nn_rv32imafc_xxldsp.a
-rw-rw-r-- 1 987K Oct 20 11:55 libnmsis_nn_rv32imafc_xxldspn1x.a
-rw-rw-r-- 1 990K Oct 20 11:55 libnmsis_nn_rv32imafc_xxldspn2x.a
-rw-rw-r-- 1 993K Oct 20 11:55 libnmsis_nn_rv32imafc_xxldspn3x.a
-rw-rw-r-- 1 608K Oct 20 11:55 libnmsis_nn_rv32imafc_zba_zbb_zbc_zbs.a
-rw-rw-r-- 1 962K Oct 20 11:55 libnmsis_nn_rv32imafc_zba_zbb_zbc_zbs_xxldsp.a
-rw-rw-r-- 1 965K Oct 20 11:55 libnmsis_nn_rv32imafc_zba_zbb_zbc_zbs_xxldspn1x.a
-rw-rw-r-- 1 968K Oct 20 11:55 libnmsis_nn_rv32imafc_zba_zbb_zbc_zbs_xxldspn2x.a
-rw-rw-r-- 1 970K Oct 20 11:55 libnmsis_nn_rv32imafc_zba_zbb_zbc_zbs_xxldspn3x.a
-rw-rw-r-- 1 716K Oct 20 11:55 libnmsis_nn_rv32imafc_zve32f.a
-rw-rw-r-- 1 848K Oct 20 11:55 libnmsis_nn_rv32imafc_zve32f_xxldsp.a
-rw-rw-r-- 1 851K Oct 20 11:55 libnmsis_nn_rv32imafc_zve32f_xxldspn1x.a
-rw-rw-r-- 1 854K Oct 20 11:55 libnmsis_nn_rv32imafc_zve32f_xxldspn2x.a
-rw-rw-r-- 1 856K Oct 20 11:55 libnmsis_nn_rv32imafc_zve32f_xxldspn3x.a
-rw-rw-r-- 1 695K Oct 20 11:55 libnmsis_nn_rv32imafc_zve32f_zba_zbb_zbc_zbs.a
-rw-rw-r-- 1 825K Oct 20 11:55 libnmsis_nn_rv32imafc_zve32f_zba_zbb_zbc_zbs_xxldsp.a
-rw-rw-r-- 1 828K Oct 20 11:55 libnmsis_nn_rv32imafc_zve32f_zba_zbb_zbc_zbs_xxldspn1x.a
-rw-rw-r-- 1 831K Oct 20 11:55 libnmsis_nn_rv32imafc_zve32f_zba_zbb_zbc_zbs_xxldspn2x.a
-rw-rw-r-- 1 834K Oct 20 11:55 libnmsis_nn_rv32imafc_zve32f_zba_zbb_zbc_zbs_xxldspn3x.a
-rw-rw-r-- 1 621K Oct 20 11:55 libnmsis_nn_rv32imafdc.a
-rw-rw-r-- 1 985K Oct 20 11:55 libnmsis_nn_rv32imafdc_xxldsp.a
-rw-rw-r-- 1 988K Oct 20 11:55 libnmsis_nn_rv32imafdc_xxldspn1x.a
-rw-rw-r-- 1 991K Oct 20 11:55 libnmsis_nn_rv32imafdc_xxldspn2x.a
```

(continues on next page)

(continued from previous page)

```
-rw-rw-r-- 1 994K Oct 20 11:55 libnmsis_nn_rv32imafdc_xxldspn3x.a
-rw-rw-r-- 1 609K Oct 20 11:55 libnmsis_nn_rv32imafdc_zba_zbb_zbc_zbs.a
-rw-rw-r-- 1 963K Oct 20 11:55 libnmsis_nn_rv32imafdc_zba_zbb_zbc_zbs_xxldsp.a
-rw-rw-r-- 1 966K Oct 20 11:55 libnmsis_nn_rv32imafdc_zba_zbb_zbc_zbs_xxldspn1x.a
-rw-rw-r-- 1 969K Oct 20 11:55 libnmsis_nn_rv32imafdc_zba_zbb_zbc_zbs_xxldspn2x.a
-rw-rw-r-- 1 972K Oct 20 11:55 libnmsis_nn_rv32imafdc_zba_zbb_zbc_zbs_xxldspn3x.a
-rw-rw-r-- 1 718K Oct 20 11:55 libnmsis_nn_rv32imafdc_zve32f.a
-rw-rw-r-- 1 847K Oct 20 11:55 libnmsis_nn_rv32imafdc_zve32f_xxldsp.a
-rw-rw-r-- 1 850K Oct 20 11:55 libnmsis_nn_rv32imafdc_zve32f_xxldspn1x.a
-rw-rw-r-- 1 852K Oct 20 11:55 libnmsis_nn_rv32imafdc_zve32f_xxldspn2x.a
-rw-rw-r-- 1 855K Oct 20 11:55 libnmsis_nn_rv32imafdc_zve32f_xxldspn3x.a
-rw-rw-r-- 1 697K Oct 20 11:55 libnmsis_nn_rv32imafdc_zve32f_zba_zbb_zbc_zbs.a
-rw-rw-r-- 1 824K Oct 20 11:55 libnmsis_nn_rv32imafdc_zve32f_zba_zbb_zbc_zbs_xxldsp.a
-rw-rw-r- 1 827K Oct 20 11:55 libnmsis_nn_rv32imafdc_zve32f_zba_zbb_zbc_zbs_xxldspn1x.a
-rw-rw-r-- 1 830K Oct 20 11:55 libnmsis_nn_rv32imafdc_zve32f_zba_zbb_zbc_zbs_xxldspn2x.a
-rw-rw-r-- 1 832K Oct 20 11:55 libnmsis_nn_rv32imafdc_zve32f_zba_zbb_zbc_zbs_xxldspn3x.a
-rw-rw-r-- 1 852K Oct 20 11:55 libnmsis_nn_rv64imac.a
-rw-rw-r-- 1 1.4M Oct 20 11:55 libnmsis_nn_rv64imac_xxldsp.a
-rw-rw-r-- 1 826K Oct 20 11:55 libnmsis_nn_rv64imac_zba_zbb_zbc_zbs.a
-rw-rv-r-- 1 1.4M Oct 20 11:55 libnmsis_nn_rv64imac_zba_zbb_zbc_zbs_xxldsp.a
-rw-rw-r-- 1 854K Oct 20 11:55 libnmsis_nn_rv64imafc.a
-rw-rw-r-- 1 1.4M Oct 20 11:55 libnmsis_nn_rv64imafc_xxldsp.a
-rw-rw-r-- 1 827K Oct 20 11:55 libnmsis_nn_rv64imafc_zba_zbb_zbc_zbs.a
-rw-rw-r-- 1 1.4M Oct 20 11:55 libnmsis_nn_rv64imafc_zba_zbb_zbc_zbs_xxldsp.a
-rw-rw-r-- 1 965K Oct 20 11:55 libnmsis_nn_rv64imafc_zve64f.a
-rw-rw-r-- 1 1.2M Oct 20 11:55 libnmsis_nn_rv64imafc_zve64f_xxldsp.a
-rw-rw-r-- 1 932K Oct 20 11:55 libnmsis_nn_rv64imafc_zve64f_zba_zbb_zbc_zbs.a
-rw-rw-r-- 1 1.2M Oct 20 11:55 libnmsis_nn_rv64imafc_zve64f_zba_zbb_zbc_zbs_xxldsp.a
-rw-rw-r-- 1 855K Oct 20 11:55 libnmsis_nn_rv64imafdc.a
-rw-rw-r-- 1 972K Oct 20 11:55 libnmsis_nn_rv64imafdcv.a
-rw-rw-r-- 1 1.2M Oct 20 11:55 libnmsis_nn_rv64imafdcv_xxldsp.a
-rw-rw-r-- 1 939K Oct 20 11:55 libnmsis_nn_rv64imafdcv_zba_zbb_zbc_zbs.a
-rw-rw-r-- 1 1.2M Oct 20 11:55 libnmsis_nn_rv64imafdcv_zba_zbb_zbc_zbs_xxldsp.a
-rw-rw-r-- 1 1.4M Oct 20 11:55 libnmsis_nn_rv64imafdc_xxldsp.a
-rw-rw-r-- 1 828K Oct 20 11:55 libnmsis_nn_rv64imafdc_zba_zbb_zbc_zbs.a
-rw-rw-r-- 1 1.4M Oct 20 11:55 libnmsis_nn_rv64imafdc_zba_zbb_zbc_zbs_xxldsp.a
```

- 7. library name with extra \_xxldsp \_xxldspn1x \_xxldspn2x \_xxldspn3x is built with RISC-V DSP enabled The examples are as follows:
  - libnmsis\_dsp\_rv32imac.a: Build for RISCV\_ARCH=rv32imac without DSP
  - libnmsis\_dsp\_rv32imac\_xxldsp.a: Build for RISCV\_ARCH=rv32imac\_xxldsp with Nuclei DSP enabled
  - libnmsis\_dsp\_rv32imac\_xxldspn1x.a: Build for RISCV\_ARCH=rv32imac\_xxldspn1x with Nuclei N1 DSP extension enabled
  - libnmsis\_dsp\_rv32imac\_xxldspn2x.a: Build for **RISCV\_ARCH=rv32imac\_xxldspn2**x with Nuclei N1/N2 DSP extension enabled
  - libnmsis\_dsp\_rv32imac\_xxldspn3x.a: Build for RISCV\_ARCH=rv32imac\_xxldspn3x with Nuclei N1/N2/N3 DSP extension enabled
- 8. library name with extra \_zve32f \_zve64f v is built with RISC-V Vector enabled

The examples are as follows:

- libnmsis\_dsp\_rv32imafc\_zve32f.a: Build for RISCV\_ARCH=rv32imafc\_zve32f with Vector enabled
- libnmsis\_dsp\_rv32imafdc\_zve32f.a: Build for RISCV\_ARCH=rv32imafdc\_zve32f with Vector enabled
- libnmsis\_dsp\_rv64imafc\_zve64f.a: Build for RISCV\_ARCH=rv64imafc\_zve64f with Vector enabled
- libnmsis\_dsp\_rv64imafdcv.a: Build for RISCV\_ARCH=rv64imafdcv with Vector enabled

### Note:

- This NMSIS 1.2.0 is a big change version, will no longer support old gcc 10 verison, and it now only support Nuclei Toolchain 2023.10. The --march option has changed a lot, such as:
  - b extension changed to \_zba\_zbb\_zbc\_zbs extension,
  - p extension changed to \_xxldsp, \_xxldspn1x , \_xxldspn2x , \_xxldspn3x extensions which means stardard DSP extension, Nuclei N1, N2, N3 DSP extensions
  - v extension changed to v, \_zve32f, \_zve64f extensions
- The name of Libraries has changed with -march, for examples, the library named libnmsis\_dsp\_rv32imacb. a is now named libnmsis\_dsp\_rv32imac\_zba\_zbb\_zbc\_zbs.a since b extension changed to \_zba\_zbb\_zbc\_zbs
- \_xxldspn1x \_xxldspn2x \_xxldspn3x only valid for RISC-V 32bit processor. \_xxldsp is valid for RISC-V 32/64 bit processor
- You can also directly build both DSP and NN library using make gen
- You can strip the generated DSP and NN library using make strip
- DSP and Vector extension can be combined, such as \_xxldsp, v and v\_xxldsp, should notice the extension order
- Vector extension currently enabled for RISC-V 32/64 bit processor
- NN library has no float16 data type, so here have no need to build float16 library

## 4.2.4 How to run

1. Set environment variables NUCLEI\_SDK\_ROOT and NUCLEI\_SDK\_NMSIS, and set Nuclei SDK SoC to *evalsoc*, and change ilm/dlm size from 64K to 512K.

(continues on next page)

(continued from previous page)

2. Due to many of the examples could not be placed in 64K ILM and 64K DLM, and we are running using qemu, the ILM/DLM size in it are set to be 32MB, so we can change ilm/dlm to 512K/512K in the link script \$NUCLEI\_SDK\_ROOT/SoC/evalsoc/Board/nuclei\_fpga\_eval/Source/GCC/gcc\_evalsoc\_ilm.ld or \$NUCLEI\_SDK\_ROOT/SoC/evalsoc/Board/nuclei\_fpga\_eval/Source/GCC/evalsoc.memory

```
--- a/SoC/evalsoc/Board/nuclei_fpga_eval/Source/GCC/gcc_evalsoc_ilm.ld
+++ b/SoC/evalsoc/Board/nuclei_fpga_eval/Source/GCC/gcc_evalsoc_ilm.ld
@@ -30,8 +30,8 @@ __HEAP_SIZE = 2K;

MEMORY
{
- ilm (rxa!w) : ORIGIN = 0x80000000, LENGTH = 64K
- ram (wxa!r) : ORIGIN = 0x90000000, LENGTH = 64K
+ ilm (rxa!w) : ORIGIN = 0x80000000, LENGTH = 512K
+ ram (wxa!r) : ORIGIN = 0x90000000, LENGTH = 512K
}
```

3. Let us take cifar10 for example:

```
cd $NUCLEI_SDK_NMSIS/NN/Examples/RISCV/cifar10/
```

4. Run with RISCV DSP enabled and Vector enabled NMSIS-NN library for CORE nx900fd

```
# Clean project
make ARCH_EXT=v_xxldsp CORE=nx900fd clean
# Build project, enable ``v`` and ``xxldsp`` optimize
make ARCH_EXT=v_xxldsp CORE=nx900fd all
# Run application using qemu
make ARCH_EXT=v_xxldsp CORE=nx900fd run_qemu
```

5. Run with RISCV DSP disabled and Vector disabled NMSIS-NN library for CORE nx900fd

```
make ARCH_EXT= CORE=nx900fd clean
make ARCH_EXT= CORE=nx900fd all
make ARCH_EXT= CORE=nx900fd run_qemu
```

### Note:


• You can easily run this example in your hardware, if you have enough memory to run it, just modify the SOC to the one your are using in step 1.

# 4.3 NMSIS NN API

If you want to access doxygen generated NMSIS NN API, please click NMSIS NN API Doxygen Documentation.

# 4.3.1 Convolutional Neural Network Example

## group CNNExample



## **Description:**

Demonstrates a convolutional neural network (CNN) example with the use of convolution, ReLU activation, pooling and fully-connected functions.

### Model definition:

The CNN used in this example is based on CIFAR-10 example from Caffe [1]. The neural network consists of 3 convolution layers interspersed by ReLU activation and max pooling layers, followed by a fully-connected layer at the end. The input to the network is a 32x32 pixel color image, which will be classified into one of the 10 output classes. This example model implementation needs 32.3 KB to store weights, 40 KB for activations and 3.1 KB for storing the im2col data.

**Refer** riscv\_nnexamples\_cifar10.cpp

## **Variables Description:**

- conv1\_wt, conv2\_wt, conv3\_wt are convolution layer weight matrices
- conv1\_bias, conv2\_bias, conv3\_bias are convolution layer bias arrays
- ip1\_wt, ip1\_bias point to fully-connected layer weights and biases
- input\_data points to the input image data
- output\_data points to the classification output
- col\_buffer is a buffer to store the im2col output
- scratch\_buffer is used to store the activation data (intermediate layer outputs)

## **NMSIS DSP Software Library Functions Used:**

- riscv\_convolve\_HWC\_q7\_RGB()
- riscv\_convolve\_HWC\_q7\_fast()
- riscv\_relu\_q7()
- riscv\_maxpool\_q7\_HWC()

- riscv\_avepool\_q7\_HWC()
- riscv\_fully\_connected\_q7\_opt()
- riscv\_fully\_connected\_q7()

## [1] https://github.com/BVLC/caffe

# 4.3.2 Gated Recurrent Unit Example

## group GRUExample


Refer riscv\_nnexamples\_gru.cpp

## **Description:**

Demonstrates a gated recurrent unit (GRU) example with the use of fully-connected, Tanh/Sigmoid activation functions.

### **Model definition:**

GRU is a type of recurrent neural network (RNN). It contains two sigmoid gates and one hidden state.



The computation can be summarized as:

## Variables Description:

- update\_gate\_weights, reset\_gate\_weights, hidden\_state\_weights are weights corresponding to update gate (W\_z), reset gate (W\_r), and hidden state (W\_n).
- update\_gate\_bias, reset\_gate\_bias, hidden\_state\_bias are layer bias arrays
- test\_input1, test\_input2, test\_history are the inputs and initial history

The buffer is allocated as:

| reset | input | history | update | hidden\_state |

In this way, the concatination is automatically done since (reset, input) and (input, history) are physically concatinated in memory.

The ordering of the weight matrix should be adjusted accordingly.

## **NMSIS DSP Software Library Functions Used:**

- riscv\_fully\_connected\_mat\_q7\_vec\_q15\_opt()
- riscv\_nn\_activations\_direct\_q15()
- riscv\_mult\_q15()
- riscv\_offset\_q15()
- riscv\_sub\_q15()
- riscv\_copy\_q15()

void riscv\_relu\_q7(int8\_t \*data, uint16\_t size)

## 4.3.3 Public

### **Activation Functions**

```
riscv_nmsis_nn_status riscv_nn_activation_s16(const int16_t *input, int16_t *output, const int32_t size, const int32_t left_shift, const riscv_nn_activation_type type)

void riscv_nn_activations_direct_q15(q15_t *data, uint16_t size, uint16_t int_width, riscv_nn_activation_type type)

void riscv_nn_activations_direct_q7(q7_t *data, uint16_t size, uint16_t int_width, riscv_nn_activation_type type)

void riscv_relu6_s8(int8_t *data, uint16_t size)

void riscv_relu_q15(int16_t *data, uint16_t size)
```

## group Acti

Perform activation layers, including ReLU (Rectified Linear Unit), sigmoid and tanh.

### **Functions**

```
riscv_nmsis_nn_status riscv_nn_activation_s16(const int16_t *input, int16_t *output, const int32_t size, const int32_t left_shift, const riscv_nn_activation_type type)
```

s16 neural network activation function using direct table look-up

Supported framework: TensorFlow Lite for Microcontrollers. This activation function must be bit precise congruent with the corresponding TFLM tanh and sigmoid activation functions

## **Parameters**

- input [in] pointer to input data
- **output [out]** pointer to output
- size [in] number of elements
- **left\_shift [in]** bit-width of the integer part, assumed to be smaller than 3.
- type [in] type of activation functions

Returns The function returns RISCV\_NMSIS\_NN\_SUCCESS

void **riscv\_nn\_activations\_direct\_q15**(q15\_t \*data, uint16\_t size, uint16\_t int\_width, riscv\_nn\_activation\_type type)

neural network activation function using direct table look-up

Q15 neural network activation function using direct table look-up.

Note: Refer header file for details.

void **riscv\_nn\_activations\_direct\_q7**(q7\_t \*data, uint16\_t size, uint16\_t int\_width, riscv\_nn\_activation\_type type)

Q7 neural network activation function using direct table look-up.

This is the direct table look-up approach.

Assume here the integer part of the fixed-point is <= 3. More than 3 just not making much sense, makes no difference with saturation followed by any of these activation functions.

### **Parameters**

- data [inout] pointer to input
- **size [in]** number of elements
- int\_width [in] bit-width of the integer part, assume to be smaller than 3
- type [in] type of activation functions

void riscv\_relu6\_s8(int8\_t \*data, uint16\_t size)

s8 ReLU6 function

## **Parameters**

- data [inout] pointer to input
- **size** [in] number of elements

void riscv\_relu\_q15(int16\_t \*data, uint16\_t size)

Q15 RELU function.

### **Parameters**

- data [inout] pointer to input
- size [in] number of elements

void riscv\_relu\_q7(int8\_t \*data, uint16\_t size)

Q7 RELU function.

### **Parameters**

- data [inout] pointer to input
- **size [in]** number of elements

## GroupElementwise

**Warning:** doxygengroup: Cannot find group "GroupElementwise" in doxygen xml output for project "nmsis\_nn" from directory: ../build/html/doxygen/nn/xml

**Warning:** doxygengroup: Cannot find group "GroupElementwise" in doxygen xml output for project "nmsis\_nn" from directory: ../build/html/doxygen/nn/xml

### **Concatenation Functions**

void **riscv\_concatenation\_s8\_y**(const int8\_t \*input, const uint16\_t input\_x, const uint16\_t input\_y, const uint16\_t input\_w, int8\_t \*output, const uint16\_t output y, const uint32\_t offset y)

group Concatenation

### **Functions**

int8/uint8 concatenation function to be used for concatenating N-tensors along the W axis (Batch size) This function should be called for each input tensor to concatenate. The argument offset\_w will be used to store the input tensor in the correct position in the output tensor

i.e. offset\_w = 0 for(i = 0 i < num\_input\_tensors; ++i) { riscv\_concatenation\_s8\_w(&input[i], ..., &output, ..., ..., offset\_w) offset\_w += input\_w[i] }

This function assumes that the output tensor has:

- a. The same width of the input tensor
- b. The same height of the input tensor
- c. The same number o channels of the input tensor

Unless specified otherwise, arguments are mandatory.

**Note:** This function, data layout independent, can be used to concatenate either int8 or uint8 tensors because it does not involve any arithmetic operation

### **Parameters**

- input [in] Pointer to input tensor
- input\_x [in] Width of input tensor
- input\_y [in] Height of input tensor
- input\_z [in] Channels in input tensor
- input\_w [in] Batch size in input tensor
- **output [out]** Pointer to output tensor. Expected to be at least input\_x \* input\_y \* input\_z \* input\_w bytes.
- **offset\_w [in]** The offset on the W axis to start concatenating the input tensor It is user responsibility to provide the correct value

int8/uint8 concatenation function to be used for concatenating N-tensors along the X axis This function should be called for each input tensor to concatenate. The argument offset\_x will be used to store the input tensor in the correct position in the output tensor

```
i.e. offset_x = 0 for(i = 0 i < num_input_tensors; ++i) { riscv_concatenation_s8_x(&input[i], ..., &output, ..., ..., offset_x) offset_x += input_x[i] }
```

This function assumes that the output tensor has:

- a. The same height of the input tensor
- b. The same number of channels of the input tensor
- c. The same batch size of the input tensor

Unless specified otherwise, arguments are mandatory.

**Input constraints** offset\_x is less than output\_x

**Note:** This function, data layout independent, can be used to concatenate either int8 or uint8 tensors because it does not involve any arithmetic operation

### **Parameters**

- input [in] Pointer to input tensor. Input tensor must not overlap with the output tensor.
- input\_x [in] Width of input tensor
- input\_y [in] Height of input tensor
- input\_z [in] Channels in input tensor
- input\_w [in] Batch size in input tensor
- **output [out]** Pointer to output tensor. Expected to be at least (input\_x \* input\_y \* input\_z \* input\_w) + offset\_x bytes.

- output\_x [in] Width of output tensor
- offset\_x [in] The offset (in number of elements) on the X axis to start concatenating the input tensor It is user responsibility to provide the correct value

```
void riscv_concatenation_s8_y(const int8_t *input, const uint16_t input_x, const uint16_t input_y, const uint16_t input_w, int8_t *output, const uint16_t output_y, const uint32_t offset_y)
```

int8/uint8 concatenation function to be used for concatenating N-tensors along the Y axis This function should be called for each input tensor to concatenate. The argument offset\_y will be used to store the input tensor in the correct position in the output tensor

```
i.e. offset_y = 0 for(i = 0 i < num_input_tensors; ++i) { riscv_concatenation_s8_y(&input[i], ..., &output, ..., ..., offset_y) offset_y += input_y[i] }
```

This function assumes that the output tensor has:

- a. The same width of the input tensor
- b. The same number of channels of the input tensor
- c. The same batch size of the input tensor

Unless specified otherwise, arguments are mandatory.

**Input constraints** offset\_y is less than output\_y

**Note:** This function, data layout independent, can be used to concatenate either int8 or uint8 tensors because it does not involve any arithmetic operation

### **Parameters**

- **input [in]** Pointer to input tensor. Input tensor must not overlap with the output tensor.
- **input\_x [in]** Width of input tensor
- input\_y [in] Height of input tensor
- input\_z [in] Channels in input tensor
- input\_w [in] Batch size in input tensor
- **output [out]** Pointer to output tensor. Expected to be at least (input\_z \* input\_w \* input\_x \* input\_y) + offset\_y bytes.
- output\_y [in] Height of output tensor
- **offset\_y [in]** The offset on the Y axis to start concatenating the input tensor It is user responsibility to provide the correct value

int8/uint8 concatenation function to be used for concatenating N-tensors along the Z axis This function should be called for each input tensor to concatenate. The argument offset\_z will be used to store the input tensor in the correct position in the output tensor

```
i.e. offset_z = 0 for(i = 0 i < num_input_tensors; ++i) { riscv_concatenation_s8_z(&input[i], ..., &output, ..., ..., offset_z) offset_z += input_z[i] }
```

This function assumes that the output tensor has:

- a. The same width of the input tensor
- b. The same height of the input tensor
- c. The same batch size of the input tensor

Unless specified otherwise, arguments are mandatory.

**Input constraints** offset z is less than output z

**Note:** This function, data layout independent, can be used to concatenate either int8 or uint8 tensors because it does not involve any arithmetic operation

### **Parameters**

- **input** [in] Pointer to input tensor. Input tensor must not overlap with output tensor.
- input\_x [in] Width of input tensor
- input\_y [in] Height of input tensor
- input\_z [in] Channels in input tensor
- input\_w [in] Batch size in input tensor
- **output [out]** Pointer to output tensor. Expected to be at least (input\_x \* input\_y \* input\_z \* input\_w) + offset\_z bytes.
- **output\_z [in]** Channels in output tensor
- offset\_z [in] The offset on the Z axis to start concatenating the input tensor It is user responsibility to provide the correct value

## **Convolution Functions**

## GetBufferSizeNNConv

```
int32_t riscv_convolve_s16_get_buffer_size(const nmsis_nn_dims *input_dims, const nmsis_nn_dims *filter_dims)
```

```
int32_t riscv_convolve_wrapper_s16_get_buffer_size(const nmsis_nn_conv_params *conv_params, const nmsis_nn_dims *input_dims, const nmsis_nn_dims *filter_dims, const nmsis_nn_dims *output_dims)
```

```
int32_t riscv_convolve_wrapper_s16_get_buffer_size_dsp(const nmsis_nn_conv_params *conv_params, const nmsis_nn_dims *input_dims, const nmsis_nn_dims *filter_dims, const nmsis_nn_dims *output_dims)
```

int32\_t riscv\_convolve\_s4\_get\_buffer\_size(const nmsis\_nn\_dims \*input\_dims, const nmsis\_nn\_dims \*filter dims)

int32\_t riscv\_convolve\_1\_x\_n\_s4\_get\_buffer\_size(const nmsis\_nn\_conv\_params \*conv\_params, const nmsis\_nn\_dims \*input\_dims, const nmsis\_nn\_dims \*filter\_dims, const nmsis\_nn\_dims \*output\_dims)

int32\_t riscv\_convolve\_1x1\_s4\_fast\_get\_buffer\_size(const nmsis\_nn\_dims \*input\_dims)

```
int32_t riscv_convolve_wrapper_s4_get_buffer_size(const nmsis_nn_conv_params *conv_params, const
                                                      nmsis_nn_dims *input_dims, const nmsis_nn_dims
                                                      *filter dims, const nmsis nn dims *output dims)
int32_t riscv_convolve_wrapper_s4_get_buffer_size_dsp(const nmsis_nn_conv_params *conv_params,
                                                           const nmsis_nn_dims *input_dims, const
                                                           nmsis_nn_dims *filter_dims, const
                                                           nmsis_nn_dims *output_dims)
int32_t riscv_convolve_s8_get_buffer_size(const nmsis_nn_dims *input_dims, const nmsis_nn_dims
                                             *filter dims)
int32 t riscv_convolve_1_x_n_s8_get_buffer_size(const nmsis_nn_conv_params *conv_params, const
                                                    nmsis_nn_dims *input_dims, const nmsis_nn_dims
                                                    *filter_dims, const nmsis_nn_dims *output_dims)
int32_t riscv_convolve_1x1_s8_fast_get_buffer_size(const nmsis_nn_dims *input_dims)
int32_t riscv_convolve_wrapper_s8_get_buffer_size(const nmsis_nn_conv_params *conv_params, const
                                                      nmsis_nn_dims *input_dims, const nmsis_nn_dims
                                                      *filter_dims, const nmsis_nn_dims *output_dims)
int32_t riscv_convolve_wrapper_s8_get_buffer_size_dsp(const nmsis_nn_conv_params *conv_params,
                                                           const nmsis_nn_dims *input_dims, const
                                                           nmsis_nn_dims *filter_dims, const
                                                           nmsis_nn_dims *output_dims)
 _STATIC_INLINE int32_t riscv_depthwise_conv_fast_s16_get_buffer_size_dsp (const nmsis_nn_dims *input_d
const nmsis_nn_dims *filter_dims)
int32_t riscv_depthwise_conv_fast_s16_get_buffer_size(const nmsis_nn_dims *input_dims, const
                                                           nmsis_nn_dims *filter_dims)
int32_t riscv_depthwise_conv_wrapper_s16_get_buffer_size(const nmsis_nn_dw_conv_params
                                                              *dw_conv_params, const nmsis_nn_dims
                                                              *input_dims, const nmsis_nn_dims
                                                              *filter_dims, const nmsis_nn_dims
                                                              *output dims)
int32_t riscv_depthwise_conv_wrapper_s16_get_buffer_size_dsp(const nmsis_nn_dw_conv_params
                                                                   *dw_conv_params, const
                                                                   nmsis_nn_dims *input_dims, const
                                                                   nmsis_nn_dims *filter_dims, const
                                                                   nmsis nn dims *output dims)
int32_t riscv_depthwise_conv_s4_opt_get_buffer_size(const nmsis_nn_dims *input_dims, const
                                                        nmsis_nn_dims *filter_dims)
int32_t riscv_depthwise_conv_wrapper_s4_get_buffer_size(const nmsis_nn_dw_conv_params
                                                             *dw_conv_params, const nmsis_nn_dims
                                                             *input_dims, const nmsis_nn_dims
```

4.3. NMSIS NN API 1051

\*filter\_dims, const nmsis\_nn\_dims

\*output\_dims)

```
int32 t riscv_depthwise_conv_wrapper_s4_get_buffer_size_dsp(const nmsis nn dw conv params
                                                                 *dw conv params, const
                                                                 nmsis nn dims *input dims, const
                                                                 nmsis_nn_dims *filter_dims, const
                                                                 nmsis_nn_dims *output_dims)
int32_t riscv_depthwise_conv_s8_opt_get_buffer_size_dsp(const nmsis_nn_dims *input_dims, const
                                                            nmsis_nn_dims *filter_dims)
int32_t riscv_depthwise_conv_s8_opt_get_buffer_size(const nmsis_nn_dims *input_dims, const
                                                        nmsis nn dims *filter dims)
int32 triscv_depthwise_conv_wrapper_s8_get_buffer_size(const nmsis_nn_dw_conv_params
                                                             *dw_conv_params, const nmsis_nn_dims
                                                             *input_dims, const nmsis_nn_dims
                                                             *filter_dims, const nmsis_nn_dims
                                                             *output_dims)
int32_t riscv_depthwise_conv_wrapper_s8_get_buffer_size_dsp(const nmsis_nn_dw_conv_params
                                                                 *dw_conv_params, const
                                                                 nmsis_nn_dims *input_dims, const
                                                                 nmsis nn dims *filter dims, const
                                                                 nmsis_nn_dims *output_dims)
int32_t riscv_transpose_conv_s8_get_buffer_size(const nmsis_nn_dims *input_dims, const
```

nmsis\_nn\_dims \*filter\_dims, const nmsis\_nn\_dims \*out\_dims)

\*out\_dims)

int32\_t riscv\_transpose\_conv\_s8\_get\_buffer\_size\_dsp(const nmsis\_nn\_dims \*input\_dims, const nmsis\_nn\_dims \*filter\_dims, const nmsis\_nn\_dims \*output\_dims)

group GetBufferSizeNNConv

## **Functions**

int32\_t riscv\_convolve\_s16\_get\_buffer\_size(const nmsis\_nn\_dims \*input\_dims, const nmsis\_nn\_dims \*filter\_dims)

Get the required buffer size for s16 convolution function.

## **Parameters**

- input\_dims [in] Input (activation) tensor dimensions. Format: [N, H, W, C\_IN]
- **filter\_dims [in]** Filter tensor dimensions. Format: [C\_OUT, HK, WK, C\_IN] where HK and WK are the spatial filter dimensions

**Returns** The function returns required buffer size(bytes)

int32\_t riscv\_convolve\_wrapper\_s16\_get\_buffer\_size(const nmsis\_nn\_conv\_params \*conv\_params, const nmsis\_nn\_dims \*input\_dims, const nmsis\_nn\_dims \*filter\_dims, const nmsis\_nn\_dims \*output\_dims)

Get the required buffer size for riscy convolve wrapper s16.

### **Parameters**

- **conv\_params [in]** Convolution parameters (e.g. strides, dilations, pads,...). conv\_params->input\_offset: Not used conv\_params->output\_offset: Not used
- input\_dims [in] Input (activation) dimensions. Format: [N, H, W, C\_IN]
- **filter\_dims [in]** Filter dimensions. Format: [C\_OUT, HK, WK, C\_IN] where HK and WK are the spatial filter dimensions
- output\_dims [in] Output tensor dimensions. Format: [N, H, W, C\_OUT]

**Returns** The function returns required buffer size(bytes)

\*input\_dims, const nmsis\_nn\_dims

\*filter\_dims, const nmsis\_nn\_dims

\*output\_dims)

Get the required buffer size for riscv\_convolve\_wrapper\_s16 for for processors with DSP extension. Refer to riscv\_convolve\_wrapper\_s16\_get\_buffer\_size() for function argument details.

**Note:** Intended for compilation on Host. If compiling for an Riscv target, use riscv\_convolve\_wrapper\_s16\_get\_buffer\_size().

int32\_t riscv\_convolve\_s4\_get\_buffer\_size(const nmsis\_nn\_dims \*input\_dims, const nmsis\_nn\_dims \*filter dims)

Get the required buffer size for s4 convolution function.

### **Parameters**

- input\_dims [in] Input (activation) tensor dimensions. Format: [N, H, W, C\_IN]
- **filter\_dims [in]** Filter tensor dimensions. Format: [C\_OUT, HK, WK, C\_IN] where HK and WK are the spatial filter dimensions

**Returns** The function returns required buffer size(bytes)

int32\_t riscv\_convolve\_1\_x\_n\_s4\_get\_buffer\_size(const nmsis\_nn\_conv\_params \*conv\_params, const nmsis\_nn\_dims \*input\_dims, const nmsis\_nn\_dims \*filter\_dims, const nmsis\_nn\_dims \*output\_dims)

Get the required additional buffer size for 1xn convolution.

### **Parameters**

- **conv\_params [in]** Convolution parameters (e.g. strides, dilations, pads,...). Range of conv\_params->input\_offset: [-127, 128] Range of conv\_params->output\_offset: [-128, 127]
- input\_dims [in] Input (activation) tensor dimensions. Format: [N, H, W, C\_IN]
- **filter\_dims [in]** Filter tensor dimensions. Format: [C\_OUT, 1, WK, C\_IN] where WK is the horizontal spatial filter dimension
- output\_dims [in] Output tensor dimensions. Format: [N, H, W, C\_OUT]

**Returns** The function returns required buffer size(bytes)

int32\_t riscv\_convolve\_1x1\_s4\_fast\_get\_buffer\_size(const nmsis\_nn\_dims \*input\_dims)

Get the required buffer size for riscv\_convolve\_1x1\_s4\_fast.

Parameters input\_dims - [in] Input (activation) dimensions

**Returns** The function returns the required buffer size in bytes

int32\_t riscv\_convolve\_wrapper\_s4\_get\_buffer\_size(const nmsis\_nn\_conv\_params \*conv\_params, const nmsis\_nn\_dims \*input\_dims, const nmsis\_nn\_dims \*filter\_dims, const nmsis\_nn\_dims \*output\_dims)

Get the required buffer size for riscv\_convolve\_wrapper\_s4.

#### **Parameters**

- **conv\_params [in]** Convolution parameters (e.g. strides, dilations, pads,...). Range of conv\_params->input\_offset: [-127, 128] Range of conv\_params->output\_offset: [-128, 127]
- input\_dims [in] Input (activation) dimensions. Format: [N, H, W, C\_IN]
- **filter\_dims [in]** Filter dimensions. Format: [C\_OUT, HK, WK, C\_IN] where HK and WK are the spatial filter dimensions
- $output\_dims [in]$  Output tensor dimensions. Format: [N, H, W, C\_OUT]

**Returns** The function returns required buffer size(bytes)

Get the required buffer size for riscv\_convolve\_wrapper\_s4 for processors with DSP extension. Refer to riscv\_convolve\_wrapper\_s4\_get\_buffer\_size() for function argument details.

**Note:** Intended for compilation on Host. If compiling for an Riscv target, use riscv\_convolve\_wrapper\_s4\_get\_buffer\_size().

int32\_t riscv\_convolve\_s8\_get\_buffer\_size(const nmsis\_nn\_dims \*input\_dims, const nmsis\_nn\_dims \*filter dims)

Get the required buffer size for s8 convolution function.

### **Parameters**

- input\_dims [in] Input (activation) tensor dimensions. Format: [N, H, W, C\_IN]
- **filter\_dims [in]** Filter tensor dimensions. Format: [C\_OUT, HK, WK, C\_IN] where HK and WK are the spatial filter dimensions

**Returns** The function returns required buffer size(bytes)

```
int32_t riscv_convolve_1_x_n_s8_get_buffer_size(const nmsis_nn_conv_params *conv_params, const nmsis_nn_dims *input_dims, const nmsis_nn_dims *filter_dims, const nmsis_nn_dims *output_dims)
```

Get the required additional buffer size for 1xn convolution.

### **Parameters**

- **conv\_params [in]** Convolution parameters (e.g. strides, dilations, pads,...). Range of conv\_params->input\_offset: [-127, 128] Range of conv\_params->output\_offset: [-128, 127]
- input\_dims [in] Input (activation) tensor dimensions. Format: [N, H, W, C\_IN]

- **filter\_dims [in]** Filter tensor dimensions. Format: [C\_OUT, 1, WK, C\_IN] where WK is the horizontal spatial filter dimension
- output\_dims [in] Output tensor dimensions. Format: [N, H, W, C\_OUT]

**Returns** The function returns required buffer size(bytes)

int32\_t riscv\_convolve\_1x1\_s8\_fast\_get\_buffer\_size(const nmsis\_nn\_dims \*input\_dims)

Get the required buffer size for riscv\_convolve\_1x1\_s8\_fast.

Parameters input\_dims - [in] Input (activation) dimensions

**Returns** The function returns the required buffer size in bytes

int32\_t riscv\_convolve\_wrapper\_s8\_get\_buffer\_size(const nmsis\_nn\_conv\_params \*conv\_params, const nmsis\_nn\_dims \*input\_dims, const nmsis\_nn\_dims \*filter\_dims, const nmsis\_nn\_dims \*output\_dims)

Get the required buffer size for riscv\_convolve\_wrapper\_s8.

#### **Parameters**

- **conv\_params [in]** Convolution parameters (e.g. strides, dilations, pads,...). Range of conv\_params->input\_offset: [-127, 128] Range of conv\_params->output\_offset: [-128, 127]
- input\_dims [in] Input (activation) dimensions. Format: [N, H, W, C\_IN]
- **filter\_dims [in]** Filter dimensions. Format: [C\_OUT, HK, WK, C\_IN] where HK and WK are the spatial filter dimensions
- output\_dims [in] Output tensor dimensions. Format: [N, H, W, C\_OUT]

**Returns** The function returns required buffer size(bytes)

int32\_t riscv\_convolve\_wrapper\_s8\_get\_buffer\_size\_dsp(const nmsis\_nn\_conv\_params

\*conv\_params, const nmsis\_nn\_dims \*input\_dims, const nmsis\_nn\_dims \*filter\_dims, const nmsis\_nn\_dims \*output\_dims)

Get the required buffer size for riscv\_convolve\_wrapper\_s8 for processors with DSP extension. Refer to riscv\_convolve\_wrapper\_s8\_get\_buffer\_size() for function argument details.

**Note:** Intended for compilation on Host. If compiling for an Riscv target, use riscv\_convolve\_wrapper\_s8\_get\_buffer\_size().

\_\_STATIC\_INLINE int32\_t riscv\_depthwise\_conv\_fast\_s16\_get\_buffer\_size\_dsp (const nmsis\_nn\_dims \*inpconst nmsis\_nn\_dims \*filter\_dims)

int32\_t riscv\_depthwise\_conv\_fast\_s16\_get\_buffer\_size(const nmsis\_nn\_dims \*input\_dims, const nmsis\_nn\_dims \*filter\_dims)

Get the required buffer size for optimized s16 depthwise convolution function with constraint that in\_channel equals out\_channel.

### **Parameters**

• **input\_dims** – **[in]** Input (activation) tensor dimensions. Format: [1, H, W, C\_IN] Batch argument N is not used.

• **filter\_dims** – **[in]** Filter tensor dimensions. Format: [1, H, W, C\_OUT]

**Returns** The function returns required buffer size in bytes

Get size of additional buffer required by riscy depthwise conv wrapper s16()

#### **Parameters**

- dw\_conv\_params [in] Depthwise convolution parameters (e.g. strides, dilations, pads,...) Range of dw\_conv\_params->input\_offset: Not used Range of dw\_conv\_params->input\_offset: Not used
- input\_dims [in] Input (activation) tensor dimensions. Format: [H, W, C\_IN] Batch argument N is not used and assumed to be 1.
- **filter\_dims [in]** Filter tensor dimensions. Format: [1, H, W, C\_OUT]
- output\_dims [in] Output tensor dimensions. Format: [1, H, W, C OUT]

**Returns** Size of additional memory required for optimizations in bytes.

## int32\_t riscv\_depthwise\_conv\_wrapper\_s16\_get\_buffer\_size\_dsp(const

nmsis\_nn\_dw\_conv\_params
\*dw\_conv\_params, const
nmsis\_nn\_dims \*input\_dims,
const nmsis\_nn\_dims
\*filter\_dims, const
nmsis\_nn\_dims \*output\_dims)

Get size of additional buffer required by riscv\_depthwise\_conv\_wrapper\_s16() for processors with DSP extension. Refer to riscv\_depthwise\_conv\_wrapper\_s16\_get\_buffer\_size() for function argument details.

**Note:** Intended for compilation on Host. If compiling for an Riscv target, use riscv\_depthwise\_conv\_wrapper\_s16\_get\_buffer\_size().

```
int32_t riscv_depthwise_conv_s4_opt_get_buffer_size(const nmsis_nn_dims *input_dims, const nmsis_nn_dims *filter_dims)
```

Get the required buffer size for optimized s4 depthwise convolution function with constraint that in\_channel equals out channel.

### **Parameters**

- input\_dims [in] Input (activation) tensor dimensions. Format: [1, H, W, C\_IN] Batch argument N is not used.
- filter\_dims [in] Filter tensor dimensions. Format: [1, H, W, C\_OUT]

**Returns** The function returns required buffer size in bytes

Get size of additional buffer required by riscv\_depthwise\_conv\_wrapper\_s4()

### **Parameters**

- dw\_conv\_params [in] Depthwise convolution parameters (e.g. strides, dilations, pads,...) Range of dw\_conv\_params->input\_offset : [-127, 128] Range of dw\_conv\_params->input\_offset : [-128, 127]
- input\_dims [in] Input (activation) tensor dimensions. Format: [H, W, C\_IN] Batch argument N is not used and assumed to be 1.
- filter\_dims [in] Filter tensor dimensions. Format: [1, H, W, C OUT]
- output\_dims [in] Output tensor dimensions. Format: [1, H, W, C\_OUT]

**Returns** Size of additional memory required for optimizations in bytes.

Get size of additional buffer required by riscv\_depthwise\_conv\_wrapper\_s4() for processors with DSP extension. Refer to riscv\_depthwise\_conv\_wrapper\_s4\_get\_buffer\_size() for function argument details.

**Note:** Intended for compilation on Host. If compiling for an Riscv target, use riscv\_depthwise\_conv\_wrapper\_s4\_get\_buffer\_size().

```
int32_t riscv_depthwise_conv_s8_opt_get_buffer_size_dsp(const nmsis_nn_dims *input_dims, const nmsis_nn_dims *filter_dims)
```

Get the required buffer size for optimized s8 depthwise convolution function with constraint that in\_channel equals out\_channel. This is for processors with DSP extension. Refer to riscv\_depthwise\_conv\_s8\_opt\_get\_buffer\_size() for function argument details.

**Note:** Intended for compilation on Host. If compiling for an Riscv target, use riscv\_depthwise\_conv\_s8\_opt\_get\_buffer\_size(). Note also this is a support function, so not recommended to call directly even on Host.

```
int32_t riscv_depthwise_conv_s8_opt_get_buffer_size(const nmsis_nn_dims *input_dims, const nmsis_nn_dims *filter_dims)
```

Get the required buffer size for optimized s8 depthwise convolution function with constraint that in\_channel equals out\_channel.

### **Parameters**

- **input\_dims [in]** Input (activation) tensor dimensions. Format: [1, H, W, C\_IN] Batch argument N is not used.
- **filter\_dims [in]** Filter tensor dimensions. Format: [1, H, W, C\_OUT]

**Returns** The function returns required buffer size in bytes

```
int32_t riscv_depthwise_conv_wrapper_s8_get_buffer_size(const nmsis_nn_dw_conv_params *dw_conv_params, const nmsis_nn_dims *input_dims, const nmsis_nn_dims *filter_dims, const nmsis nn dims *output dims)
```

Get size of additional buffer required by riscv\_depthwise\_conv\_wrapper\_s8()

### **Parameters**

- dw\_conv\_params [in] Depthwise convolution parameters (e.g. strides, dilations, pads,...) Range of dw\_conv\_params->input\_offset : [-127, 128] Range of dw\_conv\_params->input\_offset : [-128, 127]
- input\_dims [in] Input (activation) tensor dimensions. Format: [H, W, C\_IN] Batch argument N is not used and assumed to be 1.
- filter\_dims [in] Filter tensor dimensions. Format: [1, H, W, C OUT]
- output\_dims [in] Output tensor dimensions. Format: [1, H, W, C\_OUT]

**Returns** Size of additional memory required for optimizations in bytes.

Get size of additional buffer required by riscv\_depthwise\_conv\_wrapper\_s8() for processors with DSP extension. Refer to riscv\_depthwise\_conv\_wrapper\_s8\_get\_buffer\_size() for function argument details.

**Note:** Intended for compilation on Host. If compiling for an Riscv target, use riscv\_depthwise\_conv\_wrapper\_s8\_get\_buffer\_size().

Get the required buffer size for s8 transpose conv function.

### **Parameters**

- input\_dims [in] Input (activation) tensor dimensions. Format: [N, H, W, C\_IN]
- **filter\_dims [in]** Filter tensor dimensions. Format: [C\_OUT, HK, WK, C\_IN] where HK and WK are the spatial filter dimensions
- out\_dims [in] Output tensor dimensions. Format: [N, H, W, C OUT]

**Returns** The function returns required buffer size(bytes)

```
int32_t riscv_transpose_conv_s8_get_buffer_size_dsp(const nmsis_nn_dims *input_dims, const nmsis_nn_dims *filter_dims, const nmsis_nn_dims *output_dims)
```

Get size of additional buffer required by riscv\_transpose\_conv\_s8() for processors with DSP extension. Refer to riscv\_transpose\_conv\_s8\_get\_buffer\_size() for function argument details.

**Note:** Intended for compilation on Host. If compiling for an Riscv target, use riscv\_transpose\_conv\_s8\_get\_buffer\_size().

```
riscv_nmsis_nn_status riscv_convolve_1_x_n_s4 (const nmsis_nn_context *ctx, const nmsis_nn_conv_params *conv_params, const nmsis_nn_per_channel_quant_params *quant_params, const nmsis_nn_dims *input_dims, const int8_t *input_data, const nmsis_nn_dims *filter_dims, const int8_t *filter_data, const nmsis_nn_dims *bias_dims, const int32_t *bias_data, const nmsis_nn_dims *output_dims, int8_t *output_data)
```

```
riscv_nmsis_nn_status riscv_convolve_1_x_n_s8(const nmsis_nn_context *ctx, const nmsis_nn_conv_params
                                                   *conv params, const nmsis nn per channel quant params
                                                   *quant_params, const nmsis_nn_dims *input_dims, const
                                                   int8_t *input_data, const nmsis_nn_dims *filter_dims, const
                                                   int8 t *filter data, const nmsis nn dims *bias dims, const
                                                   int32 t*bias data, const nmsis nn dims*output dims, int8 t
                                                   *output data)
riscv_nmsis_nn_status riscv_convolve_1x1_HWC_q7_fast_nonsquare(const q7_t *Im_in, const uint16_t
                                                                        dim_im_in_x, const uint16_t
                                                                        dim_im_in_y, const uint16_t ch_im_in,
                                                                        const q7_t *wt, const uint16_t
                                                                        ch im out, const uint16 t
                                                                        dim kernel x, const uint16 t
                                                                        dim_kernel_y, const uint16_t
                                                                        padding_x, const uint16_t padding_y,
                                                                        const uint16_t stride_x, const uint16_t
                                                                        stride_y, const q7_t *bias, const
                                                                        uint16_t bias_shift, const uint16_t
                                                                        out_shift, q7_t *Im_out, const uint16_t
                                                                        dim_im_out_x, const uint16_t
                                                                        dim_im_out_y, q15_t *bufferA, q7_t
                                                                        *bufferB)
riscv_nmsis_nn_status riscv_convolve_1x1_s4(const nmsis_nn_context *ctx, const nmsis_nn_conv_params
                                                *conv_params, const nmsis_nn_per_channel_quant_params
                                                 *quant params, const nmsis nn dims *input dims, const int8 t
                                                *input_data, const nmsis_nn_dims *filter_dims, const int8_t
                                                *filter data, const nmsis nn dims *bias dims, const int32 t
                                                *bias_data, const nmsis_nn_dims *output_dims, int8_t
                                                *output data)
riscv_nmsis_nn_status riscv_convolve_1x1_s4_fast(const nmsis_nn_context *ctx, const
                                                       nmsis nn conv params *conv params, const
                                                       nmsis_nn_per_channel_quant_params *quant_params,
                                                       const nmsis nn dims *input dims, const int8 t
                                                       *input_data, const nmsis_nn_dims *filter_dims, const
                                                       int8 t *filter data, const nmsis nn dims *bias dims,
                                                       const int32_t *bias_data, const nmsis_nn_dims
                                                       *output dims, int8 t *output data)
riscv nmsis nn status riscv_convolve_1x1_s8(const nmsis nn context *ctx, const nmsis nn conv params
                                                 *conv params, const nmsis nn per channel quant params
                                                *quant_params, const nmsis_nn_dims *input_dims, const int8_t
                                                *input data, const nmsis nn dims *filter dims, const int8 t
                                                *filter_data, const nmsis_nn_dims *bias_dims, const int32_t
                                                 *bias_data, const nmsis_nn_dims *output_dims, int8_t
                                                *output data)
```

riscv\_nmsis\_nn\_status riscv\_convolve\_1x1\_s8\_fast(const nmsis\_nn\_context \*ctx, const

nmsis\_nn\_conv\_params \*conv\_params, const nmsis\_nn\_per\_channel\_quant\_params \*quant\_params, const nmsis\_nn\_dims \*input\_dims, const int8\_t \*input\_data, const nmsis\_nn\_dims \*filter\_dims, const int8\_t \*filter\_data, const nmsis\_nn\_dims \*bias\_dims, const int32\_t \*bias\_data, const nmsis\_nn\_dims \*output dims, int8 t \*output data)

riscv\_nmsis\_nn\_status **riscv\_convolve\_HWC\_q15\_basic**(const q15\_t \*Im\_in, const uint16\_t dim\_im\_in, const uint16\_t ch\_im\_in, const q15\_t \*wt, const uint16\_t ch\_im\_out, const uint16\_t dim\_kernel, const uint16\_t padding, const uint16\_t stride, const q15\_t \*bias, const uint16\_t bias\_shift, const uint16\_t out\_shift, q15\_t \*Im\_out, const uint16\_t dim\_im\_out, q15\_t \*bufferA, q7\_t \*bufferB)

riscv\_nmsis\_nn\_status **riscv\_convolve\_HWC\_q15\_fast**(const q15\_t \*Im\_in, const uint16\_t dim\_im\_in, const uint16\_t ch\_im\_in, const q15\_t \*wt, const uint16\_t ch\_im\_out, const uint16\_t dim\_kernel, const uint16\_t padding, const uint16\_t stride, const q15\_t \*bias, const uint16\_t bias\_shift, const uint16\_t out\_shift, q15\_t \*Im\_out, const uint16\_t dim\_im\_out, q15\_t \*bufferA, q7\_t \*bufferB)

riscv\_nmsis\_nn\_status riscv\_convolve\_HWC\_q15\_fast\_nonsquare(const q15\_t \*Im\_in, const uint16\_t

dim\_im\_in\_x, const uint16\_t dim\_im\_in\_y, const uint16\_t ch\_im\_in, const q15\_t \*wt, const uint16\_t ch\_im\_out, const uint16\_t dim\_kernel\_x, const uint16\_t dim\_kernel\_y, const uint16\_t padding\_x, const uint16\_t padding\_y, const uint16\_t stride\_x, const uint16\_t stride\_y, const q15\_t \*bias, const uint16\_t bias\_shift, const uint16\_t out\_shift, q15\_t \*Im\_out, const uint16\_t dim\_im\_out\_x, const uint16\_t dim\_im\_out\_y, q15\_t \*bufferA, q7\_t \*bufferB)

riscv\_nmsis\_nn\_status riscv\_convolve\_HWC\_q7\_basic(const q7\_t \*Im\_in, const uint16\_t dim\_im\_in, const uint16\_t ch\_im\_in, const q7\_t \*wt, const uint16\_t ch\_im\_out, const uint16\_t dim\_kernel, const uint16\_t padding, const uint16\_t stride, const q7\_t \*bias, const uint16\_t bias\_shift, const uint16\_t out\_shift, q7\_t \*Im\_out, const uint16\_t dim\_im\_out, q15\_t \*bufferA, q7\_t \*bufferB)

```
riscv nmsis nn status riscv_convolve_HWC_q7_basic_nonsquare(const q7 t *Im in, const uint16 t
                                                                     dim im in x, const uint16 t dim im in y,
                                                                     const uint16 t ch im in, const q7 t *wt,
                                                                     const uint16_t ch_im_out, const uint16_t
                                                                     dim kernel x, const uint16 t dim kernel y,
                                                                     const uint16 t padding x, const uint16 t
                                                                     padding v. const uint16 t stride x. const
                                                                     uint16 t stride y, const q7 t *bias, const
                                                                     uint16 t bias shift, const uint16 t out shift,
                                                                     q7_t *Im_out, const uint16_t
                                                                     dim_im_out_x, const uint16_t
                                                                     dim_im_out_y, q15_t *bufferA, q7_t
                                                                      *bufferB)
riscv_nmsis_nn_status riscv_convolve_HWC_q7_fast(const q7_t *Im_in, const uint16_t dim_im_in, const
                                                        uint16_t ch_im_in, const q7_t *wt, const uint16_t
                                                        ch_im_out, const uint16_t dim_kernel, const uint16_t
                                                        padding, const uint16_t stride, const q7_t *bias, const
                                                        uint16_t bias_shift, const uint16_t out_shift, q7_t
                                                        *Im out, const uint16 t dim im out, q15 t *bufferA,
                                                        q7 t *bufferB)
riscv nmsis nn status riscv_convolve_HWC_q7_fast_nonsquare(const q7 t *Im in, const uint16 t
                                                                    dim im in x, const uint16 t dim im in y,
                                                                    const uint16 t ch im in, const q7 t *wt,
                                                                    const uint16_t ch_im_out, const uint16_t
                                                                    dim kernel x, const uint16 t dim kernel y,
                                                                    const uint16_t padding_x, const uint16_t
                                                                    padding v, const uint16 t stride x, const
                                                                    uint16_t stride_y, const q7_t *bias, const
                                                                    uint16_t bias_shift, const uint16_t out_shift,
                                                                    q7_t *Im_out, const uint16_t dim_im_out_x,
                                                                    const uint16_t dim_im_out_y, q15_t
                                                                    *bufferA, q7_t *bufferB)
risev nmsis nn status risev_convolve_HWC_q7_RGB(const q7 t *Im in, const uint16 t dim im in, const
                                                      uint16_t ch_im_in, const q7_t *wt, const uint16_t
                                                      ch im out, const uint16 t dim kernel, const uint16 t
                                                      padding, const uint16_t stride, const q7_t *bias, const
                                                      uint16 t bias shift, const uint16 t out shift, q7 t *Im out,
                                                      const uint16_t dim_im_out, q15_t *bufferA, q7_t *bufferB)
riscv_nmsis_nn_status riscv_convolve_s16(const nmsis_nn_context *ctx, const nmsis_nn_conv_params
                                              *conv params, const nmsis nn per channel quant params
                                              *quant params, const nmsis nn dims *input dims, const int16 t
                                             *input_data, const nmsis_nn_dims *filter_dims, const int8_t
                                             *filter_data, const nmsis_nn_dims *bias_dims, const
                                             nmsis_nn_bias_data *bias_data, const nmsis_nn_dims
                                              *output_dims, int16_t *output_data)
riscv_nmsis_nn_status riscv_convolve_s4(const nmsis_nn_context *ctx, const nmsis_nn_conv_params
                                            *conv_params, const nmsis_nn_per_channel_quant_params
                                             *quant_params, const nmsis_nn_dims *input_dims, const int8_t
                                            *input_data, const nmsis_nn_dims *filter_dims, const int8_t
```

4.3. NMSIS NN API 1061

\*packed\_filter\_data, const nmsis\_nn\_dims \*bias\_dims, const int32\_t \*bias\_data, const nmsis\_nn\_dims \*output\_dims, int8\_t \*output\_data)

```
*conv params, const nmsis nn per channel quant params
                                           *quant_params, const nmsis_nn_dims *input_dims, const int8_t
                                           *input_data, const nmsis_nn_dims *filter_dims, const int8_t
                                           *filter data, const nmsis nn dims *bias dims, const int32 t
                                           *bias data, const nmsis nn dims *output dims, int8 t *output data)
riscv_nmsis_nn_status riscv_convolve_wrapper_s16(const nmsis_nn_context *ctx, const
                                                      nmsis_nn_conv_params *conv_params, const
                                                      nmsis_nn_per_channel_quant_params *quant_params,
                                                      const nmsis_nn_dims *input_dims, const int16_t
                                                      *input_data, const nmsis_nn_dims *filter_dims, const
                                                      int8 t *filter data, const nmsis nn dims *bias dims,
                                                      const nmsis nn bias data *bias data, const
                                                      nmsis_nn_dims *output_dims, int16_t *output_data)
riscv_nmsis_nn_status riscv_convolve_wrapper_s4(const nmsis_nn_context *ctx, const nmsis_nn_conv_params
                                                     *conv params, const nmsis nn per channel quant params
                                                     *quant_params, const nmsis_nn_dims *input_dims, const
                                                     int8_t *input_data, const nmsis_nn_dims *filter_dims,
                                                     const int8_t *filter_data, const nmsis_nn_dims *bias_dims,
                                                     const int32_t *bias_data, const nmsis_nn_dims
                                                     *output_dims, int8_t *output_data)
riscv nmsis nn status riscv_convolve_wrapper_s8(const nmsis nn context *ctx, const nmsis nn conv params
                                                     *conv_params, const nmsis_nn_per_channel_quant_params
                                                     *quant_params, const nmsis_nn_dims *input_dims, const
                                                     int8_t *input_data, const nmsis_nn_dims *filter_dims,
                                                     const int8_t *filter_data, const nmsis_nn_dims *bias_dims,
                                                     const int32_t *bias_data, const nmsis_nn_dims
                                                     *output_dims, int8_t *output_data)
riscv_nmsis_nn_status riscv_depthwise_conv_3x3_s8(const nmsis_nn_context *ctx, const
                                                       nmsis_nn_dw_conv_params *dw_conv_params, const
                                                       nmsis_nn_per_channel_quant_params *quant_params,
                                                       const nmsis_nn_dims *input_dims, const int8_t *input,
                                                       const nmsis_nn_dims *filter_dims, const int8_t *kernel,
                                                       const nmsis_nn_dims *bias_dims, const int32_t *bias,
                                                       const nmsis_nn_dims *output_dims, int8_t *output)
riscv_nmsis_nn_status riscv_depthwise_conv_fast_s16(const nmsis_nn_context *ctx, const
                                                          nmsis_nn_dw_conv_params *dw_conv_params, const
                                                          nmsis_nn_per_channel_quant_params *quant_params,
                                                          const nmsis_nn_dims *input_dims, const int16_t
                                                          *input, const nmsis_nn_dims *filter_dims, const int8_t
                                                          *kernel, const nmsis_nn_dims *bias_dims, const
                                                          int64_t *bias, const nmsis_nn_dims *output_dims,
                                                          int16_t *output)
static void __attribute__ ((unused))
```

riscv nmsis nn status **riscv\_convolve\_s8**(const nmsis nn context \*ctx, const nmsis nn conv params

static void **depthwise\_conv\_s16\_generic\_s16** (const int16\_t \*input, const uint16\_t input\_batches, const uint16\_t input\_x, const uint16\_t input\_y, const uint16\_t input\_ch, const int8\_t \*kernel, const uint16\_t ch\_mult, const uint16\_t kernel\_x, const uint16\_t kernel\_y, const uint16\_t pad\_x, const uint16\_t pad\_y, const uint16\_t stride\_y, const int64\_t \*bias, int16\_t \*output, const int32\_t \*output\_shift, const int32\_t \*output\_mult, const uint16\_t output\_x, const uint16\_t output\_y, const int32\_t output\_activation\_min, const int32\_t output\_activation\_min, const uint16\_t dilation\_y)

riscv\_nmsis\_nn\_status riscv\_depthwise\_conv\_s16(const nmsis\_nn\_context \*ctx, const

nmsis\_nn\_dw\_conv\_params \*dw\_conv\_params, const nmsis\_nn\_per\_channel\_quant\_params \*quant\_params, const nmsis\_nn\_dims \*input\_dims, const int16\_t \*input, const nmsis\_nn\_dims \*filter\_dims, const int8\_t \*kernel, const nmsis\_nn\_dims \*bias\_dims, const int64\_t \*bias, const nmsis\_nn\_dims \*output\_dims, int16\_t \*output)

static void **depthwise\_conv\_s4\_generic**(const int8\_t \*input, const int32\_t input\_batches, const int32\_t input\_x, const int32\_t input\_y, const int32\_t input\_ch, const int8\_t \*kernel, const int32\_t output\_ch, const int32\_t ch\_mult, const int32\_t kernel\_x, const int32\_t kernel\_y, const int32\_t pad\_x, const int32\_t pad\_y, const int32\_t stride\_x, const int32\_t stride\_y, const int32\_t \*bias, int8\_t \*output, const int32\_t \*output\_shift, const int32\_t \*output\_mult, const int32\_t output\_x, const int32\_t output\_y, const int32\_t output\_offset, const int32\_t input\_offset, const int32\_t output\_activation\_min, const int32\_t output\_activation\_max, const int32\_t dilation\_x, const int32\_t dilation\_x, const int32\_t dilation\_x, const int32\_t

 $riscv\_nmsis\_nn\_status \ \textbf{riscv\_depthwise\_conv\_s4} (const \ nmsis\_nn\_context \ *ctx, const$ 

nmsis\_nn\_dw\_conv\_params \*dw\_conv\_params, const nmsis\_nn\_per\_channel\_quant\_params \*quant\_params, const nmsis\_nn\_dims \*input\_dims, const int8\_t \*input, const nmsis\_nn\_dims \*filter\_dims, const int8\_t \*kernel, const nmsis\_nn\_dims \*bias\_dims, const int32\_t \*bias, const nmsis\_nn\_dims \*output\_dims, int8\_t \*output)

riscv\_nmsis\_nn\_status riscv\_depthwise\_conv\_s4\_opt(const nmsis\_nn\_context \*ctx, const

nmsis\_nn\_dw\_conv\_params \*dw\_conv\_params, const nmsis\_nn\_per\_channel\_quant\_params \*quant\_params, const nmsis\_nn\_dims \*input\_dims, const int8\_t \*input, const nmsis\_nn\_dims \*filter\_dims, const int8\_t \*kernel, const nmsis\_nn\_dims \*bias\_dims, const int32\_t \*bias, const nmsis\_nn\_dims \*output\_dims, int8\_t \*output)

static void **depthwise\_conv\_s8\_mult\_4**(const int8\_t \*input, const int32\_t input\_x, const int32\_t input\_y, const int32\_t input\_ch, const int32\_t input\_ch, const int32\_t kernel, const int32\_t ch\_mult, const int32\_t kernel\_x, const int32\_t kernel\_y, const int32\_t pad\_x, const int32\_t pad\_y, const int32\_t stride\_x, const int32\_t stride\_y, const int32\_t \*bias, int8\_t \*output, const int32\_t \*output\_shift, const int32\_t \*output\_mult, const int32\_t output\_x, const int32\_t output\_y, const int32\_t output\_offset, const int32\_t input\_offset, const int32\_t output activation min, const int32\_t output activation max)

 $static\ void\ \textbf{depthwise\_conv\_s8\_generic} (const\ int8\_t\ *input,\ const\ uint16\_t\ input\_batches,\ const\ uint16\_t\ input\_batche$ 

input\_x, const uint16\_t input\_y, const uint16\_t input\_ch, const int8\_t \*kernel, const uint16\_t output\_ch, const uint16\_t ch\_mult, const uint16\_t kernel\_x, const uint16\_t kernel\_y, const uint16\_t pad\_x, const uint16\_t pad\_y, const uint16\_t stride\_x, const uint16\_t stride\_y, const int32\_t \*bias, int8\_t \*output, const int32\_t \*output\_shift, const int32\_t \*output\_mult, const uint16\_t output\_x, const uint16\_t output\_y, const int32\_t output\_offset, const int32\_t output\_activation\_min, const int32\_t output\_activation\_max, const uint16\_t dilation\_y)

riscv\_nmsis\_nn\_status riscv\_depthwise\_conv\_s8(const nmsis\_nn\_context \*ctx, const

nmsis\_nn\_dw\_conv\_params \*dw\_conv\_params, const nmsis\_nn\_per\_channel\_quant\_params \*quant\_params, const nmsis\_nn\_dims \*input\_dims, const int8\_t \*input, const nmsis\_nn\_dims \*filter\_dims, const int8\_t \*kernel, const nmsis\_nn\_dims \*bias\_dims, const int32\_t \*bias, const nmsis\_nn\_dims \*output\_dims, int8\_t \*output)

riscv\_nmsis\_nn\_status riscv\_depthwise\_conv\_s8\_opt(const nmsis\_nn\_context \*ctx, const

nmsis\_nn\_dw\_conv\_params \*dw\_conv\_params, const nmsis\_nn\_per\_channel\_quant\_params \*quant\_params, const nmsis\_nn\_dims \*input\_dims, const int8\_t \*input, const nmsis\_nn\_dims \*filter\_dims, const int8\_t \*kernel, const nmsis\_nn\_dims \*bias\_dims, const int32\_t \*bias, const nmsis\_nn\_dims \*output\_dims, int8\_t \*output)

riscv\_nmsis\_nn\_status riscv\_depthwise\_conv\_wrapper\_s16(const nmsis\_nn\_context \*ctx, const

nmsis\_nn\_dw\_conv\_params \*dw\_conv\_params, const nmsis\_nn\_per\_channel\_quant\_params \*quant\_params, const nmsis\_nn\_dims \*input\_dims, const int16\_t \*input, const nmsis\_nn\_dims \*filter\_dims, const int8\_t \*filter, const nmsis\_nn\_dims \*bias\_dims, const int64\_t \*bias, const nmsis\_nn\_dims \*output\_dims, int16\_t \*output)

riscv\_nmsis\_nn\_status riscv\_depthwise\_conv\_wrapper\_s4(const nmsis\_nn\_context \*ctx, const

nmsis\_nn\_dw\_conv\_params \*dw\_conv\_params, const nmsis\_nn\_per\_channel\_quant\_params \*quant\_params, const nmsis\_nn\_dims \*input\_dims, const int8\_t \*input, const nmsis\_nn\_dims \*filter\_dims, const int8\_t \*filter, const nmsis\_nn\_dims \*bias\_dims, const int32\_t \*bias, const nmsis\_nn\_dims \*output\_dims, int8\_t \*output)

riscv\_nmsis\_nn\_status riscv\_depthwise\_conv\_wrapper\_s8(const nmsis\_nn\_context \*ctx, const

nmsis\_nn\_dw\_conv\_params \*dw\_conv\_params, const nmsis\_nn\_per\_channel\_quant\_params \*quant\_params, const nmsis\_nn\_dims \*input\_dims, const int8\_t \*input, const nmsis\_nn\_dims \*filter\_dims, const int8\_t \*filter, const nmsis\_nn\_dims \*bias\_dims, const int32\_t \*bias, const nmsis\_nn\_dims \*output\_dims, int8\_t \*output)

riscv\_nmsis\_nn\_status riscv\_depthwise\_separable\_conv\_HWC\_q7 (const q7\_t \*Im\_in, const uint16\_t dim\_im\_in, const uint16\_t ch\_im\_in, const q7\_t \*wt, const uint16\_t ch\_im\_out, const uint16\_t dim\_kernel, const uint16\_t padding, const uint16\_t stride, const q7\_t \*bias, const uint16\_t bias\_shift, const uint16\_t out\_shift, q7\_t \*Im\_out, const uint16\_t dim\_im\_out, q15\_t \*bufferA, q7\_t \*bufferB)

riscv\_nmsis\_nn\_status riscv\_depthwise\_separable\_conv\_HWC\_q7\_nonsquare(const q7\_t \*Im\_in, const

uint16\_t dim\_im\_in\_x, const uint16\_t dim\_im\_in\_y, const uint16 t ch im in, const q7 t \*wt, const uint16\_t ch\_im\_out, const uint16\_t dim\_kernel\_x, const uint16\_t dim\_kernel\_y, const uint16\_t padding\_x, const uint16\_t padding\_y, const uint16\_t stride\_x, const uint16\_t stride\_y, const q7\_t \*bias, const uint16 t bias\_shift, const uint16\_t out\_shift, q7\_t \*Im\_out, const uint16\_t dim\_im\_out\_x, const uint16\_t dim\_im\_out\_y, q15\_t \*bufferA, q7\_t \*bufferB)

riscv\_nmsis\_nn\_status riscv\_transpose\_conv\_s8(const nmsis\_nn\_context \*ctx, const nmsis\_nn\_context \*output\_ctx, const nmsis\_nn\_transpose\_conv\_params \*transpose\_conv\_params, const nmsis\_nn\_per\_channel\_quant\_params \*quant\_params, const nmsis\_nn\_dims \*input\_dims, const int8\_t \*input\_data, const nmsis\_nn\_dims \*filter\_dims, const int8\_t \*filter\_data, const nmsis\_nn\_dims \*bias\_dims, const int32\_t \*bias\_data, const nmsis\_nn\_dims \*output\_dims, int8\_t \*output\_data)

### group NNConv

Collection of convolution, depthwise convolution functions and their variants.

The convolution is implemented in 2 steps: im2col and General Matrix Multiplication(GEMM)

im2col is a process of converting each patch of image data into a column. After im2col, the convolution is computed as matrix-matrix multiplication.

To reduce the memory footprint, the im2col is performed partially. Each iteration, only a few column (i.e., patches) are generated followed by GEMM.

### **Functions**

riscv\_nmsis\_nn\_status riscv\_convolve\_1\_x\_n\_s4(const nmsis\_nn\_context \*ctx, const nmsis\_nn\_conv\_params \*conv\_params, const nmsis\_nn\_per\_channel\_quant\_params \*quant\_params, const nmsis\_nn\_dims \*input\_dims, const int8\_t \*input\_data, const nmsis\_nn\_dims \*filter\_dims, const int8\_t \*filter\_data, const nmsis\_nn\_dims \*bias\_dims, const int32\_t \*bias\_data, const nmsis\_nn\_dims \*output\_dims, int8\_t \*output\_data)

1xn convolution for s4 weights

- Supported framework: TensorFlow Lite Micro
- The following constrains on the arguments apply
  - a. stride.w \* input\_dims->c is a multiple of 4
  - b. Explicit constraints(since it is for 1xN convolution) -## input\_dims->h equals 1 -## output\_dims->h equals 1 -## filter\_dims->h equals 1

Todo:

Remove constraint on output\_dims->w to make the function generic.

#### **Parameters**

- **ctx** [**inout**] Function context that contains the additional buffer if required by the function. riscv\_convolve\_1\_x\_n\_s4\_get\_buffer\_size will return the buffer\_size if required The caller is expected to clear the buffer, if applicable, for security reasons.
- **conv\_params [in]** Convolution parameters (e.g. strides, dilations, pads,...). Range of conv\_params->input\_offset: [-127, 128] Range of conv\_params->output\_offset: [-128, 127]
- quant\_params [in] Per-channel quantization info. It contains the multiplier and shift values to be applied to each output channel
- input\_dims [in] Input (activation) tensor dimensions. Format: [N, H, W, C\_IN]
- input\_data [in] Input (activation) data pointer. Data type: int8
- **filter\_dims [in]** Filter tensor dimensions. Format: [C\_OUT, 1, WK, C\_IN] where WK is the horizontal spatial filter dimension
- filter\_data [in] Filter data pointer. Data type: int8 as packed int4
- bias\_dims [in] Bias tensor dimensions. Format: [C\_OUT]
- bias\_data [in] Optional bias data pointer. Data type: int32
- output\_dims [in] Output tensor dimensions. Format: [N, H, W, C\_OUT]
- output\_data [out] Output data pointer. Data type: int8

**Returns** The function returns either RISCV\_NMSIS\_NN\_ARG\_ERROR if argument constraints fail. or, RISCV\_NMSIS\_NN\_SUCCESS on successful completion.

riscv\_nmsis\_nn\_status riscv\_convolve\_1\_x\_n\_s8(const nmsis\_nn\_context \*ctx, const

nmsis\_nn\_conv\_params \*conv\_params, const nmsis\_nn\_per\_channel\_quant\_params \*quant\_params, const nmsis\_nn\_dims \*input\_dims, const int8\_t \*input\_data, const nmsis\_nn\_dims \*filter\_dims, const int8\_t \*filter\_data, const nmsis\_nn\_dims \*bias\_dims, const int32\_t \*bias\_data, const nmsis\_nn\_dims \*output dims, int8\_t \*output data)

### 1xn convolution

- Supported framework: TensorFlow Lite Micro
- The following constrains on the arguments apply
  - a. input\_dims->n equals 1
  - b. ouput\_dims->w is a multiple of 4
  - c. Explicit constraints(since it is for 1xN convolution) -## input\_dims->h equals 1 -## output\_dims->h equals 1 -## filter\_dims->h equals 1

Todo:

Remove constraint on output\_dims->w to make the function generic.

#### **Parameters**

- **ctx** [inout] Function context that contains the additional buffer if required by the function. riscv\_convolve\_1\_x\_n\_s8\_get\_buffer\_size will return the buffer\_size if required The caller is expected to clear the buffer, if applicable, for security reasons.
- **conv\_params [in]** Convolution parameters (e.g. strides, dilations, pads,...). Range of conv\_params->input\_offset: [-127, 128] Range of conv\_params->output\_offset: [-128, 127]
- quant\_params [in] Per-channel quantization info. It contains the multiplier and shift values to be applied to each output channel
- input\_dims [in] Input (activation) tensor dimensions. Format: [N, H, W, C\_IN]
- input\_data [in] Input (activation) data pointer. Data type: int8
- **filter\_dims [in]** Filter tensor dimensions. Format: [C\_OUT, 1, WK, C\_IN] where WK is the horizontal spatial filter dimension
- **filter\_data [in]** Filter data pointer. Data type: int8
- bias\_dims [in] Bias tensor dimensions. Format: [C OUT]
- bias\_data [in] Optional bias data pointer. Data type: int32
- output\_dims [in] Output tensor dimensions. Format: [N, H, W, C\_OUT]
- output\_data [out] Output data pointer. Data type: int8

**Returns** The function returns either RISCV\_NMSIS\_NN\_ARG\_ERROR if argument constraints fail. or, RISCV\_NMSIS\_NN\_SUCCESS on successful completion.

 $riscv\_nmsis\_nn\_status \ \textbf{riscv\_convolve\_1x1\_HWC\_q7\_fast\_nonsquare} (const \ q7\_t \ *Im\_in, const \ uint16\_t \ *Im\_in, const \$ 

dim\_im\_in\_x, const uint16\_t dim\_im\_in\_y, const uint16\_t ch\_im\_in, const q7\_t \*wt, const uint16\_t ch\_im\_out, const uint16\_t dim\_kernel\_x, const uint16\_t dim\_kernel\_y, const uint16\_t padding\_x, const uint16\_t padding\_y, const uint16\_t stride\_x, const uint16\_t stride\_y, const q7\_t \*bias, const uint16\_t bias\_shift, const uint16\_t out\_shift, q7\_t \*Im\_out, const uint16\_t dim\_im\_out\_x, const uint16\_t dim\_im\_out\_y, q15\_t \*bufferA, q7\_t \*bufferB)

Fast Q7 version of 1x1 convolution (non-sqaure shape)

This function is optimized for convolution with 1x1 kernel size (i.e., dim\_kernel\_x=1 and dim\_kernel\_y=1). It can be used for the second half of MobileNets [1] after depthwise separable convolution.

This function is the version with full list of optimization tricks, but with some constraints: ch\_im\_in is multiple of 4 ch\_im\_out is multiple of 2

[1] MobileNets: Efficient Convolutional Neural Networks for Mobile Vision Applications https://arxiv.org/abs/1704.04861

### **Parameters**

- Im\_in [in] pointer to input tensor
- dim\_im\_in\_x [in] input tensor dimention x
- dim\_im\_in\_y [in] input tensor dimention y
- **ch\_im\_in [in]** number of input tensor channels
- wt [in] pointer to kernel weights
- ch\_im\_out [in] number of filters, i.e., output tensor channels
- dim\_kernel\_x [in] filter kernel size x
- dim\_kernel\_y [in] filter kernel size y
- padding\_x [in] padding size x
- padding\_y [in] padding size y
- **stride\_x** [in] convolution stride x
- stride\_y [in] convolution stride y
- bias [in] pointer to bias
- bias\_shift [in] amount of left-shift for bias
- out\_shift [in] amount of right-shift for output
- Im\_out [inout] pointer to output tensor
- dim\_im\_out\_x [in] output tensor dimension x

- dim\_im\_out\_y [in] output tensor dimension y
- bufferA [inout] pointer to buffer space for input
- bufferB [inout] pointer to buffer space for output

**Returns** The function returns either RISCV\_NMSIS\_NN\_SIZE\_MISMATCH or RISCV\_NMSIS\_NN\_SUCCESS based on the outcome of size checking.

riscv\_nmsis\_nn\_status riscv\_convolve\_1x1\_s4(const nmsis\_nn\_context \*ctx, const

nmsis\_nn\_conv\_params \*conv\_params, const nmsis\_nn\_per\_channel\_quant\_params \*quant\_params, const nmsis\_nn\_dims \*input\_dims, const int8\_t \*input\_data, const nmsis\_nn\_dims \*filter\_dims, const int8\_t \*filter\_data, const nmsis\_nn\_dims \*bias\_dims, const int32\_t \*bias\_data, const nmsis\_nn\_dims \*output\_dims, int8\_t \*output\_data)

s4 version for 1x1 convolution with support for non-unity stride values

- Supported framework: TensorFlow Lite Micro
- The following constrains on the arguments apply
  - a. conv\_params->padding.w = conv\_params->padding.h = 0

### **Parameters**

- ctx [inout] Function context that contains the additional buffer if required by the function. None is required by this function.
- **conv\_params [in]** Convolution parameters (e.g. strides, dilations, pads,...). Range of conv\_params->input\_offset: [-127, 128] Range of conv\_params->output\_offset: [-128, 127]
- quant\_params [in] Per-channel quantization info. It contains the multiplier and shift values to be applied to each output channel
- input\_dims [in] Input (activation) tensor dimensions. Format: [N, H, W, C\_IN]
- input\_data [in] Input (activation) data pointer. Data type: int8
- **filter\_dims [in]** Filter tensor dimensions. Format: [C\_OUT, 1, 1, C\_IN]
- **filter\_data [in]** Filter data pointer. Data type: int8 packed with 2x int4
- bias\_dims [in] Bias tensor dimensions. Format: [C\_OUT]
- bias\_data [in] Optional bias data pointer. Data type: int32
- output\_dims [in] Output tensor dimensions. Format: [N, H, W, C OUT]
- output\_data [out] Output data pointer. Data type: int8

**Returns** The function returns either RISCV\_NMSIS\_NN\_ARG\_ERROR if argument constraints fail. or, RISCV\_NMSIS\_NN\_SUCCESS on successful completion.

riscv\_nmsis\_nn\_status riscv\_convolve\_1x1\_s4\_fast(const nmsis\_nn\_context \*ctx, const

nmsis\_nn\_conv\_params \*conv\_params, const nmsis\_nn\_per\_channel\_quant\_params \*quant\_params, const nmsis\_nn\_dims \*input\_dims, const int8\_t \*input\_data, const nmsis\_nn\_dims \*filter\_dims, const int8\_t \*filter\_data, const nmsis\_nn\_dims \*bias\_dims, const int32\_t \*bias\_data, const nmsis\_nn\_dims \*output\_dims, int8\_t \*output\_data)

Fast s4 version for 1x1 convolution (non-square shape)

- Supported framework: TensorFlow Lite Micro
- The following constrains on the arguments apply
  - a. conv\_params->padding.w = conv\_params->padding.h = 0
  - b. conv\_params->stride.w = conv\_params->stride.h = 1

### **Parameters**

- **ctx** [**inout**] Function context that contains the additional buffer if required by the function. riscv\_convolve\_1x1\_s4\_fast\_get\_buffer\_size will return the buffer\_size if required. The caller is expected to clear the buffer ,if applicable, for security reasons.
- **conv\_params [in]** Convolution parameters (e.g. strides, dilations, pads,...). Range of conv\_params->input\_offset: [-127, 128] Range of conv\_params->output\_offset: [-128, 127]
- quant\_params [in] Per-channel quantization info. It contains the multiplier and shift values to be applied to each output channel
- input\_dims [in] Input (activation) tensor dimensions. Format: [N, H, W, C\_IN]
- input\_data [in] Input (activation) data pointer. Data type: int8
- **filter\_dims [in]** Filter tensor dimensions. Format: [C\_OUT, 1, 1, C\_IN]
- filter\_data [in] Filter data pointer. Data type: int8 packed with 2x int4
- bias\_dims [in] Bias tensor dimensions. Format: [C\_OUT]
- bias\_data [in] Optional bias data pointer. Data type: int32
- output\_dims [in] Output tensor dimensions. Format: [N, H, W, C\_OUT]
- output\_data [out] Output data pointer. Data type: int8

**Returns** The function returns either RISCV\_NMSIS\_NN\_ARG\_ERROR if argument constraints fail. or, RISCV\_NMSIS\_NN\_SUCCESS on successful completion.

riscv\_nmsis\_nn\_status riscv\_convolve\_1x1\_s8(const nmsis\_nn\_context \*ctx, const

nmsis\_nn\_conv\_params \*conv\_params, const nmsis\_nn\_per\_channel\_quant\_params \*quant\_params, const nmsis\_nn\_dims \*input\_dims, const int8\_t \*input\_data, const nmsis\_nn\_dims \*filter\_dims, const int8\_t \*filter\_data, const nmsis\_nn\_dims \*bias\_dims, const int32\_t \*bias\_data, const nmsis\_nn\_dims \*output\_dims, int8\_t \*output\_data) s8 version for 1x1 convolution with support for non-unity stride values

- Supported framework: TensorFlow Lite Micro
- The following constrains on the arguments apply
  - a. conv\_params->padding.w = conv\_params->padding.h = 0

### **Parameters**

- ctx [inout] Function context that contains the additional buffer if required by the function. None is required by this function.
- **conv\_params [in]** Convolution parameters (e.g. strides, dilations, pads,...). Range of conv\_params->input\_offset: [-127, 128] Range of conv\_params->output\_offset: [-128, 127]
- quant\_params [in] Per-channel quantization info. It contains the multiplier and shift values to be applied to each output channel
- input\_dims [in] Input (activation) tensor dimensions. Format: [N, H, W, C\_IN]
- input\_data [in] Input (activation) data pointer. Data type: int8
- **filter\_dims [in]** Filter tensor dimensions. Format: [C\_OUT, 1, 1, C\_IN]
- **filter\_data [in]** Filter data pointer. Data type: int8
- bias\_dims [in] Bias tensor dimensions. Format: [C\_OUT]
- bias\_data [in] Optional bias data pointer. Data type: int32
- output\_dims [in] Output tensor dimensions. Format: [N, H, W, C\_OUT]
- output\_data [out] Output data pointer. Data type: int8

**Returns** The function returns either RISCV\_NMSIS\_NN\_ARG\_ERROR if argument constraints fail. or, RISCV\_NMSIS\_NN\_SUCCESS on successful completion.

riscv\_nmsis\_nn\_status riscv\_convolve\_1x1\_s8\_fast (const nmsis\_nn\_context \*ctx, const nmsis\_nn\_conv\_params \*conv\_params, const nmsis\_nn\_per\_channel\_quant\_params \*quant\_params, const nmsis\_nn\_dims \*input\_dims, const int8\_t \*input\_data, const nmsis\_nn\_dims \*filter\_dims, const int8\_t \*filter\_data, const nmsis\_nn\_dims \*msis\_nn\_dims \*bias\_dims, const int32\_t \*bias\_data, const nmsis\_nn\_dims \*output\_dims,

int8 t \*output data)

Fast s8 version for 1x1 convolution (non-square shape)

- Supported framework: TensorFlow Lite Micro
- The following constrains on the arguments apply
  - a. conv\_params->padding.w = conv\_params->padding.h = 0
  - b. conv\_params->stride.w = conv\_params->stride.h = 1

- Supported framework: TensorFlow Lite Micro
- The following constrains on the arguments apply
  - a. input\_dims->c is a multiple of 4
  - b. conv\_params->padding.w = conv\_params->padding.h = 0
  - c. conv params->stride.w = conv params->stride.h = 1

#### **Parameters**

- ctx [inout] Function context that contains the additional buffer if required by the function. riscv\_convolve\_1x1\_s8\_fast\_get\_buffer\_size will return the buffer\_size if required. The caller is expected to clear the buffer ,if applicable, for security reasons.
- **conv\_params [in]** Convolution parameters (e.g. strides, dilations, pads,...). Range of conv\_params->input\_offset: [-127, 128] Range of conv\_params->output\_offset: [-128, 127]
- quant\_params [in] Per-channel quantization info. It contains the multiplier and shift values to be applied to each output channel
- input\_dims [in] Input (activation) tensor dimensions. Format: [N, H, W, C\_IN]
- input\_data [in] Input (activation) data pointer. Data type: int8
- **filter\_dims [in]** Filter tensor dimensions. Format: [C\_OUT, 1, 1, C\_IN]
- **filter\_data [in]** Filter data pointer. Data type: int8
- bias\_dims [in] Bias tensor dimensions. Format: [C\_OUT]
- bias\_data [in] Optional bias data pointer. Data type: int32
- output\_dims [in] Output tensor dimensions. Format: [N, H, W, C\_OUT]
- output\_data [out] Output data pointer. Data type: int8
- ctx [inout] Function context that contains the additional buffer if required by the function. riscv\_convolve\_1x1\_s8\_fast\_get\_buffer\_size will return the buffer\_size if required
- **conv\_params [in]** Convolution parameters (e.g. strides, dilations, pads,...). Range of conv\_params->input\_offset: [-127, 128] Range of conv\_params->output\_offset: [-128, 127]
- quant\_params [in] Per-channel quantization info. It contains the multiplier and shift values to be applied to each output channel
- input\_dims [in] Input (activation) tensor dimensions. Format: [N, H, W, C IN]
- input\_data [in] Input (activation) data pointer. Data type: int8
- **filter\_dims [in]** Filter tensor dimensions. Format: [C\_OUT, 1, 1, C\_IN]
- **filter\_data [in]** Filter data pointer. Data type: int8
- bias\_dims [in] Bias tensor dimensions. Format: [C\_OUT]
- bias\_data [in] Optional bias data pointer. Data type: int32
- output\_dims [in] Output tensor dimensions. Format: [N, H, W, C\_OUT]
- output\_data [out] Output data pointer. Data type: int8

**Returns** The function returns either RISCV\_NMSIS\_NN\_ARG\_ERROR if argument constraints fail. or, RISCV\_NMSIS\_NN\_SUCCESS on successful completion.

**Returns** The function returns either RISCV\_NMSIS\_NN\_SIZE\_MISMATCH if argument constraints fail. or, RISCV\_NMSIS\_NN\_SUCCESS on successful completion.

riscv\_nmsis\_nn\_status riscv\_convolve\_HWC\_q15\_basic(const q15\_t \*Im\_in, const uint16\_t dim\_im\_in, const uint16\_t ch\_im\_in, const q15\_t \*wt, const uint16\_t ch\_im\_out, const uint16\_t dim\_kernel, const uint16\_t padding, const uint16\_t stride, const q15\_t \*bias, const uint16\_t bias\_shift, const uint16\_t out\_shift, q15\_t \*Im\_out, const uint16\_t dim\_im\_out, q15\_t \*bufferA, q7\_t \*bufferB)

Basic Q15 convolution function.

### **Buffer size:**

bufferA size: ch\_im\_in\*dim\_kernel\*dim\_kernel

bufferB size: 0

This basic version is designed to work for any input tensor and weight dimension.

### **Parameters**

- Im\_in [in] pointer to input tensor
- dim\_im\_in [in] input tensor dimention
- **ch\_im\_in [in]** number of input tensor channels
- wt [in] pointer to kernel weights
- **ch\_im\_out [in]** number of filters, i.e., output tensor channels
- dim\_kernel [in] filter kernel size
- padding [in] padding sizes
- stride [in] convolution stride
- bias [in] pointer to bias
- bias\_shift [in] amount of left-shift for bias
- out\_shift [in] amount of right-shift for output
- Im\_out [inout] pointer to output tensor
- dim\_im\_out [in] output tensor dimension
- bufferA [inout] pointer to buffer space for input
- bufferB [inout] pointer to buffer space for output

Returns The function returns RISCV\_NMSIS\_NN\_SUCCESS

riscv\_nmsis\_nn\_status riscv\_convolve\_HWC\_q15\_fast (const q15\_t \*Im\_in, const uint16\_t dim\_im\_in, const uint16\_t ch\_im\_in, const q15\_t \*wt, const uint16\_t ch\_im\_out, const uint16\_t dim\_kernel, const uint16\_t padding, const uint16\_t stride, const q15\_t \*bias, const uint16\_t bias\_shift, const uint16\_t out\_shift, q15\_t \*Im\_out, const uint16\_t dim\_im\_out, q15\_t \*bufferA, q7\_t \*bufferB)

Fast Q15 convolution function.

### **Buffer size:**

bufferA size: 2\*ch\_im\_in\*dim\_kernel\*dim\_kernel

bufferB size: 0

## **Input dimension constraints:**

ch\_im\_in is multiple of 2

ch im out is multiple of 2

dim im out is a multiple of 2

### **Parameters**

- Im\_in [in] pointer to input tensor
- dim\_im\_in [in] input tensor dimention
- **ch\_im\_in** [**in**] number of input tensor channels
- wt [in] pointer to kernel weights
- **ch\_im\_out [in]** number of filters, i.e., output tensor channels
- dim\_kernel [in] filter kernel size
- padding [in] padding sizes
- stride [in] convolution stride
- bias [in] pointer to bias
- bias\_shift [in] amount of left-shift for bias
- out\_shift [in] amount of right-shift for output
- Im\_out [inout] pointer to output tensor
- dim\_im\_out [in] output tensor dimension
- **bufferA** [inout] pointer to buffer space for input
- **bufferB** [inout] pointer to buffer space for output

**Returns** The function returns either RISCV\_NMSIS\_NN\_SIZE\_MISMATCH or RISCV\_NMSIS\_NN\_SUCCESS based on the outcome of size checking.

 $riscv\_nmsis\_nn\_status \ \textbf{riscv\_convolve\_HWC\_q15\_fast\_nonsquare} (const \ q15\_t \ *Im\_in, const \ uint16\_t \ *Im\_in, const \ ui$ 

dim\_im\_in\_x, const uint16\_t dim\_im\_in\_y, const uint16\_t ch\_im\_in, const q15\_t \*wt, const uint16\_t ch\_im\_out, const uint16\_t dim\_kernel\_x, const uint16\_t dim\_kernel\_y, const uint16\_t padding\_x, const uint16\_t padding\_y, const uint16\_t stride\_x, const uint16\_t stride\_y, const q15\_t \*bias, const uint16\_t bias\_shift, const uint16\_t out\_shift, q15\_t \*Im\_out, const uint16\_t dim\_im\_out\_x, const uint16\_t dim\_im\_out\_y, q15\_t \*bufferA, q7\_t \*bufferB)

Fast Q15 convolution function (non-square shape)

**Buffer size:** 

bufferA size: 2\*ch\_im\_in\*dim\_kernel\*dim\_kernel

bufferB size: 0

# **Input dimension constraints:**

ch\_im\_in is multiple of 2

ch\_im\_out is multiple of 2

#### **Parameters**

- Im\_in [in] pointer to input tensor
- dim\_im\_in\_x [in] input tensor dimention x
- dim\_im\_in\_y [in] input tensor dimention y
- **ch\_im\_in [in]** number of input tensor channels
- wt [in] pointer to kernel weights
- **ch\_im\_out [in]** number of filters, i.e., output tensor channels
- dim\_kernel\_x [in] filter kernel size x
- dim\_kernel\_y [in] filter kernel size y
- padding\_x [in] padding size x
- padding\_y [in] padding size y
- stride\_x [in] convolution stride x
- stride\_y [in] convolution stride y
- bias [in] pointer to bias
- bias\_shift [in] amount of left-shift for bias
- out\_shift [in] amount of right-shift for output
- Im\_out [inout] pointer to output tensor
- dim\_im\_out\_x [in] output tensor dimension x
- dim\_im\_out\_y [in] output tensor dimension y
- **bufferA [inout]** pointer to buffer space for input
- bufferB [inout] pointer to buffer space for output

**Returns** The function returns either RISCV\_NMSIS\_NN\_SIZE\_MISMATCH or RISCV\_NMSIS\_NN\_SUCCESS based on the outcome of size checking.

dim\_im\_out, q15\_t \*bufferA, q7\_t \*bufferB)

riscv\_nmsis\_nn\_status riscv\_convolve\_HWC\_q7\_basic(const q7\_t \*Im\_in, const uint16\_t dim\_im\_in, const uint16\_t ch\_im\_in, const q7\_t \*wt, const uint16\_t ch\_im\_out, const uint16\_t dim\_kernel, const uint16\_t padding, const uint16\_t stride, const q7\_t \*bias, const uint16\_t bias\_shift, const uint16\_t out\_shift, q7\_t \*Im\_out, const uint16\_t

Basic Q7 convolution function.

## **Buffer size:**

bufferA size: 2\*ch\_im\_in\*dim\_kernel\*dim\_kernel

bufferB size: 0

This basic version is designed to work for any input tensor and weight dimension.

#### **Parameters**

- Im\_in [in] pointer to input tensor
- dim\_im\_in [in] input tensor dimention
- **ch\_im\_in [in]** number of input tensor channels
- wt [in] pointer to kernel weights
- **ch\_im\_out [in]** number of filters, i.e., output tensor channels
- dim\_kernel [in] filter kernel size
- padding [in] padding sizes
- **stride** [in] convolution stride
- bias [in] pointer to bias
- bias\_shift [in] amount of left-shift for bias
- out\_shift [in] amount of right-shift for output
- Im\_out [inout] pointer to output tensor
- dim\_im\_out [in] output tensor dimension
- **bufferA** [inout] pointer to buffer space for input
- **bufferB** [inout] pointer to buffer space for output

Returns The function returns RISCV\_NMSIS\_NN\_SUCCESS

riscv\_nmsis\_nn\_status riscv\_convolve\_HWC\_q7\_basic\_nonsquare(const q7\_t \*Im\_in, const uint16\_t

dim\_im\_in\_x, const uint16\_t dim\_im\_in\_y, const uint16\_t ch\_im\_in, const q7\_t \*wt, const uint16\_t ch\_im\_out, const uint16\_t dim\_kernel\_x, const uint16\_t dim\_kernel\_y, const uint16\_t padding\_x, const uint16\_t padding\_y, const uint16\_t stride\_x, const uint16\_t stride\_y, const q7\_t \*bias, const uint16\_t bias\_shift, const uint16\_t out\_shift, q7\_t \*Im\_out, const uint16\_t dim\_im\_out\_x, const uint16\_t dim\_im\_out\_y, q15\_t \*bufferA, q7\_t \*bufferB)

Basic Q7 convolution function (non-square shape)

Basic Q7 convolution function (non-square shape)

- Im\_in [in] pointer to input tensor
- dim\_im\_in\_x [in] input tensor dimention x
- dim\_im\_in\_y [in] input tensor dimention y
- ch\_im\_in [in] number of input tensor channels
- wt [in] pointer to kernel weights

- ch\_im\_out [in] number of filters, i.e., output tensor channels
- dim\_kernel\_x [in] filter kernel size x
- dim\_kernel\_y [in] filter kernel size y
- padding\_x [in] padding size x
- padding\_y [in] padding size y
- **stride\_x** [in] convolution stride x
- stride\_y [in] convolution stride y
- bias [in] pointer to bias
- bias\_shift [in] amount of left-shift for bias
- out\_shift [in] amount of right-shift for output
- Im\_out [inout] pointer to output tensor
- dim\_im\_out\_x [in] output tensor dimension x
- dim\_im\_out\_y [in] output tensor dimension y
- **bufferA** [inout] pointer to buffer space for input
- bufferB [inout] pointer to buffer space for output

Returns The function returns RISCV\_NMSIS\_NN\_SUCCESS

riscv\_nmsis\_nn\_status riscv\_convolve\_HWC\_q7\_fast(const q7\_t \*Im\_in, const uint16\_t dim\_im\_in, const uint16\_t ch\_im\_in, const q7\_t \*wt, const uint16\_t ch\_im\_out, const uint16\_t dim\_kernel, const uint16\_t padding, const uint16\_t stride, const q7\_t \*bias, const uint16\_t bias\_shift, const uint16\_t out\_shift, q7\_t \*Im\_out, const uint16\_t dim\_im\_out, q15\_t \*bufferA, q7\_t \*bufferB)

Fast O7 convolution function.

### **Buffer size:**

bufferA size: 2\*ch\_im\_in\*dim\_kernel\*dim\_kernel

bufferB size: 0

# **Input dimension constraints:**

ch\_im\_in is multiple of 4 (because of the SIMD32 read and swap)

ch\_im\_out is multiple of 2 (bacause 2x2 mat\_mult kernel)

The im2col converts the Q7 tensor input into Q15 column, which is stored in bufferA. There is reordering happenning during this im2col process with riscv\_q7\_to\_q15\_reordered\_no\_shift. For every four elements, the second and third elements are swapped.

The computation kernel riscv\_nn\_mat\_mult\_kernel\_q7\_q15\_reordered does the GEMM computation with the reordered columns.

To speed-up the determination of the padding condition, we split the computation into 3x3 parts, i.e., {top, mid, bottom} X {left, mid, right}. This reduces the total number of boundary condition checks and improves the data copying performance.

# **Parameters**

• Im\_in - [in] pointer to input tensor

- dim\_im\_in [in] input tensor dimention
- **ch\_im\_in [in]** number of input tensor channels
- wt [in] pointer to kernel weights
- **ch\_im\_out [in]** number of filters, i.e., output tensor channels
- dim\_kernel [in] filter kernel size
- padding [in] padding sizes
- **stride** [in] convolution stride
- bias [in] pointer to bias
- bias\_shift [in] amount of left-shift for bias
- out\_shift [in] amount of right-shift for output
- Im\_out [inout] pointer to output tensor
- dim\_im\_out [in] output tensor dimension
- **bufferA** [inout] pointer to buffer space for input
- **bufferB** [**inout**] pointer to buffer space for output

riscv\_nmsis\_nn\_status riscv\_convolve\_HWC\_q7\_fast\_nonsquare(const q7\_t \*Im\_in, const uint16\_t

dim\_im\_in\_x, const uint16\_t
dim\_im\_in\_y, const uint16\_t ch\_im\_in,
const q7\_t \*wt, const uint16\_t
ch\_im\_out, const uint16\_t
dim\_kernel\_x, const uint16\_t
dim\_kernel\_y, const uint16\_t
padding\_x, const uint16\_t padding\_y,
const uint16\_t stride\_x, const uint16\_t
stride\_y, const q7\_t \*bias, const
uint16\_t bias\_shift, const uint16\_t
out\_shift, q7\_t \*Im\_out, const uint16\_t
dim\_im\_out\_x, const uint16\_t
dim\_im\_out\_y, q15\_t \*bufferA, q7\_t
\*bufferB)

Fast Q7 convolution function (non-squure shape)

This function is the version with full list of optimization tricks, but with some constraints: ch\_im\_in is multiple of 4 ch\_im\_out is multiple of 2

- Im\_in [in] pointer to input tensor
- dim\_im\_in\_x [in] input tensor dimention x
- dim\_im\_in\_y [in] input tensor dimention y
- **ch\_im\_in [in]** number of input tensor channels
- wt [in] pointer to kernel weights
- **ch\_im\_out [in]** number of filters, i.e., output tensor channels

- dim\_kernel\_x [in] filter kernel size x
- dim\_kernel\_y [in] filter kernel size y
- padding\_x [in] padding size x
- padding\_y [in] padding size y
- **stride\_x** [in] convolution stride x
- **stride\_y** [in] convolution stride y
- bias [in] pointer to bias
- bias\_shift [in] amount of left-shift for bias
- out\_shift [in] amount of right-shift for output
- Im\_out [inout] pointer to output tensor
- dim\_im\_out\_x [in] output tensor dimension x
- **dim\_im\_out\_y [in]** output tensor dimension y
- **bufferA** [inout] pointer to buffer space for input
- bufferB [inout] pointer to buffer space for output

riscv\_nmsis\_nn\_status **riscv\_convolve\_HWC\_q7\_RGB** (const q7\_t \*Im\_in, const uint16\_t dim\_im\_in, const uint16\_t ch\_im\_in, const q7\_t \*wt, const uint16\_t ch\_im\_out, const uint16\_t dim\_kernel, const uint16\_t padding, const uint16\_t stride, const q7\_t \*bias, const uint16\_t bias\_shift, const uint16\_t out\_shift, q7\_t \*Im\_out, const uint16\_t dim\_im\_out, q15\_t \*bufferA, q7\_t \*bufferB)

Q7 convolution function for RGB image.

Q7 version of convolution for RGB image.

## **Buffer size:**

bufferA size: 2\*ch\_im\_in\*dim\_kernel\*dim\_kernel

bufferB size: 0

# **Input dimension constraints:**

ch\_im\_in equals 3

This kernel is written exclusively for convolution with ch\_im\_in equals 3. This applies on the first layer of CNNs which has input image with RGB format.

# **Parameters**

- Im\_in [in] pointer to input tensor
- dim\_im\_in [in] input tensor dimention
- **ch\_im\_in [in]** number of input tensor channels
- wt [in] pointer to kernel weights
- ch\_im\_out [in] number of filters, i.e., output tensor channels
- dim\_kernel [in] filter kernel size

- padding [in] padding sizes
- **stride** [in] convolution stride
- bias [in] pointer to bias
- bias\_shift [in] amount of left-shift for bias
- out\_shift [in] amount of right-shift for output
- Im\_out [inout] pointer to output tensor
- dim\_im\_out [in] output tensor dimension
- bufferA [inout] pointer to buffer space for input
- **bufferB** [**inout**] pointer to buffer space for output

riscv\_nmsis\_nn\_status **riscv\_convolve\_s16**(const nmsis\_nn\_context \*ctx, const nmsis\_nn\_conv\_params \*conv\_params, const nmsis\_nn\_per\_channel\_quant\_params \*quant\_params, const nmsis\_nn\_dims \*input\_dims, const int16\_t \*input\_data, const nmsis\_nn\_dims \*filter\_dims, const int8\_t \*filter\_data, const nmsis\_nn\_dims \*bias\_dims, const nmsis\_nn\_bias\_data \*bias\_data, const nmsis\_nn\_dims \*output\_dims, int16\_t \*output\_data)

Basic s16 convolution function.

- a. Supported framework: TensorFlow Lite micro
- b. Additional memory is required for optimization. Refer to argument 'ctx' for details.

- ctx [inout] Function context that contains the additional buffer if required by the function. riscv\_convolve\_s16\_get\_buffer\_size will return the buffer\_size if required. The caller is expected to clear the buffer, if applicable, for security reasons.
- **conv\_params [in]** Convolution parameters (e.g. strides, dilations, pads,...). conv\_params->input\_offset: Not used conv\_params->output\_offset: Not used
- quant\_params [in] Per-channel quantization info. It contains the multiplier and shift values to be applied to each output channel
- input\_dims [in] Input (activation) tensor dimensions. Format: [N, H, W, C\_IN]
- input\_data [in] Input (activation) data pointer. Data type: int16
- **filter\_dims [in]** Filter tensor dimensions. Format: [C\_OUT, HK, WK, C\_IN] where HK and WK are the spatial filter dimensions
- **filter\_data [in]** Filter data pointer. Data type: int8
- bias\_dims [in] Bias tensor dimensions. Format: [C\_OUT]
- bias\_data [in] Struct with optional bias data pointer. Bias data type can be int64 or int32 depending flag in struct.
- output\_dims [in] Output tensor dimensions. Format: [N, H, W, C\_OUT]
- output\_data [out] Output data pointer. Data type: int16

```
Returns The function returns RISCV_NMSIS_NN_SUCCESS if successful or RISCV_NMSIS_NN_ARG_ERROR if incorrect arguments or RISCV_NMSIS_NN_NO_IMPL_ERROR
```

```
riscv_nmsis_nn_status riscv_convolve_s4(const nmsis_nn_context *ctx, const nmsis_nn_conv_params *conv_params, const nmsis_nn_per_channel_quant_params *quant_params, const nmsis_nn_dims *input_dims, const int8_t *input_data, const nmsis_nn_dims *filter_dims, const int8_t *packed_filter_data, const nmsis_nn_dims *bias_dims, const int32_t *bias_data, const nmsis_nn_dims *output_dims, int8_t *output_data)
```

Basic s4 convolution function.

- a. Supported framework: TensorFlow Lite micro
- b. Additional memory is required for optimization. Refer to argument 'ctx' for details.

#### **Parameters**

- ctx [inout] Function context that contains the additional buffer if required by the function. riscv\_convolve\_s4\_get\_buffer\_size will return the buffer\_size if required. The caller is expected to clear the buffer ,if applicable, for security reasons.
- **conv\_params [in]** Convolution parameters (e.g. strides, dilations, pads,...). Range of conv\_params->input\_offset: [-127, 128] Range of conv\_params->output\_offset: [-128, 127]
- quant\_params [in] Per-channel quantization info. It contains the multiplier and shift values to be applied to each output channel
- input\_dims [in] Input (activation) tensor dimensions. Format: [N, H, W, C\_IN]
- input\_data [in] Input (activation) data pointer. Data type: int8
- **filter\_dims [in]** Filter tensor dimensions. Format: [C\_OUT, HK, WK, C\_IN] where HK and WK are the spatial filter dimensions
- filter\_data [in] Packed Filter data pointer. Data type: int8 packed with 2x int4
- bias\_dims [in] Bias tensor dimensions. Format: [C\_OUT]
- bias\_data [in] Optional bias data pointer. Data type: int32
- output\_dims [in] Output tensor dimensions. Format: [N, H, W, C\_OUT]
- output\_data [out] Output data pointer. Data type: int8

Returns The function returns RISCV\_NMSIS\_NN\_SUCCESS

```
riscv_nmsis_nn_status riscv_convolve_s8(const nmsis_nn_context *ctx, const nmsis_nn_conv_params *conv_params, const nmsis_nn_per_channel_quant_params *quant_params, const nmsis_nn_dims *input_dims, const int8_t *input_data, const nmsis_nn_dims *filter_dims, const int8_t *filter_data, const nmsis_nn_dims *bias_dims, const int32_t *bias_data, const nmsis_nn_dims *output_dims, int8_t *output_data)
```

Basic s8 convolution function.

- a. Supported framework: TensorFlow Lite micro
- b. Additional memory is required for optimization. Refer to argument 'ctx' for details.

## **Parameters**

- ctx [inout] Function context that contains the additional buffer if required by the function. riscv\_convolve\_s8\_get\_buffer\_size will return the buffer\_size if required. The caller is expected to clear the buffer, if applicable, for security reasons.
- **conv\_params [in]** Convolution parameters (e.g. strides, dilations, pads,...). Range of conv\_params->input\_offset: [-127, 128] Range of conv\_params->output\_offset: [-128, 127]
- quant\_params [in] Per-channel quantization info. It contains the multiplier and shift values to be applied to each output channel
- input\_dims [in] Input (activation) tensor dimensions. Format: [N, H, W, C\_IN]
- input\_data [in] Input (activation) data pointer. Data type: int8
- **filter\_dims [in]** Filter tensor dimensions. Format: [C\_OUT, HK, WK, CK] where HK, WK and CK are the spatial filter dimensions. CK != C\_IN is used for grouped convolution, in which case the required conditions are C\_IN = N \* CK and C\_OUT = N \* M for N groups of size M.
- **filter\_data [in]** Filter data pointer. Data type: int8
- bias\_dims [in] Bias tensor dimensions. Format: [C\_OUT]
- bias\_data [in] Optional bias data pointer. Data type: int32
- output\_dims [in] Output tensor dimensions. Format: [N, H, W, C\_OUT]
- output\_data [out] Output data pointer. Data type: int8

Returns The function returns RISCV\_NMSIS\_NN\_SUCCESS if successful or RISCV\_NMSIS\_NN\_ARG\_ERROR if incorrect arguments or RISCV\_NMSIS\_NN\_NO\_IMPL\_ERROR

riscv\_nmsis\_nn\_status riscv\_convolve\_wrapper\_s16(const nmsis\_nn\_context \*ctx, const

nmsis\_nn\_conv\_params \*conv\_params, const nmsis\_nn\_per\_channel\_quant\_params \*quant\_params, const nmsis\_nn\_dims \*input\_dims, const int16\_t \*input\_data, const nmsis\_nn\_dims \*filter\_dims, const int8\_t \*filter\_data, const nmsis\_nn\_dims \*bias\_dims, const nmsis\_nn\_bias\_data \*bias\_data, const nmsis\_nn\_dims \*output\_dims, int16\_t \*output\_data)

s16 convolution layer wrapper function with the main purpose to call the optimal kernel available in nmsisnn to perform the convolution.

- ctx [inout] Function context that contains the additional buffer if required by the function. riscv\_convolve\_wrapper\_s8\_get\_buffer\_size will return the buffer\_size if required The caller is expected to clear the buffer, if applicable, for security reasons.
- **conv\_params [in]** Convolution parameters (e.g. strides, dilations, pads,...). conv\_params->input\_offset: Not used conv\_params->output\_offset: Not used

- quant\_params [in] Per-channel quantization info. It contains the multiplier and shift values to be applied to each output channel
- input\_dims [in] Input (activation) tensor dimensions. Format: [N, H, W, C\_IN]
- input\_data [in] Input (activation) data pointer. Data type: int16
- **filter\_dims [in]** Filter tensor dimensions. Format: [C\_OUT, HK, WK, C\_IN] where HK and WK are the spatial filter dimensions
- filter\_data [in] Filter data pointer. Data type: int8
- bias\_dims [in] Bias tensor dimensions. Format: [C\_OUT]
- bias\_data [in] Struct with optional bias data pointer. Bias data type can be int64 or int32 depending flag in struct.
- output\_dims [in] Output tensor dimensions. Format: [N, H, W, C\_OUT]
- output\_data [out] Output data pointer. Data type: int16

**Returns** The function returns either RISCV\_NMSIS\_NN\_ARG\_ERROR if argument constraints fail. or, RISCV\_NMSIS\_NN\_SUCCESS on successful completion.

riscv\_nmsis\_nn\_status riscv\_convolve\_wrapper\_s4(const nmsis\_nn\_context \*ctx, const

nmsis\_nn\_conv\_params \*conv\_params, const nmsis\_nn\_per\_channel\_quant\_params \*quant\_params, const nmsis\_nn\_dims \*input\_dims, const int8\_t \*input\_data, const nmsis\_nn\_dims \*filter\_dims, const int8\_t \*filter\_data, const nmsis\_nn\_dims \*bias\_dims, const int32\_t \*bias\_data, const nmsis\_nn\_dims \*output\_dims, int8\_t \*output\_data)

s4 convolution layer wrapper function with the main purpose to call the optimal kernel available in nmsis-nn to perform the convolution.

## **Parameters**

- ctx [inout] Function context that contains the additional buffer if required by the function. riscv\_convolve\_wrapper\_s4\_get\_buffer\_size will return the buffer\_size if required. The caller is expected to clear the buffer ,if applicable, for security reasons.
- **conv\_params [in]** Convolution parameters (e.g. strides, dilations, pads,...). Range of conv\_params->input\_offset: [-127, 128] Range of conv\_params->output\_offset: [-128, 127]
- quant\_params [in] Per-channel quantization info. It contains the multiplier and shift values to be applied to each output channel
- input\_dims [in] Input (activation) tensor dimensions. Format: [N, H, W, C IN]
- input\_data [in] Input (activation) data pointer. Data type: int8
- **filter\_dims [in]** Filter tensor dimensions. Format: [C\_OUT, HK, WK, C\_IN] where HK and WK are the spatial filter dimensions
- filter\_data [in] Filter data pointer. Data type: int8 packed with 2x int4
- bias\_dims [in] Bias tensor dimensions. Format: [C OUT]
- bias\_data [in] Bias data pointer. Data type: int32
- output\_dims [in] Output tensor dimensions. Format: [N, H, W, C\_OUT]
- output\_data [out] Output data pointer. Data type: int8

**Returns** The function returns either RISCV\_NMSIS\_NN\_ARG\_ERROR if argument constraints fail. or, RISCV\_NMSIS\_NN\_SUCCESS on successful completion.

riscv\_nmsis\_nn\_status riscv\_convolve\_wrapper\_s8(const nmsis\_nn\_context \*ctx, const

nmsis\_nn\_conv\_params \*conv\_params, const nmsis\_nn\_per\_channel\_quant\_params \*quant\_params, const nmsis\_nn\_dims \*input\_dims, const int8\_t \*input\_data, const nmsis\_nn\_dims \*filter\_dims, const int8\_t \*filter\_data, const nmsis\_nn\_dims \*bias\_dims, const int32\_t \*bias\_data, const nmsis\_nn\_dims \*output\_dims, int8\_t \*output\_data)

s8 convolution layer wrapper function with the main purpose to call the optimal kernel available in nmsis-nn to perform the convolution.

#### **Parameters**

- **ctx** [**inout**] Function context that contains the additional buffer if required by the function. riscv\_convolve\_wrapper\_s8\_get\_buffer\_size will return the buffer\_size if required. The caller is expected to clear the buffer ,if applicable, for security reasons.
- **conv\_params [in]** Convolution parameters (e.g. strides, dilations, pads,...). Range of conv\_params->input\_offset: [-127, 128] Range of conv\_params->output\_offset: [-128, 127]
- quant\_params [in] Per-channel quantization info. It contains the multiplier and shift values to be applied to each output channel
- input\_dims [in] Input (activation) tensor dimensions. Format: [N, H, W, C IN]
- input\_data [in] Input (activation) data pointer. Data type: int8
- **filter\_dims [in]** Filter tensor dimensions. Format: [C\_OUT, HK, WK, C\_IN] where HK and WK are the spatial filter dimensions
- **filter\_data [in]** Filter data pointer. Data type: int8
- bias\_dims [in] Bias tensor dimensions. Format: [C\_OUT]
- bias\_data [in] Bias data pointer. Data type: int32
- output\_dims [in] Output tensor dimensions. Format: [N, H, W, C\_OUT]
- output\_data [out] Output data pointer. Data type: int8

**Returns** The function returns either RISCV\_NMSIS\_NN\_ARG\_ERROR if argument constraints fail. or, RISCV\_NMSIS\_NN\_SUCCESS on successful completion.

riscv\_nmsis\_nn\_status riscv\_depthwise\_conv\_3x3\_s8(const nmsis\_nn\_context \*ctx, const

nmsis\_nn\_dw\_conv\_params \*dw\_conv\_params, const nmsis\_nn\_per\_channel\_quant\_params \*quant\_params, const nmsis\_nn\_dims \*input\_dims, const int8\_t \*input, const nmsis\_nn\_dims \*filter\_dims, const int8\_t \*kernel, const nmsis\_nn\_dims \*bias\_dims, const int32\_t \*bias, const nmsis\_nn\_dims \*output\_dims, int8\_t \*output)

Optimized s8 depthwise convolution function for 3x3 kernel size with some constraints on the input arguments (documented below). Refer riscv\_depthwise\_conv\_s8() for function argument details.

- Supported framework: TensorFlow Lite Micro
- The following constrains on the arguments apply
  - a. Number of input channel equals number of output channels
  - b. Filter height and width equals 3
  - c. Padding along x is either 0 or 1.

**Returns** The function returns one of the following RISCV\_NMSIS\_NN\_ARG\_ERROR - Unsupported dimension of tensors

Unsupported pad size along the x axis RISCV\_NMSIS\_NN\_SUCCESS - Successful operation

riscv\_nmsis\_nn\_status riscv\_depthwise\_conv\_fast\_s16(const nmsis\_nn\_context \*ctx, const nmsis\_nn\_dw\_conv\_params \*dw\_conv\_params, const nmsis\_nn\_per\_channel\_quant\_params \*quant\_params, const nmsis\_nn\_dims \*input\_dims, const int16\_t \*input, const nmsis\_nn\_dims \*filter\_dims, const int8\_t \*kernel, const nmsis\_nn\_dims \*bias\_dims, const int64\_t \*bias, const nmsis\_nn\_dims

Optimized s16 depthwise convolution function with constraint that in\_channel equals out\_channel. Refer riscv\_depthwise\_conv\_s16() for function argument details.

\*output\_dims, int16\_t \*output)

RISCV\_NMSIS\_NN\_SUCCESS - Successful operation

- Supported framework: TensorFlow Lite
- The following constrains on the arguments apply
  - a. Number of input channel equals number of output channels or ch\_mult equals 1
- Reccomended when number of channels is 4 or greater.

**Returns** The function returns one of the following RISCV\_NMSIS\_NN\_ARG\_ERROR - ctx-buff == NULL and riscv\_depthwise\_conv\_fast\_s16\_get\_buffer\_size() > 0 or input channel != output channel or ch\_mult != 1

static void \_\_attribute\_\_ ((unused))

static void depthwise\_conv\_s16\_generic\_s16(const int16\_t \*input, const uint16\_t input\_batches, const uint16\_t input\_x, const uint16\_t input\_y, const uint16\_t input\_ch, const uint16\_t et ch\_mult, const uint16\_t kernel\_x, const uint16\_t kernel\_y, const uint16\_t pad\_x, const uint16\_t pad\_y, const uint16\_t stride\_x, const uint16\_t stride\_y, const int64\_t \*bias, int16\_t \*output, const int32\_t \*output\_shift, const int32\_t \*output\_mult, const uint16\_t output\_x, const uint16\_t output\_y, const int32\_t output\_activation\_min, const int32\_t output\_activation\_max, const uint16\_t dilation\_x, const uint16\_t dilation\_y)

riscv\_nmsis\_nn\_status riscv\_depthwise\_conv\_s16(const nmsis\_nn\_context \*ctx, const

nmsis\_nn\_dw\_conv\_params \*dw\_conv\_params, const nmsis\_nn\_per\_channel\_quant\_params \*quant\_params, const nmsis\_nn\_dims \*input\_dims, const int16\_t \*input, const nmsis\_nn\_dims \*filter\_dims, const int8\_t \*kernel, const nmsis\_nn\_dims \*bias\_dims, const int64\_t \*bias, const nmsis\_nn\_dims \*output\_dims, int16\_t \*output)

Basic s16 depthwise convolution function that doesn't have any constraints on the input dimensions.

• Supported framework: TensorFlow Lite

### **Parameters**

- ctx [inout] Function context (e.g. temporary buffer). Check the function definition file to see if an additional buffer is required. Optional function {API}\_get\_buffer\_size() provides the buffer size if an additional buffer is required. exists if additional memory is. The caller is expected to clear the buffer, if applicable, for security reasons.
- dw\_conv\_params [in] Depthwise convolution parameters (e.g. strides, dilations, pads,...) conv\_params->input\_offset: Not used conv\_params->output\_offset: Not used
- quant\_params [in] Per-channel quantization info. It contains the multiplier and shift values to be applied to each output channel
- input\_dims [in] Input (activation) tensor dimensions. Format: [N, H, W, C\_IN] Batch argument N is not used.
- input\_data [in] Input (activation) data pointer. Data type: int8
- **filter\_dims [in]** Filter tensor dimensions. Format: [1, H, W, C\_OUT]
- filter\_data [in] Filter data pointer. Data type: int8
- bias\_dims [in] Bias tensor dimensions. Format: [C\_OUT]
- bias\_data [in] Bias data pointer. Data type: int64
- output\_dims [in] Output tensor dimensions. Format: [N, H, W, C\_OUT]
- output\_data [inout] Output data pointer. Data type: int16

**Returns** The function returns RISCV\_NMSIS\_NN\_SUCCESS

static void **depthwise\_conv\_s4\_generic**(const int8\_t \*input, const int32\_t input\_batches, const int32\_t

input\_x, const int32\_t input\_y, const int32\_t input\_ch, const int8\_t \*kernel, const int32\_t output\_ch, const int32\_t ch\_mult, const int32\_t kernel\_x, const int32\_t kernel\_y, const int32\_t pad\_x, const int32\_t pad\_y, const int32\_t stride\_x, const int32\_t stride\_y, const int32\_t \*bias, int8\_t \*output, const int32\_t \*output\_shift, const int32\_t \*output\_mult, const int32\_t output\_x, const int32\_t output\_y, const int32\_t output\_offset, const int32\_t input\_offset, const int32\_t output\_activation\_min, const int32\_t output\_activation\_max, const int32\_t dilation\_x, const int32\_t dilation\_y)

riscv nmsis nn status riscv\_depthwise\_conv\_s4(const nmsis nn context \*ctx, const

nmsis\_nn\_dw\_conv\_params \*dw\_conv\_params, const nmsis\_nn\_per\_channel\_quant\_params \*quant\_params, const nmsis\_nn\_dims \*input\_dims, const int8\_t \*input, const nmsis\_nn\_dims \*filter\_dims, const int8\_t \*kernel, const nmsis\_nn\_dims \*bias\_dims, const int32\_t \*bias, const nmsis\_nn\_dims \*output\_dims, int8\_t \*output)

Basic s4 depthwise convolution function that doesn't have any constraints on the input dimensions.

• Supported framework: TensorFlow Lite

## **Parameters**

- ctx [inout] Function context (e.g. temporary buffer). Check the function definition file to see if an additional buffer is required. Optional function {API}\_get\_buffer\_size() provides the buffer size if an additional buffer is required exists if additional memory is. The caller is expected to clear the buffer ,if applicable, for security reasons.
- dw\_conv\_params [in] Depthwise convolution parameters (e.g. strides, dilations, pads,...) dw\_conv\_params->dilation is not used. Range of dw\_conv\_params->input\_offset: [-127, 128] Range of dw\_conv\_params->input\_offset: [-128, 127]
- quant\_params [in] Per-channel quantization info. It contains the multiplier and shift values to be applied to each output channel
- **input\_dims [in]** Input (activation) tensor dimensions. Format: [N, H, W, C\_IN] Batch argument N is not used.
- input [in] Input (activation) data pointer. Data type: int8
- **filter\_dims [in]** Filter tensor dimensions. Format: [1, H, W, C\_OUT]
- **kernel** [in] Filter data pointer. Data type: int8\_t packed 4-bit weights, e.g four sequential weights [0x1, 0x2, 0x3, 0x4] packed as [0x21, 0x43].
- bias\_dims [in] Bias tensor dimensions. Format: [C\_OUT]
- bias [in] Bias data pointer. Data type: int32
- output\_dims [in] Output tensor dimensions. Format: [N, H, W, C\_OUT]
- output [inout] Output data pointer. Data type: int8

Returns The function returns RISCV\_NMSIS\_NN\_SUCCESS

riscv\_nmsis\_nn\_status riscv\_depthwise\_conv\_s4\_opt(const nmsis\_nn\_context \*ctx, const

nmsis\_nn\_dw\_conv\_params \*dw\_conv\_params, const nmsis\_nn\_per\_channel\_quant\_params \*quant\_params, const nmsis\_nn\_dims \*input\_dims, const int8\_t \*input, const nmsis\_nn\_dims \*filter\_dims, const int8\_t \*kernel, const nmsis\_nn\_dims \*bias\_dims, const int32\_t \*bias, const nmsis\_nn\_dims \*output\_dims, int8\_t \*output)

Optimized s4 depthwise convolution function with constraint that in\_channel equals out\_channel. Refer riscv\_depthwise\_conv\_s4() for function argument details.

- Supported framework: TensorFlow Lite
- The following constrains on the arguments apply
  - a. Number of input channel equals number of output channels or ch\_mult equals 1
- Reccomended when number of channels is 4 or greater.

**Returns** The function returns one of the following RISCV\_NMSIS\_NN\_ARG\_ERROR - input channel != output channel or ch\_mult != 1 RISCV\_NMSIS\_NN\_SUCCESS - Successful operation

static void **depthwise\_conv\_s8\_mult\_4**(const int8\_t \*input, const int32\_t input\_x, const int32\_t input\_y, const int32\_t input\_ch, const int8\_t \*kernel, const int32\_t output\_ch, const int32\_t ch\_mult, const int32\_t kernel\_x, const int32\_t kernel\_y, const int32\_t pad\_x, const int32\_t pad\_y, const int32\_t stride\_x, const int32\_t stride\_y, const int32\_t \*bias, int8\_t \*output, const int32\_t \*output\_shift, const int32\_t \*output\_mult, const int32\_t output\_y, const int32\_t output\_y, const int32\_t output\_offset, const int32\_t output\_activation min, const int32\_t output activation max)

static void depthwise\_conv\_s8\_generic(const int8\_t \*input, const uint16\_t input\_batches, const uint16\_t input\_x, const uint16\_t input\_y, const uint16\_t input\_ch, const int8\_t \*kernel, const uint16\_t output\_ch, const uint16\_t ch\_mult, const uint16\_t kernel\_x, const uint16\_t kernel\_y, const uint16\_t pad\_x, const uint16\_t pad\_y, const uint16\_t stride\_x, const uint16\_t stride\_y, const int32\_t \*bias, int8\_t \*output, const int32\_t \*output\_shift, const int32\_t \*output\_mult, const uint16\_t output\_x, const uint16\_t output\_y, const int32\_t output\_offset, const int32\_t input\_offset, const int32\_t output\_activation\_min, const int32\_t output\_activation\_max, const uint16\_t dilation\_x, const uint16\_t dilation\_y)

riscv\_nmsis\_nn\_status riscv\_depthwise\_conv\_s8(const nmsis\_nn\_context \*ctx, const

nmsis\_nn\_dw\_conv\_params \*dw\_conv\_params, const nmsis\_nn\_per\_channel\_quant\_params \*quant\_params, const nmsis\_nn\_dims \*input\_dims, const int8\_t \*input, const nmsis\_nn\_dims \*filter\_dims, const int8\_t \*kernel, const nmsis\_nn\_dims \*bias\_dims, const int32\_t \*bias, const nmsis\_nn\_dims \*output\_dims, int8\_t \*output)

Basic s8 depthwise convolution function that doesn't have any constraints on the input dimensions.

• Supported framework: TensorFlow Lite

- ctx [inout] Function context (e.g. temporary buffer). Check the function definition file to see if an additional buffer is required. Optional function {API}\_get\_buffer\_size() provides the buffer size if an additional buffer is required exists if additional memory is. The caller is expected to clear the buffer, if applicable, for security reasons.
- dw\_conv\_params [in] Depthwise convolution parameters (e.g. strides, dilations, pads,...) dw\_conv\_params->dilation is not used. Range of dw\_conv\_params->input\_offset: [-127, 128] Range of dw\_conv\_params->input\_offset: [-128, 127]

- quant\_params [in] Per-channel quantization info. It contains the multiplier and shift values to be applied to each output channel
- **input\_dims [in]** Input (activation) tensor dimensions. Format: [N, H, W, C\_IN] Batch argument N is not used.
- input\_data [in] Input (activation) data pointer. Data type: int8
- **filter\_dims [in]** Filter tensor dimensions. Format: [1, H, W, C\_OUT]
- filter\_data [in] Filter data pointer. Data type: int8
- bias\_dims [in] Bias tensor dimensions. Format: [C\_OUT]
- bias\_data [in] Bias data pointer. Data type: int32
- output\_dims [in] Output tensor dimensions. Format: [N, H, W, C\_OUT]
- output\_data [inout] Output data pointer. Data type: int8

Returns The function returns RISCV\_NMSIS\_NN\_SUCCESS

riscv\_nmsis\_nn\_status riscv\_depthwise\_conv\_s8\_opt(const nmsis\_nn\_context \*ctx, const

nmsis\_nn\_dw\_conv\_params \*dw\_conv\_params, const nmsis\_nn\_per\_channel\_quant\_params \*quant\_params, const nmsis\_nn\_dims \*input\_dims, const int8\_t \*input, const nmsis\_nn\_dims \*filter\_dims, const int8\_t \*kernel, const nmsis\_nn\_dims \*bias\_dims, const int32\_t \*bias, const nmsis\_nn\_dims \*output\_dims, int8\_t \*output)

Optimized s8 depthwise convolution function with constraint that in\_channel equals out\_channel. Refer riscv\_depthwise\_conv\_s8() for function argument details.

- Supported framework: TensorFlow Lite
- The following constrains on the arguments apply
  - a. Number of input channel equals number of output channels or ch\_mult equals 1
- Reccomended when number of channels is 4 or greater.

**Returns** The function returns one of the following RISCV\_NMSIS\_NN\_ARG\_ERROR - input channel != output channel or ch\_mult != 1 RISCV\_NMSIS\_NN\_SUCCESS - Successful operation

 $riscv\_nmsis\_nn\_status \ \textbf{riscv\_depthwise\_conv\_wrapper\_s16} (const \ nmsis\_nn\_context \ *ctx, const$ 

nmsis\_nn\_dw\_conv\_params
\*dw\_conv\_params, const
nmsis\_nn\_per\_channel\_quant\_params
\*quant\_params, const nmsis\_nn\_dims
\*input\_dims, const int16\_t \*input, const
nmsis\_nn\_dims \*filter\_dims, const int8\_t
\*filter, const nmsis\_nn\_dims \*bias\_dims,
const int64\_t \*bias, const nmsis\_nn\_dims
\*output\_dims, int16\_t \*output)

Wrapper function to pick the right optimized s16 depthwise convolution function.

- Supported framework: TensorFlow Lite
- Picks one of the the following functions
  - a. riscv\_depthwise\_conv\_s16()
  - b. riscv\_depthwise\_conv\_fast\_s16() RISC-V CPUs with DSP extension only

### **Parameters**

- ctx [inout] Function context (e.g. temporary buffer). Check the function definition file to see if an additional buffer is required. Optional function {API}\_get\_buffer\_size() provides the buffer size if required. The caller is expected to clear the buffer, if applicable, for security reasons.
- dw\_conv\_params [in] Depthwise convolution parameters (e.g. strides, dilations, pads,...) dw\_conv\_params->dilation is not used. Range of dw\_conv\_params->input\_offset: Not used Range of dw\_conv\_params->output\_offset: Not used
- quant\_params [in] Per-channel quantization info. It contains the multiplier and shift values to be applied to each output channel
- **input\_dims [in]** Input (activation) tensor dimensions. Format: [H, W, C\_IN] Batch argument N is not used and assumed to be 1.
- input\_data [in] Input (activation) data pointer. Data type: int16
- **filter\_dims [in]** Filter tensor dimensions. Format: [1, H, W, C\_OUT]
- **filter\_data [in]** Filter data pointer. Data type: int8
- bias\_dims [in] Bias tensor dimensions. Format: [C\_OUT]
- bias\_data [in] Bias data pointer. Data type: int64
- output\_dims [in] Output tensor dimensions. Format: [1, H, W, C\_OUT]
- output\_data [inout] Output data pointer. Data type: int16

**Returns** The function returns RISCV\_NMSIS\_NN\_SUCCESS - Successful completion.

riscv\_nmsis\_nn\_status riscv\_depthwise\_conv\_wrapper\_s4 (const nmsis\_nn\_context \*ctx, const nmsis\_nn\_dw\_conv\_params \*dw\_conv\_params, const nmsis\_nn\_per\_channel\_quant\_params \*quant\_params, const nmsis\_nn\_dims \*input\_dims, const int8\_t \*input\_dims, const int8\_t \*filter, const nmsis\_nn\_dims \*filter\_dims, const int8\_t \*filter, const nmsis\_nn\_dims \*bias\_dims, const int32\_t \*bias, const nmsis\_nn\_dims \*output\_dims, int8\_t \*output)

Wrapper function to pick the right optimized s4 depthwise convolution function.

• Supported framework: TensorFlow Lite

#### **Parameters**

• ctx – [inout] Function context (e.g. temporary buffer). Check the function definition file to see if an additional buffer is required. Optional function {API}\_get\_buffer\_size() provides the buffer size if required. The caller is expected to clear the buffer ,if applicable, for security reasons.

- dw\_conv\_params [in] Depthwise convolution parameters (e.g. strides, dilations, pads,...) dw\_conv\_params->dilation is not used. Range of dw\_conv\_params->input\_offset: [-127, 128] Range of dw\_conv\_params->output\_offset: [-128, 127]
- quant\_params [in] Per-channel quantization info. It contains the multiplier and shift values to be applied to each output channel
- **input\_dims [in]** Input (activation) tensor dimensions. Format: [H, W, C\_IN] Batch argument N is not used and assumed to be 1.
- input\_data [in] Input (activation) data pointer. Data type: int8
- **filter\_dims [in]** Filter tensor dimensions. Format: [1, H, W, C\_OUT]
- **filter\_data [in]** Filter data pointer. Data type: int8\_t packed 4-bit weights, e.g four sequential weights [0x1, 0x2, 0x3, 0x4] packed as [0x21, 0x43].
- bias\_dims [in] Bias tensor dimensions. Format: [C\_OUT]
- bias\_data [in] Bias data pointer. Data type: int32
- output\_dims [in] Output tensor dimensions. Format: [1, H, W, C\_OUT]
- output\_data [inout] Output data pointer. Data type: int8

**Returns** The function returns RISCV\_NMSIS\_NN\_SUCCESS - Successful completion.

riscv\_nmsis\_nn\_status riscv\_depthwise\_conv\_wrapper\_s8(const nmsis\_nn\_context \*ctx, const

nmsis\_nn\_dw\_conv\_params
\*dw\_conv\_params, const
nmsis\_nn\_per\_channel\_quant\_params
\*quant\_params, const nmsis\_nn\_dims
\*input\_dims, const int8\_t \*input, const
nmsis\_nn\_dims \*filter\_dims, const int8\_t
\*filter, const nmsis\_nn\_dims \*bias\_dims,
const int32\_t \*bias, const nmsis\_nn\_dims
\*output\_dims, int8\_t \*output)

Wrapper function to pick the right optimized s8 depthwise convolution function.

- Supported framework: TensorFlow Lite
- Picks one of the the following functions
  - a. riscv\_depthwise\_conv\_s8()
  - b. riscv\_depthwise\_conv\_3x3\_s8() RISC-V CPUs with DSP extension only
  - c. riscv\_depthwise\_conv\_s8\_opt()
- Check details of riscv\_depthwise\_conv\_s8\_opt() for potential data that can be accessed outside of the boundary.

## **Parameters**

• **ctx** – [**inout**] Function context (e.g. temporary buffer). Check the function definition file to see if an additional buffer is required. Optional function {API}\_get\_buffer\_size() provides the buffer size if required. The caller is expected to clear the buffer, if applicable, for security reasons.

- dw\_conv\_params [in] Depthwise convolution parameters (e.g. strides, dilations, pads,...) dw\_conv\_params->dilation is not used. Range of dw\_conv\_params->input\_offset: [-127, 128] Range of dw\_conv\_params->output\_offset: [-128, 127]
- quant\_params [in] Per-channel quantization info. It contains the multiplier and shift values to be applied to each output channel
- **input\_dims [in]** Input (activation) tensor dimensions. Format: [H, W, C\_IN] Batch argument N is not used and assumed to be 1.
- input\_data [in] Input (activation) data pointer. Data type: int8
- **filter\_dims [in]** Filter tensor dimensions. Format: [1, H, W, C\_OUT]
- **filter\_data [in]** Filter data pointer. Data type: int8
- bias\_dims [in] Bias tensor dimensions. Format: [C\_OUT]
- bias\_data [in] Bias data pointer. Data type: int32
- output\_dims [in] Output tensor dimensions. Format: [1, H, W, C\_OUT]
- output\_data [inout] Output data pointer. Data type: int8

**Returns** The function returns RISCV\_NMSIS\_NN\_SUCCESS - Successful completion.

riscv\_nmsis\_nn\_status riscv\_depthwise\_separable\_conv\_HWC\_q7(const q7\_t \*Im\_in, const uint16\_t

dim\_im\_in, const uint16\_t ch\_im\_in, const q7\_t \*wt, const uint16\_t ch\_im\_out, const uint16\_t dim\_kernel, const uint16\_t padding, const uint16\_t stride, const q7\_t \*bias, const uint16\_t bias\_shift, const uint16\_t out\_shift, q7\_t \*Im\_out, const uint16\_t dim\_im\_out, q15\_t \*bufferA, q7\_t \*bufferB)

Q7 depthwise separable convolution function.

## **Buffer size:**

bufferA size: 2\*ch\_im\_in\*dim\_kernel\*dim\_kernel

bufferB size: 0

# **Input dimension constraints:**

ch\_im\_in equals ch\_im\_out

Implementation: There are 3 nested loop here: Inner loop: calculate each output value with MAC instruction over an accumulator Mid loop: loop over different output channel Outer loop: loop over different output (x, y)

- Im\_in [in] pointer to input tensor
- dim\_im\_in [in] input tensor dimension
- **ch\_im\_in [in]** number of input tensor channels
- wt [in] pointer to kernel weights
- **ch\_im\_out [in]** number of filters, i.e., output tensor channels
- dim\_kernel [in] filter kernel size

- padding [in] padding sizes
- stride [in] convolution stride
- bias [in] pointer to bias
- bias\_shift [in] amount of left-shift for bias
- out\_shift [in] amount of right-shift for output
- Im\_out [inout] pointer to output tensor
- dim\_im\_out [in] output tensor dimension
- bufferA [inout] pointer to buffer space for input
- bufferB [inout] pointer to buffer space for output

riscv\_nmsis\_nn\_status riscv\_depthwise\_separable\_conv\_HWC\_q7\_nonsquare(const q7\_t \*Im\_in, const

uint16\_t dim\_im\_in\_x, const uint16 t dim im in y, const uint16\_t ch\_im\_in, const q7\_t \*wt, const uint16\_t ch\_im\_out, const uint16 t dim kernel x, const uint16\_t dim\_kernel\_y, const uint16\_t padding\_x, const uint16\_t padding\_y, const uint16\_t stride\_x, const uint16\_t stride\_y, const q7\_t \*bias, const uint16\_t bias\_shift, const uint16\_t out\_shift, q7 t \*Im out, const uint16\_t dim\_im\_out\_x, const uint16 t dim\_im\_out\_y, q15\_t \*bufferA, q7\_t \*bufferB)

Q7 depthwise separable convolution function (non-square shape)

This function is the version with full list of optimization tricks, but with some constraints: ch\_im\_in is equal to ch\_im\_out

## **Parameters**

- Im\_in [in] pointer to input tensor
- dim\_im\_in\_x [in] input tensor dimension x
- dim\_im\_in\_y [in] input tensor dimension y
- **ch\_im\_in [in]** number of input tensor channels
- wt [in] pointer to kernel weights

- **ch\_im\_out** [in] number of filters, i.e., output tensor channels
- dim\_kernel\_x [in] filter kernel size x
- dim\_kernel\_y [in] filter kernel size y
- padding\_x [in] padding sizes x
- padding\_y [in] padding sizes y
- **stride\_x** [in] convolution stride x
- stride\_y [in] convolution stride y
- bias [in] pointer to bias
- bias\_shift [in] amount of left-shift for bias
- out\_shift [in] amount of right-shift for output
- Im\_out [inout] pointer to output tensor
- dim\_im\_out\_x [in] output tensor dimension x
- dim\_im\_out\_y [in] output tensor dimension y
- bufferA [inout] pointer to buffer space for input
- bufferB [inout] pointer to buffer space for output

riscv\_nmsis\_nn\_status riscv\_transpose\_conv\_s8(const nmsis\_nn\_context \*ctx, const nmsis\_nn\_context \*output\_ctx, const nmsis\_nn\_transpose\_conv\_params \*transpose\_conv\_params, const nmsis\_nn\_per\_channel\_quant\_params \*quant\_params, const nmsis\_nn\_dims \*input\_dims, const int8\_t \*input\_data, const nmsis\_nn\_dims \*filter\_dims, const int8\_t \*filter\_data, const nmsis\_nn\_dims \*bias\_dims, const int32\_t \*bias\_data, const nmsis\_nn\_dims \*output\_dims, int8\_t \*output\_data)

Basic s8 transpose convolution function.

- a. Supported framework: TensorFlow Lite micro
- b. Additional memory is required for optimization. Refer to arguments 'ctx' and 'output\_ctx' for details.

- **ctx [inout]** Function context that contains the additional buffer if required by the function. riscv\_transpose\_conv\_s8\_get\_buffer\_size will return the buffer\_size if required. The caller is expected to clear the buffer, if applicable, for security reasons.
- output\_ctx [inout] Temporary scratch buffer. The size required size is: output width \* output height \* output channel \* 4 The caller is expected to clear the buffer, if applicable, for security reasons.
- **transpose\_conv\_params [in]** Convolution parameters (e.g. strides, dilations, pads,...). Range of transpose\_conv\_params->input\_offset : [-127, 128] Range of transpose\_conv\_params->output\_offset : [-128, 127]

- quant\_params [in] Per-channel quantization info. It contains the multiplier and shift values to be applied to each out channel.
- input\_dims [in] Input (activation) tensor dimensions. Format: [N, H, W, C\_IN]
- input\_data [in] Input (activation) data pointer. Data type: int8
- **filter\_dims [in]** Filter tensor dimensions. Format: [C\_OUT, HK, WK, C\_IN] where HK and WK are the spatial filter dimensions
- filter\_data [in] Filter data pointer. Data type: int8
- bias\_dims [in] Bias tensor dimensions. Format: [C\_OUT]
- bias\_data [in] Optional bias data pointer. Data type: int32
- output\_dims [in] Output tensor dimensions. Format: [N, H, W, C\_OUT]
- output\_data [out] Output data pointer. Data type: int8

**Returns** The function returns either RISCV\_NMSIS\_NN\_ARG\_ERROR if argument constraints fail. or, RISCV\_NMSIS\_NN\_SUCCESS on successful completion.

# **Fully-connected Layer Functions**

#### **GetBufferSizeFC**

```
int 32\_t \ \textbf{riscv\_fully\_connected\_s16\_get\_buffer\_size} (const \ nmsis\_nn\_dims \ *filter\_dims)
```

int32\_t riscv\_fully\_connected\_s16\_get\_buffer\_size\_dsp(const nmsis\_nn\_dims \*filter\_dims)

int32\_t riscv\_fully\_connected\_s8\_get\_buffer\_size\_dsp(const nmsis\_nn\_dims \*filter\_dims)

int32\_t riscv\_fully\_connected\_s8\_get\_buffer\_size(const nmsis\_nn\_dims \*filter\_dims)

group GetBufferSizeFC

## **Functions**

int32\_t riscv\_fully\_connected\_s16\_get\_buffer\_size(const nmsis\_nn\_dims \*filter\_dims)

Get size of additional buffer required by riscv\_fully\_connected\_s16().

Parameters filter\_dims - [in] dimension of filter

**Returns** The function returns required buffer size in bytes

int32\_t riscv\_fully\_connected\_s16\_get\_buffer\_size\_dsp(const nmsis\_nn\_dims \*filter\_dims)

Get size of additional buffer required by riscv\_fully\_connected\_s16() for processors with DSP extension. Refer to riscv\_fully\_connected\_s16\_get\_buffer\_size() for function argument details.

**Note:** Intended for compilation on Host. If compiling for an Arm target, use riscv\_fully\_connected\_s16\_get\_buffer\_size().

int32\_t riscv\_fully\_connected\_s8\_get\_buffer\_size\_dsp(const nmsis\_nn\_dims \*filter\_dims)

Get size of additional buffer required by riscv\_fully\_connected\_s8() for processors with DSP extension. Refer to riscv\_fully\_connected\_s8\_get\_buffer\_size() for function argument details.

**Note:** Intended for compilation on Host. If compiling for an Riscv target, use riscv\_fully\_connected\_s8\_get\_buffer\_size().

int32\_t riscv\_fully\_connected\_s8\_get\_buffer\_size(const nmsis\_nn\_dims \*filter\_dims)

Get size of additional buffer required by riscv\_fully\_connected\_s8(). See also riscv\_vector\_sum\_s8, which is required if buffer size is > 0.

Parameters filter\_dims - [in] dimension of filter

**Returns** The function returns required buffer size in bytes

- risev\_nmsis\_nn\_status  ${\tt risev\_fully\_connected\_mat\_q7\_vec\_q15}$  (const q15\_t \*pV, const q7\_t \*pM, const uint16\_t dim\_vec, const uint16\_t num\_of\_rows, const uint16\_t bias\_shift, const uint16\_t out\_shift, const q7\_t \*bias, q15\_t \*pOut, q15\_t \*vec\_buffer)
- riscv\_nmsis\_nn\_status riscv\_fully\_connected\_mat\_q7\_vec\_q15\_opt(const q15\_t \*pV, const q7\_t \*pM, const uint16\_t dim\_vec, const uint16\_t num\_of\_rows, const uint16\_t bias\_shift, const uint16\_t out\_shift, const q7\_t \*bias, q15\_t \*pOut, q15\_t \*vec\_buffer)
- riscv\_nmsis\_nn\_status **riscv\_fully\_connected\_q15** (const q15\_t \*pV, const q15\_t \*pM, const uint16\_t dim\_vec, const uint16\_t num\_of\_rows, const uint16\_t bias\_shift, const uint16\_t out\_shift, const q15\_t \*bias, q15\_t \*pOut, q15\_t \*vec\_buffer)
- riscv\_nmsis\_nn\_status  ${\bf riscv\_fully\_connected\_q15\_opt}$  (const q15\_t \*pV, const q15\_t \*pM, const uint16\_t dim\_vec, const uint16\_t num\_of\_rows, const uint16\_t bias\_shift, const uint16\_t out\_shift, const q15\_t \*bias, q15\_t \*pOut, q15\_t \*vec\_buffer)
- riscv\_nmsis\_nn\_status **riscv\_fully\_connected\_q7**(const q7\_t \*pV, const q7\_t \*pM, const uint16\_t dim\_vec, const uint16\_t num\_of\_rows, const uint16\_t bias\_shift, const uint16\_t out\_shift, const q7\_t \*bias, q7\_t \*pOut, q15\_t \*vec\_buffer)
- riscv\_nmsis\_nn\_status **riscv\_fully\_connected\_q7\_opt**(const q7\_t \*pV, const q7\_t \*pM, const uint16\_t dim\_vec, const uint16\_t num\_of\_rows, const uint16\_t bias\_shift, const uint16\_t out\_shift, const q7\_t \*bias, q7\_t \*pOut, q15\_t \*vec\_buffer)

riscv\_nmsis\_nn\_status **riscv\_vector\_sum\_s8** (int32\_t \*vector\_sum\_buf, const int32\_t vector\_cols, const int32\_t vector\_rows, const int8\_t \*vector\_data, const int32\_t lhs\_offset, const int32\_t \*bias\_data)

riscv\_nmsis\_nn\_status **riscv\_vector\_sum\_s8\_s64**(int64\_t \*vector\_sum\_buf, const int32\_t vector\_cols, const int32\_t vector\_rows, const int8\_t \*vector\_data, const int32\_t lhs\_offset, const int64\_t \*bias\_data)

# group FC

Collection of fully-connected and matrix multiplication functions.

Fully-connected layer is basically a matrix-vector multiplication with bias. The matrix is the weights and the input/output vectors are the activation values. Supported {weight, activation} precisions include {8-bit, 8-bit} and {8-bit, 16-bit}

#### **Functions**

riscv\_nmsis\_nn\_status  ${\bf riscv\_fully\_connected\_mat\_q7\_vec\_q15}$  (const q15\_t \*pV, const q7\_t \*pM, const uint16\_t dim\_vec, const uint16\_t num\_of\_rows, const uint16\_t bias\_shift, const uint16\_t out\_shift, const q7\_t \*bias, q15\_t \*pOut, q15\_t \*vec\_buffer)

Mixed Q15-Q7 fully-connected layer function.

# **Buffer size:**

vec buffer size: 0

Q7 Q15 version of the fully connected layer

Weights are in q7\_t and Activations are in q15\_t

# **Parameters**

- **pV** [in] pointer to input vector
- pM [in] pointer to matrix weights
- dim\_vec [in] length of the vector
- num\_of\_rows [in] number of rows in weight matrix
- bias\_shift [in] amount of left-shift for bias

- out\_shift [in] amount of right-shift for output
- bias [in] pointer to bias
- pOut [inout] pointer to output vector
- vec\_buffer [inout] pointer to buffer space for input

Returns The function returns RISCV\_NMSIS\_NN\_SUCCESS

riscv\_nmsis\_nn\_status **riscv\_fully\_connected\_mat\_q7\_vec\_q15\_opt**(const q15\_t \*pV, const q7\_t \*pM, const uint16\_t dim\_vec, const uint16\_t num\_of\_rows, const uint16\_t bias\_shift, const uint16\_t out\_shift, const q7\_t \*bias, q15\_t \*pOut, q15\_t \*vec\_buffer)

Mixed Q15-Q7 opt fully-connected layer function.

## **Buffer size:**

vec\_buffer size: 0

Q7\_Q15 version of the fully connected layer

Weights are in q7\_t and Activations are in q15\_t

Limitation: x4 version requires weight reordering to work

Here we use only one pointer to read 4 rows in the weight matrix. So if the original q7\_t matrix looks like this:

| a11 | a12 | a13 | a14 | a15 | a16 | a17 |

| a21 | a22 | a23 | a24 | a25 | a26 | a27 |

| a31 | a32 | a33 | a34 | a35 | a36 | a37 |

| a41 | a42 | a43 | a44 | a45 | a46 | a47 |

| a51 | a52 | a53 | a54 | a55 | a56 | a57 |

| a61 | a62 | a63 | a64 | a65 | a66 | a67 |

We operates on multiple-of-4 rows, so the first four rows becomes

| a11 | a21 | a12 | a22 | a31 | a41 | a32 | a42 |

| a13 | a23 | a14 | a24 | a33 | a43 | a34 | a44 |

| a15 | a25 | a16 | a26 | a35 | a45 | a36 | a46 |

The column left over will be in-order. which is: | a17 | a27 | a37 | a47 |

For the left-over rows, we do 1x1 computation, so the data remains as its original order.

So the stored weight matrix looks like this:

| a11 | a21 | a12 | a22 | a31 | a41 |

| a32 | a42 | a13 | a23 | a14 | a24 |

| a33 | a43 | a34 | a44 | a15 | a25 |

| a16 | a26 | a35 | a45 | a36 | a46 |

| a17 | a27 | a37 | a47 | a51 | a52 |

| a53 | a54 | a55 | a56 | a57 | a61 |

```
| a62 | a63 | a64 | a65 | a66 | a67 |
```

#### **Parameters**

- pV [in] pointer to input vector
- pM [in] pointer to matrix weights
- dim\_vec [in] length of the vector
- num\_of\_rows [in] number of rows in weight matrix
- bias\_shift [in] amount of left-shift for bias
- out\_shift [in] amount of right-shift for output
- bias [in] pointer to bias
- pOut [inout] pointer to output vector
- vec\_buffer [inout] pointer to buffer space for input

Returns The function returns RISCV\_NMSIS\_NN\_SUCCESS

```
riscv_nmsis_nn_status riscv_fully_connected_q15 (const q15_t *pV, const q15_t *pM, const uint16_t dim_vec, const uint16_t num_of_rows, const uint16_t bias_shift, const uint16_t out_shift, const q15_t *bias, q15_t *pOut, q15_t *vec_buffer)
```

Q15 opt fully-connected layer function.

Q15 basic fully-connected layer function.

## **Buffer size:**

vec buffer size: 0

# **Parameters**

- **pV** [in] pointer to input vector
- **pM** [in] pointer to matrix weights
- dim\_vec [in] length of the vector
- num\_of\_rows [in] number of rows in weight matrix
- bias\_shift [in] amount of left-shift for bias
- out\_shift [in] amount of right-shift for output
- bias [in] pointer to bias
- pOut [inout] pointer to output vector
- $vec\_buffer [inout]$  pointer to buffer space for input

Returns The function returns RISCV\_NMSIS\_NN\_SUCCESS

```
riscv_nmsis_nn_status riscv_fully_connected_q15_opt (const q15_t *pV, const q15_t *pM, const uint16_t dim_vec, const uint16_t num_of_rows, const uint16_t bias_shift, const uint16_t out_shift, const q15_t *bias, q15_t *pOut, q15_t *vec_buffer)
```

Q15 opt fully-connected layer function.

### **Buffer size:**

vec\_buffer size: 0

Here we use only one pointer to read 4 rows in the weight matrix. So if the original matrix looks like this:

```
| a11 | a12 | a13 |
```

| a21 | a22 | a23 |

| a31 | a32 | a33 |

| a41 | a42 | a43 |

| a51 | a52 | a53 |

| a61 | a62 | a63 |

We operates on multiple-of-4 rows, so the first four rows becomes

Remaining rows are kept the same original order.

So the stored weight matrix looks like this:

| a62 | a63 |

# **Parameters**

- pV [in] pointer to input vector
- **pM** [in] pointer to matrix weights
- dim\_vec [in] length of the vector
- num\_of\_rows [in] number of rows in weight matrix
- bias\_shift [in] amount of left-shift for bias
- out\_shift [in] amount of right-shift for output
- bias [in] pointer to bias
- pOut [inout] pointer to output vector
- **vec\_buffer** [**inout**] pointer to buffer space for input

Returns The function returns RISCV\_NMSIS\_NN\_SUCCESS

riscv\_nmsis\_nn\_status **riscv\_fully\_connected\_q7**(const q7\_t \*pV, const q7\_t \*pM, const uint16\_t dim\_vec, const uint16\_t num\_of\_rows, const uint16\_t bias\_shift, const uint16\_t out\_shift, const q7\_t \*bias, q7\_t \*pOut, q15\_t \*vec\_buffer)

Q7 basic fully-connected layer function.

# **Buffer size:**

vec\_buffer size: dim\_vec

This basic function is designed to work with regular weight matrix without interleaving.

- **pV** [in] pointer to input vector
- pM [in] pointer to matrix weights

- dim\_vec [in] length of the vector
- num\_of\_rows [in] number of rows in weight matrix
- bias\_shift [in] amount of left-shift for bias
- out\_shift [in] amount of right-shift for output
- bias [in] pointer to bias
- pOut [inout] pointer to output vector
- vec\_buffer [inout] pointer to buffer space for input

Returns The function returns RISCV\_NMSIS\_NN\_SUCCESS

```
riscv_nmsis_nn_status riscv_fully_connected_q7_opt(const q7_t *pV, const q7_t *pM, const uint16_t dim_vec, const uint16_t num_of_rows, const uint16_t bias_shift, const uint16_t out_shift, const q7_t *bias, q7_t *pOut, q15_t *vec_buffer)
```

Q7 opt fully-connected layer function.

## **Buffer size:**

vec buffer size: dim vec

This opt function is designed to work with interleaved weight matrix. The vector input is assumed in  $q7_t$  format, we call riscv\_ $q7_to_q15_no_shift_shuffle$  function to expand into  $q15_t$  format with certain weight re-ordering, refer to the function comments for more details. Here we use only one pointer to read 4 rows in the weight matrix. So if the original  $q7_t$  matrix looks like this:

```
| a11 | a12 | a13 | a14 | a15 | a16 | a17 |

| a21 | a22 | a23 | a24 | a25 | a26 | a27 |

| a31 | a32 | a33 | a34 | a35 | a36 | a37 |

| a41 | a42 | a43 | a44 | a45 | a46 | a47 |

| a51 | a52 | a53 | a54 | a55 | a56 | a57 |

| a61 | a62 | a63 | a64 | a65 | a66 | a67 |
```

We operates on multiple-of-4 rows, so the first four rows becomes

```
| a11 | a21 | a13 | a23 | a31 | a41 | a33 | a43 |
| a12 | a22 | a14 | a24 | a32 | a42 | a34 | a44 |
| a15 | a25 | a35 | a45 | a16 | a26 | a36 | a46 |
```

So within the kernel, we first read the re-ordered vector in as:

```
| b1 | b3 | and | b2 | b4 |
the four q31_t weights will look like
| a11 | a13 |, | a21 | a23 |, | a31 | a33 |, | a41 | a43 |
```

| a12 | a14 |, | a22 | a24 |, | a32 | a34 |, | a42 | a44 | The column left over will be in-order. which is:

```
| a17 | a27 | a37 | a47 |
```

For the left-over rows, we do 1x1 computation, so the data remains as its original order.

So the stored weight matrix looks like this:

```
| a11 | a21 | a13 | a23 | a31 | a41 |
| a33 | a43 | a12 | a22 | a14 | a24 |
| a32 | a42 | a34 | a44 | a15 | a25 |
| a35 | a45 | a16 | a26 | a36 | a46 |
| a17 | a27 | a37 | a47 | a51 | a52 |
| a53 | a54 | a55 | a56 | a57 | a61 |
| a62 | a63 | a64 | a65 | a66 | a67 |
```

## **Parameters**

- pV [in] pointer to input vector
- **pM** [in] pointer to matrix weights
- dim\_vec [in] length of the vector
- num\_of\_rows [in] number of rows in weight matrix
- bias\_shift [in] amount of left-shift for bias
- out\_shift [in] amount of right-shift for output
- bias [in] pointer to bias
- pOut [inout] pointer to output vector
- vec\_buffer [inout] pointer to buffer space for input

Returns The function returns RISCV\_NMSIS\_NN\_SUCCESS

riscv\_nmsis\_nn\_status riscv\_fully\_connected\_s16(const nmsis\_nn\_context \*ctx, const

nmsis\_nn\_fc\_params \*fc\_params, const nmsis\_nn\_per\_tensor\_quant\_params \*quant\_params, const nmsis\_nn\_dims \*input\_dims, const int16\_t \*input, const nmsis\_nn\_dims \*filter\_dims, const int8\_t \*kernel, const nmsis\_nn\_dims \*bias\_dims, const int64\_t \*bias, const nmsis\_nn\_dims \*output\_dims, int16\_t \*output)

Basic s16 Fully Connected function.

• Supported framework: TensorFlow Lite

- ctx [inout] Function context (e.g. temporary buffer). Check the function definition file to see if an additional buffer is required. Optional function {API}\_get\_buffer\_size() provides the buffer size if an additional buffer is required. The caller is expected to clear the buffer, if applicable, for security reasons.
- **fc\_params [in]** Fully Connected layer parameters. fc\_params->input\_offset : 0 fc\_params->output\_offset : 0
- quant\_params [in] Per-tensor quantization info. It contains the multiplier and shift values to be applied to the output tensor.
- input\_dims [in] Input (activation) tensor dimensions. Format: [N, H, W, C\_IN] Input dimension is taken as Nx(H \* W \* C\_IN)

- input\_data [in] Input (activation) data pointer. Data type: int16
- $filter\_dims [in]$  Two dimensional filter dimensions. Format: [N, C] N: accumulation depth and equals  $(H * W * C_IN)$  from input\_dims C: output depth and equals  $C_OUT$  in output\_dims E W: Not used
- filter\_data [in] Filter data pointer. Data type: int8
- bias\_dims [in] Bias tensor dimensions. Format: [C\_OUT] N, H, W: Not used
- bias\_data [in] Bias data pointer. Data type: int64
- output\_dims [in] Output tensor dimensions. Format: [N, C\_OUT] N: Batches C\_OUT: Output depth H & W: Not used.
- output\_data [inout] Output data pointer. Data type: int16

**Returns** The function returns RISCV\_NMSIS\_NN\_SUCCESS

riscv\_nmsis\_nn\_status riscv\_fully\_connected\_s4(const nmsis\_nn\_context \*ctx, const

nmsis\_nn\_fc\_params \*fc\_params, const nmsis\_nn\_per\_tensor\_quant\_params \*quant\_params, const nmsis\_nn\_dims \*input\_dims, const int8\_t \*input, const nmsis\_nn\_dims \*filter\_dims, const int8\_t \*kernel, const nmsis\_nn\_dims \*bias\_dims, const int32\_t \*bias, const nmsis\_nn\_dims \*output\_dims, int8\_t \*output)

Basic s4 Fully Connected function.

• Supported framework: TensorFlow Lite

## **Parameters**

- ctx [inout] Function context (e.g. temporary buffer). Check the function definition file to see if an additional buffer is required. Optional function {API}\_get\_buffer\_size() provides the buffer size if an additional buffer is required. The caller is expected to clear the buffer ,if applicable, for security reasons.
- **fc\_params [in]** Fully Connected layer parameters. Range of fc\_params->input\_offset : [-127, 128] fc\_params->filter\_offset : 0 Range of fc\_params->output\_offset : [-128, 127]
- quant\_params [in] Per-tensor quantization info. It contains the multiplier and shift values to be applied to the output tensor.
- input\_dims [in] Input (activation) tensor dimensions. Format: [N, H, W, C\_IN] Input dimension is taken as Nx(H \* W \* C\_IN)
- input\_data [in] Input (activation) data pointer. Data type: int8
- $filter\_dims [in]$  Two dimensional filter dimensions. Format: [N, C] N: accumulation depth and equals  $(H * W * C_IN)$  from input\_dims C: output depth and equals  $C_OUT$  in output\_dims E W: Not used
- **filter\_data [in]** Filter data pointer. Data type: int8\_t packed 4-bit weights, e.g four sequential weights [0x1, 0x2, 0x3, 0x4] packed as [0x21, 0x43].
- bias\_dims [in] Bias tensor dimensions. Format: [C\_OUT] N, H, W: Not used
- bias\_data [in] Bias data pointer. Data type: int32

- output\_dims [in] Output tensor dimensions. Format: [N, C\_OUT] N: Batches C\_OUT: Output depth H & W: Not used.
- output\_data [inout] Output data pointer. Data type: int8

Returns The function returns RISCV\_NMSIS\_NN\_SUCCESS

riscv nmsis nn status riscv\_fully\_connected\_s8(const nmsis nn context \*ctx, const

nmsis\_nn\_fc\_params \*fc\_params, const nmsis\_nn\_per\_tensor\_quant\_params \*quant\_params, const nmsis\_nn\_dims \*input\_dims, const int8\_t \*input, const nmsis\_nn\_dims \*filter\_dims, const int8\_t \*kernel, const nmsis\_nn\_dims \*bias\_dims, const int32\_t \*bias, const nmsis\_nn\_dims \*output\_dims, int8\_t \*output)

Basic s8 Fully Connected function.

• Supported framework: TensorFlow Lite

## **Parameters**

- ctx [inout] Function context (e.g. temporary buffer). Check the function definition file to see if an additional buffer is required. Optional function {API}\_get\_buffer\_size() provides the buffer size if an additional buffer is required. The caller is expected to clear the buffer, if applicable, for security reasons.
- **fc\_params [in]** Fully Connected layer parameters. Range of fc\_params->input\_offset : [-127, 128] fc\_params->filter\_offset : 0 Range of fc\_params->output\_offset : [-128, 127]
- quant\_params [in] Per-tensor quantization info. It contains the multiplier and shift values to be applied to the output tensor.
- $input\_dims [in]$  Input (activation) tensor dimensions. Format: [N, H, W, C\_IN] Input dimension is taken as Nx(H \* W \* C\_IN)
- input\_data [in] Input (activation) data pointer. Data type: int8
- $filter\_dims [in]$  Two dimensional filter dimensions. Format: [N, C] N: accumulation depth and equals  $(H * W * C_IN)$  from input\_dims C: output depth and equals  $C_OUT$  in output\_dims E W: Not used
- **filter\_data [in]** Filter data pointer. Data type: int8
- bias\_dims [in] Bias tensor dimensions. Format: [C\_OUT] N, H, W: Not used
- bias\_data [in] Bias data pointer. Data type: int32
- output\_dims [in] Output tensor dimensions. Format: [N, C\_OUT] N: Batches C\_OUT: Output depth H & W: Not used.
- output\_data [inout] Output data pointer. Data type: int8

**Returns** The function returns either RISCV\_NMSIS\_NN\_ARG\_ERROR if argument constraints fail. or, RISCV\_NMSIS\_NN\_SUCCESS on successful completion.

```
riscv_nmsis_nn_status riscv_vector_sum_s8(int32_t *vector_sum_buf, const int32_t vector_cols, const int32_t vector_rows, const int8_t *vector_data, const int32_t lhs_offset, const int32_t *bias_data)
```

Calculate the sum of each row in vector\_data, multiply by lhs\_offset and optionally add s32 bias\_data.

## **Parameters**

- vector\_sum\_buf [inout] Buffer for vector sums
- vector\_cols [in] Number of vector columns
- vector\_rows [in] Number of vector rows
- vector\_data [in] Vector of weigths data
- **lhs\_offset [in]** Constant multiplied with each sum
- bias\_data [in] Vector of bias data, added to each sum.

Returns The function returns RISCV\_NMSIS\_NN\_SUCCESS - Successful operation

```
riscv_nmsis_nn_status riscv_vector_sum_s8_s64(int64_t *vector_sum_buf, const int32_t vector_cols, const int32_t vector_rows, const int8_t *vector_data, const int32_t lhs_offset, const int64_t *bias_data)
```

Calculate the sum of each row in vector\_data, multiply by lhs\_offset and optionally add s64 bias\_data.

## **Parameters**

- **vector\_sum\_buf [inout]** Buffer for vector sums
- vector\_cols [in] Number of vector columns
- **vector\_rows [in]** Number of vector rows
- vector\_data [in] Vector of weigths data
- **lhs\_offset** [in] Constant multiplied with each sum
- bias\_data [in] Vector of bias data, added to each sum.

**Returns** The function returns RISCV\_NMSIS\_NN\_SUCCESS - Successful operation

# **LSTM Layer Functions**

```
riscv_nmsis_nn_status riscv_lstm_unidirectional_s16(const int16_t *input, int16_t *output, const nmsis_nn_lstm_params *params, nmsis_nn_lstm_context *buffers)

riscv_nmsis_nn_status riscv_lstm_unidirectional_s8(const int8_t *input, int8_t *output, const nmsis_nn_lstm_params *params, nmsis_nn_lstm_context *buffers)
```

# group LSTM

Get size of additional buffer required by  $riscv\_svdf\_s8()$  for Arm(R) Helium Architecture case. Refer to  $riscv\_svdf\_s8\_get\_buffer\_size()$  for function argument details.

Note: Intended for compilation on Host. If compiling for an Arm target, use riscv\_svdf\_s8\_get\_buffer\_size().

## **Functions**

```
riscv_nmsis_nn_status riscv_lstm_unidirectional_s16(const int16_t *input, int16_t *output, const nmsis_nn_lstm_params *params, nmsis_nn_lstm_context *buffers)
```

LSTM unidirectional function with 16 bit input and output and 16 bit gate output, 64 bit bias.

a. Supported framework: TensorFlow Lite Micro

## **Parameters**

- input [in] Pointer to input data
- output [out] Pointer to output data
- params [in] Struct containing all information about the lstm operator, see riscv\_nn\_types.
- **buffers** [in] Struct containing pointers to all temporary scratch buffers needed for the lstm operator, see riscv\_nn\_types.

**Returns** The function returns RISCV\_NMSIS\_NN\_SUCCESS

```
riscv_nmsis_nn_status riscv_lstm_unidirectional_s8(const int8_t *input, int8_t *output, const nmsis_nn_lstm_params *params, nmsis_nn_lstm_context *buffers)
```

LSTM unidirectional function with 8 bit input and output and 16 bit gate output, 32 bit bias.

a. Supported framework: TensorFlow Lite Micro

## **Parameters**

- input [in] Pointer to input data
- output [out] Pointer to output data
- params [in] Struct containing all information about the lstm operator, see riscv\_nn\_types.
- **buffers [in]** Struct containing pointers to all temporary scratch buffers needed for the lstm operator, see riscv\_nn\_types.

Returns The function returns RISCV\_NMSIS\_NN\_SUCCESS

# **Pooling Functions**

## GetBufferSizePooling

```
int32_t riscv_avgpool_s16_get_buffer_size(const int output_x, const int ch_src)
int32_t riscv_avgpool_s16_get_buffer_size_dsp(const int output_x, const int ch_src)
int32_t riscv_avgpool_s8_get_buffer_size(const int output_x, const int ch_src)
int32_t riscv_avgpool_s8_get_buffer_size_dsp(const int output_x, const int ch_src)
group GetBufferSizePooling
```

# **Functions**

int32\_t riscv\_avgpool\_s16\_get\_buffer\_size(const int output\_x, const int ch\_src)

Get the required buffer size for S16 average pooling function.

#### **Parameters**

- dim\_dst\_width [in] output tensor dimension
- ch\_src [in] number of input tensor channels

**Returns** The function returns required buffer size in bytes

int32\_t riscv\_avgpool\_s16\_get\_buffer\_size\_dsp(const int output\_x, const int ch\_src)

Get the required buffer size for S16 average pooling function for processors with DSP extension. Refer to riscv\_avgpool\_s16\_get\_buffer\_size() for function argument details.

**Note:** Intended for compilation on Host. If compiling for an Riscv target, use riscv\_avgpool\_s16\_get\_buffer\_size().

int32\_t riscv\_avgpool\_s8\_get\_buffer\_size(const int output\_x, const int ch\_src)

Get the required buffer size for S8 average pooling function.

#### **Parameters**

- dim\_dst\_width [in] output tensor dimension
- ch\_src [in] number of input tensor channels

**Returns** The function returns required buffer size in bytes

int32\_t riscv\_avgpool\_s8\_get\_buffer\_size\_dsp(const int output\_x, const int ch\_src)

Get the required buffer size for S8 average pooling function for processors with DSP extension. Refer to riscv\_avgpool\_s8\_get\_buffer\_size() for function argument details.

**Note:** Intended for compilation on Host. If compiling for an Riscv target, use riscv\_avgpool\_s8\_get\_buffer\_size().

riscv\_nmsis\_nn\_status **riscv\_max\_pool\_s16**(const nmsis\_nn\_context \*ctx, const nmsis\_nn\_pool\_params \*pool\_params, const nmsis\_nn\_dims \*input\_dims, const int16\_t \*src, const nmsis\_nn\_dims \*filter\_dims, const nmsis\_nn\_dims \*output\_dims, int16\_t \*dst)

```
void riscv_maxpool_q7_HWC(q7_t *Im_in, const uint16_t dim_im_in, const uint16_t ch_im_in, const uint16_t dim_kernel, const uint16_t padding, const uint16_t stride, const uint16_t dim_im_out, q7_t *bufferA, q7_t *Im_out)
```

void **riscv\_avepool\_q7\_HWC**(q7\_t \*Im\_in, const uint16\_t dim\_im\_in, const uint16\_t ch\_im\_in, const uint16\_t dim\_kernel, const uint16\_t padding, const uint16\_t stride, const uint16\_t dim im out, q7 t \*bufferA, q7 t \*Im out)

# group Pooling

Perform pooling functions, including max pooling and average pooling.

Perform max and average pooling operations.

### **Functions**

```
riscv_nmsis_nn_status riscv_avgpool_s16(const nmsis_nn_context *ctx, const nmsis_nn_pool_params *pool_params, const nmsis_nn_dims *input_dims, const int16_t *src, const nmsis_nn_dims *filter_dims, const nmsis_nn_dims *output_dims, int16_t *dst)
```

s16 average pooling function.

• Supported Framework: TensorFlow Lite

## **Parameters**

- ctx [inout] Function context (e.g. temporary buffer). Check the function definition file to see if an additional buffer is required. Optional function {API}\_get\_buffer\_size() provides the buffer size if an additional buffer is required. The caller is expected to clear the buffer, if applicable, for security reasons.
- pool\_params [in] Pooling parameters
- input\_dims [in] Input (activation) tensor dimensions. Format: [H, W, C\_IN]
- input\_data [in] Input (activation) data pointer. Data type: int16
- **filter\_dims [in]** Filter tensor dimensions. Format: [H, W] Argument N and C are not used.
- **output\_dims [in]** Output tensor dimensions. Format: [H, W, C\_OUT] Argument N is not used. C\_OUT equals C\_IN.
- output\_data [inout] Output data pointer. Data type: int16

**Returns** The function returns RISCV\_NMSIS\_NN\_SUCCESS - Successful operation RISCV\_NMSIS\_NN\_ARG\_ERROR - In case of invalid arguments

```
riscv_nmsis_nn_status riscv_avgpool_s8(const nmsis_nn_context *ctx, const nmsis_nn_pool_params *pool_params, const nmsis_nn_dims *input_dims, const int8_t *src, const nmsis_nn_dims *filter_dims, const nmsis_nn_dims *output_dims, int8_t *dst)
```

s8 average pooling function.

• Supported Framework: TensorFlow Lite

#### **Parameters**

- ctx [inout] Function context (e.g. temporary buffer). Check the function definition file to see if an additional buffer is required. Optional function {API}\_get\_buffer\_size() provides the buffer size if an additional buffer is required. The caller is expected to clear the buffer, if applicable, for security reasons.
- pool\_params [in] Pooling parameters
- input\_dims [in] Input (activation) tensor dimensions. Format: [H, W, C\_IN]
- input\_data [in] Input (activation) data pointer. Data type: int8
- **filter\_dims [in]** Filter tensor dimensions. Format: [H, W] Argument N and C are not used.
- output\_dims [in] Output tensor dimensions. Format: [H, W, C\_OUT] Argument N is not used. C\_OUT equals C\_IN.
- output\_data [inout] Output data pointer. Data type: int8

**Returns** The function returns either RISCV\_NMSIS\_NN\_ARG\_ERROR if argument constraints fail. or, RISCV\_NMSIS\_NN\_SUCCESS on successful completion.

riscv\_nmsis\_nn\_status **riscv\_max\_pool\_s16**(const nmsis\_nn\_context \*ctx, const nmsis\_nn\_pool\_params \*pool\_params, const nmsis\_nn\_dims \*input\_dims, const int16\_t \*src, const nmsis\_nn\_dims \*filter\_dims, const nmsis\_nn\_dims \*filter\_dims, const nmsis\_nn\_dims \*toutput\_dims, int16\_t \*dst)

s16 max pooling function.

• Supported Framework: TensorFlow Lite

#### **Parameters**

- ctx [inout] Function context (e.g. temporary buffer). Check the function definition file to see if an additional buffer is required. Optional function {API}\_get\_buffer\_size() provides the buffer size if an additional buffer is required. The caller is expected to clear the buffer, if applicable, for security reasons.
- pool\_params [in] Pooling parameters
- input\_dims [in] Input (activation) tensor dimensions. Format: [H, W, C\_IN]
- **src** [in] Input (activation) data pointer. The input tensor must not overlap with the output tensor. Data type: int16
- **filter\_dims [in]** Filter tensor dimensions. Format: [H, W] Argument N and C are not used.
- **output\_dims [in]** Output tensor dimensions. Format: [H, W, C\_OUT] Argument N is not used. C\_OUT equals C\_IN.
- dst [inout] Output data pointer. Data type: int16

**Returns** The function returns either RISCV\_NMSIS\_NN\_ARG\_ERROR if argument constraints fail. or, RISCV\_NMSIS\_NN\_SUCCESS on successful completion.

s8 max pooling function.

• Supported Framework: TensorFlow Lite

#### **Parameters**

- ctx [inout] Function context (e.g. temporary buffer). Check the function definition file to see if an additional buffer is required. Optional function {API}\_get\_buffer\_size() provides the buffer size if an additional buffer is required. The caller is expected to clear the buffer, if applicable, for security reasons.
- **pool\_params [in]** Pooling parameters
- input\_dims [in] Input (activation) tensor dimensions. Format: [H, W, C\_IN]
- input\_data [in] Input (activation) data pointer. The input tensor must not overlap with the output tensor. Data type: int8
- **filter\_dims [in]** Filter tensor dimensions. Format: [H, W] Argument N and C are not used.
- output\_dims [in] Output tensor dimensions. Format: [H, W, C\_OUT] Argument N is not used. C\_OUT equals C\_IN.
- output\_data [inout] Output data pointer. Data type: int8

**Returns** The function returns either RISCV\_NMSIS\_NN\_ARG\_ERROR if argument constraints fail. or, RISCV\_NMSIS\_NN\_SUCCESS on successful completion.

```
void riscv_maxpool_q7_HWC(q7_t *Im_in, const uint16_t dim_im_in, const uint16_t ch_im_in, const uint16_t dim_kernel, const uint16_t padding, const uint16_t stride, const uint16_t dim_im_out, q7_t *bufferA, q7_t *Im_out)
```

Q7 max pooling function.

The pooling function is implemented as split x-pooling then y-pooling.

This pooling function is input-destructive. Input data is undefined after calling this function.

- Im\_in [inout] pointer to input tensor
- dim\_im\_in [in] input tensor dimention
- **ch\_im\_in [in]** number of input tensor channels
- dim\_kernel [in] filter kernel size
- padding [in] padding sizes
- **stride** [in] convolution stride
- dim\_im\_out [in] output tensor dimension
- bufferA [inout] Not used
- Im\_out [inout] pointer to output tensor

void **riscv\_avepool\_q7\_HWC**(q7\_t \*Im\_in, const uint16\_t dim\_im\_in, const uint16\_t ch\_im\_in, const uint16\_t dim\_kernel, const uint16\_t padding, const uint16\_t stride, const uint16\_t dim\_im\_out, q7\_t \*bufferA, q7\_t \*Im\_out)

Q7 average pooling function.

### **Buffer size:**

bufferA size: 2\*dim\_im\_out\*ch\_im\_in

The pooling function is implemented as split x-pooling then y-pooling.

This pooling function is input-destructive. Input data is undefined after calling this function.

### **Parameters**

- Im\_in [inout] pointer to input tensor
- dim\_im\_in [in] input tensor dimention
- **ch\_im\_in** [**in**] number of input tensor channels
- dim\_kernel [in] filter kernel size
- padding [in] padding sizes
- **stride** [in] convolution stride
- dim\_im\_out [in] output tensor dimension
- bufferA [inout] pointer to buffer space for input
- Im\_out [inout] pointer to output tensor

## **Reshape Functions**

void riscv\_reshape\_s8(const int8\_t \*input, int8\_t \*output, const uint32\_t total\_size)

group Reshape

### **Functions**

void **riscv\_reshape\_s8** (const int8\_t \*input, int8\_t \*output, const uint32\_t total\_size)

Reshape a s8 vector into another with different shape.

Note: The output is expected to be in a memory area that does not overlap with the input's

### **Parameters**

- input [in] points to the s8 input vector
- output [out] points to the s8 output vector
- total\_size [in] total size of the input and output vectors in bytes

### **Softmax Functions**

group Softmax

### **Functions**

```
void riscv_softmax_q15 (const q15_t *vec_in, const uint16_t dim_vec, q15_t *p_out) Q15 softmax function.
```

Here, instead of typical e based softmax, we use 2-based softmax, i.e.,:

$$y_i = 2^(x_i) / sum(2^x_j)$$

The relative output will be different here. But mathematically, the gradient will be the same with a log(2) scaling factor.

### **Parameters**

- vec\_in [in] pointer to input vector
- dim\_vec [in] input vector dimention
- **p\_out [out]** pointer to output vector

```
void riscv_softmax_q7 (const q7_t *vec_in, const uint16_t dim_vec, q7_t *p_out) O7 softmax function.
```

Here, instead of typical natural logarithm e based softmax, we use 2-based softmax here, i.e.,:

$$y_i = 2^(x_i) / sum(2^x_j)$$

The relative output will be different here. But mathematically, the gradient will be the same with a log(2) scaling factor.

## **Parameters**

• vec\_in - [in] pointer to input vector

- dim\_vec [in] input vector dimention
- p\_out [out] pointer to output vector

riscv\_nmsis\_nn\_status **riscv\_softmax\_s16**(const int16\_t \*input, const int32\_t num\_rows, const int32\_t row\_size, const int32\_t mult, const int32\_t shift, const nmsis\_nn\_softmax\_lut\_s16 \*softmax\_params, int16\_t \*output)

\$16 softmax function.

**Note:** Supported framework: TensorFlow Lite micro (bit-accurate)

### **Parameters**

- input [in] Pointer to the input tensor
- num\_rows [in] Number of rows in the input tensor
- row\_size [in] Number of elements in each input row
- mult [in] Input quantization multiplier
- **shift** [in] Input quantization shift within the range [0, 31]
- **softmax\_params [in]** Softmax s16 layer parameters with two pointers to LUTs speficied below. For indexing the high 9 bits are used and 7 remaining for interpolation. That means 512 entries for the 9-bit indexing and 1 extra for interpolation, i.e. 513 values for each LUT.
  - Lookup table for exp(x), where x uniform distributed between [-10.0, 0.0]
  - Lookup table for 1/(1+x), where x uniform distributed between [0.0, 1.0]
- output [out] Pointer to the output tensor

**Returns** The function returns RISCV\_NMSIS\_NN\_ARG\_ERROR Argument error check failed RISCV\_NMSIS\_NN\_SUCCESS - Successful operation

void **riscv\_softmax\_s8**(const int8\_t \*input, const int32\_t num\_rows, const int32\_t row\_size, const int32\_t mult, const int32\_t shift, const int32\_t diff\_min, int8\_t \*output)

S8 softmax function.

**Note:** Supported framework: TensorFlow Lite micro (bit-accurate)

## **Parameters**

- input [in] Pointer to the input tensor
- num\_rows [in] Number of rows in the input tensor
- row\_size [in] Number of elements in each input row
- **mult** [in] Input quantization multiplier
- **shift [in]** Input quantization shift within the range [0, 31]
- **diff\_min [in]** Minimum difference with max in row. Used to check if the quantized exponential operation can be performed
- output [out] Pointer to the output tensor

void **riscv\_softmax\_s8\_s16**(const int8\_t \*input, const int32\_t num\_rows, const int32\_t row\_size, const int32\_t mult, const int32\_t shift, const int32\_t diff\_min, int16\_t \*output)

S8 to s16 softmax function.

**Note:** Supported framework: TensorFlow Lite micro (bit-accurate)

#### **Parameters**

- input [in] Pointer to the input tensor
- num\_rows [in] Number of rows in the input tensor
- row\_size [in] Number of elements in each input row
- mult [in] Input quantization multiplier
- **shift [in]** Input quantization shift within the range [0, 31]
- **diff\_min** [in] Minimum difference with max in row. Used to check if the quantized exponential operation can be performed
- **output [out]** Pointer to the output tensor

void **riscv\_softmax\_u8** (const uint8\_t \*input, const int32\_t num\_rows, const int32\_t row\_size, const int32\_t mult, const int32\_t shift, const int32\_t diff\_min, uint8\_t \*output)

U8 softmax function.

**Note:** Supported framework: TensorFlow Lite micro (bit-accurate)

### **Parameters**

- input [in] Pointer to the input tensor
- num\_rows [in] Number of rows in the input tensor
- row\_size [in] Number of elements in each input row
- mult [in] Input quantization multiplier
- **shift [in]** Input quantization shift within the range [0, 31]
- **diff\_min [in]** Minimum difference with max in row. Used to check if the quantized exponential operation can be performed
- **output [out]** Pointer to the output tensor

void **riscv\_softmax\_with\_batch\_q7** (const q7\_t \*vec\_in, const uint16\_t nb\_batches, const uint16\_t dim\_vec, q7\_t \*p\_out)

Q7 softmax function with batch parameter.

Here, instead of typical natural logarithm e based softmax, we use 2-based softmax here, i.e.,:

$$y_i = 2^(x_i) / sum(2^x_j)$$

The relative output will be different here. But mathematically, the gradient will be the same with a log(2) scaling factor.

### **Parameters**

- vec\_in [in] pointer to input vector
- **nb\_batches** [in] number of batches
- dim\_vec [in] input vector dimention
- p\_out [out] pointer to output vector

### **SVDF Functions**

riscv\_nmsis\_nn\_status riscv\_svdf\_state\_s16\_s8(const nmsis\_nn\_context \*input\_ctx, const nmsis\_nn\_context \*output\_ctx, const nmsis\_nn\_svdf\_params \*svdf\_params, const nmsis\_nn\_per\_tensor\_quant\_params \*input\_quant\_params, const nmsis\_nn\_per\_tensor\_quant\_params \*output\_quant\_params, const nmsis\_nn\_dims \*input\_dims, const int8\_t \*input\_data, const nmsis\_nn\_dims \*state\_dims, int16\_t \*state\_data, const nmsis\_nn\_dims \*weights\_feature\_dims, const int8\_t \*weights\_feature\_data, const nmsis\_nn\_dims \*weights\_time\_data, const nmsis\_nn\_data, const nmsis\_nn\_dims \*weights\_time\_data, const nmsis\_nn\_data, const nmsis\_

nmsis\_nn\_dims \*output\_dims, int8\_t \*output\_data)

group SVDF

### **Functions**

riscv\_nmsis\_nn\_status riscv\_svdf\_s8(const nmsis\_nn\_context \*ctx, const nmsis\_nn\_context \*input\_ctx, const nmsis\_nn\_svdf\_params \*svdf\_params, const nmsis\_nn\_per\_tensor\_quant\_params \*input\_quant\_params, const nmsis\_nn\_per\_tensor\_quant\_params \*output\_quant\_params, const nmsis\_nn\_dims \*input\_dims, const int8\_t \*input\_data, const nmsis\_nn\_dims \*state\_dims, int8\_t \*state\_data, const nmsis\_nn\_dims \*weights\_feature\_dims, const int8\_t \*weights\_feature\_data, const nmsis\_nn\_dims \*weights\_time\_data, const nmsis\_nn\_dims \*weights\_time\_data, const nmsis\_nn\_dims \*weights\_time\_data, const nmsis\_nn\_dims \*bias\_dims, const int32\_t \*bias\_data, const nmsis\_nn\_dims \*output dims, int8 t \*output data)

s8 SVDF function with 8 bit state tensor and 8 bit time weights

a. Supported framework: TensorFlow Lite micro

#### **Parameters**

- ctx [inout] Function context (e.g. temporary buffer). Check the function definition file to see if an additional buffer is required. Optional function riscv\_fully\_connected\_s8\_get\_buffer\_size() provides the buffer size if an additional buffer is required. The caller is expected to clear the buffer, if applicable, for security reasons.
- **input\_ctx [in]** Temporary scratch buffer The caller is expected to clear the buffer, if applicable, for security reasons.
- **output\_ctx [in]** Temporary output scratch buffer The caller is expected to clear the buffer, if applicable, for security reasons.
- **svdf\_params [in]** SVDF Parameters Range of svdf\_params->input\_offset : [-128, 127] Range of svdf\_params->output\_offset : [-128, 127]
- input\_quant\_params [in] Input quantization parameters
- output\_quant\_params [in] Output quantization parameters
- input\_dims [in] Input tensor dimensions
- input\_data [in] Pointer to input tensor
- state\_dims [in] State tensor dimensions
- state\_data [in] Pointer to state tensor
- weights\_feature\_dims [in] Weights (feature) tensor dimensions
- weights\_feature\_data [in] Pointer to the weights (feature) tensor
- weights\_time\_dims [in] Weights (time) tensor dimensions
- weights\_time\_data [in] Pointer to the weights (time) tensor
- bias\_dims [in] Bias tensor dimensions
- bias\_data [in] Pointer to bias tensor
- output\_dims [in] Output tensor dimensions
- output\_data [out] Pointer to the output tensor

**Returns** The function returns either RISCV\_NMSIS\_NN\_ARG\_ERROR if argument constraints fail. or, RISCV\_NMSIS\_NN\_SUCCESS on successful completion.

riscv nmsis nn status riscv\_svdf\_state\_s16\_s8(const nmsis nn context \*input ctx, const

nmsis\_nn\_context \*output\_ctx, const
nmsis\_nn\_svdf\_params \*svdf\_params, const
nmsis\_nn\_per\_tensor\_quant\_params
\*input\_quant\_params, const
nmsis\_nn\_per\_tensor\_quant\_params
\*output\_quant\_params, const nmsis\_nn\_dims
\*input\_dims, const int8\_t \*input\_data, const
nmsis\_nn\_dims \*state\_dims, int16\_t \*state\_data, const
nmsis\_nn\_dims \*weights\_feature\_dims, const int8\_t
\*weights\_feature\_data, const nmsis\_nn\_dims
\*weights\_time\_dims, const int16\_t \*weights\_time\_data,
const nmsis\_nn\_dims \*bias\_dims, const int32\_t
\*bias\_data, const nmsis\_nn\_dims \*output\_dims, int8\_t
\*output\_data)

s8 SVDF function with 16 bit state tensor and 16 bit time weights

a. Supported framework: TensorFlow Lite micro

#### **Parameters**

- **input\_ctx [in]** Temporary scratch buffer The caller is expected to clear the buffer, if applicable, for security reasons.
- **output\_ctx [in]** Temporary output scratch buffer The caller is expected to clear the buffer, if applicable, for security reasons.
- **svdf\_params [in]** SVDF Parameters Range of svdf\_params->input\_offset : [-128, 127] Range of svdf\_params->output\_offset : [-128, 127]
- input\_quant\_params [in] Input quantization parameters
- output\_quant\_params [in] Output quantization parameters
- input\_dims [in] Input tensor dimensions
- input\_data [in] Pointer to input tensor
- state\_dims [in] State tensor dimensions
- state\_data [in] Pointer to state tensor
- weights\_feature\_dims [in] Weights (feature) tensor dimensions
- weights\_feature\_data [in] Pointer to the weights (feature) tensor
- weights\_time\_dims [in] Weights (time) tensor dimensions
- weights\_time\_data [in] Pointer to the weights (time) tensor
- bias\_dims [in] Bias tensor dimensions
- bias\_data [in] Pointer to bias tensor
- output\_dims [in] Output tensor dimensions
- output\_data [out] Pointer to the output tensor

Returns The function returns RISCV\_NMSIS\_NN\_SUCCESS

### group Public

A collection of functions to perform basic operations for neural network layers. Functions with a \_s8 suffix support TensorFlow Lite framework.

# 4.3.4 Private

### Convolution

int16\_t \*riscv\_nn\_mat\_mult\_kernel\_s16(const int8\_t \*input\_a, const int16\_t \*input\_b, const int32\_t output\_ch, const int32\_t \*out\_shift, const int32\_t \*out\_mult, const int32\_t activation\_min, const int32\_t activation\_max, const int32\_t num\_col\_a, const nmsis\_nn\_bias\_data \*const bias\_data, int16\_t \*out\_0)

```
riscv nmsis nn status riscv_nn_depthwise_conv_nt_t_padded_s8(const int8 t *lhs, const int8 t *rhs, const
                                                                       int32_t input_offset, const int32_t
                                                                       active ch, const int32 t total ch, const
                                                                       int32_t *out_shift, const int32_t
                                                                       *out mult, const int32 t out offset, const
                                                                       int32 t activation min, const int32 t
                                                                       activation max, const uint16 t row x col.
                                                                       const int32 t *const output bias, int8 t
                                                                        *out)
int16_t *riscv_nn_depthwise_conv_nt_t_s16(const int16_t *lhs, const int8_t *rhs, const uint16_t num_ch,
                                                  const int32 t *out shift, const int32 t *out mult, const int32 t
                                                  activation_min, const int32_t activation_max, const uint16_t
                                                  row x col, const int64 t *const output bias, int16 t *out)
riscv nmsis nn status riscv_nn_depthwise_conv_nt_t_s4(const int8 t *lhs, const int8 t *rhs, const int8 t t
                                                               input offset, const int32 t active ch, const int32 t
                                                               total_ch, const int32_t *out_shift, const int32_t
                                                               *out mult, const int32 t out offset, const int32 t
                                                               activation_min, const int32_t activation_max, const
                                                               uint16 t row x col, const int32 t *const
                                                               output_bias, int8_t *out)
riscv nmsis nn status riscv_nn_depthwise_conv_nt_t_s8(const int8 t *lhs, const int8 t *rhs, const int32 t
                                                               input offset, const int32 t active ch, const int32 t
                                                               total ch, const int32 t *out shift, const int32 t
                                                               *out_mult, const int32_t out_offset, const int32_t
                                                               activation_min, const int32_t activation_max, const
                                                               uint16_t row_x_col, const int32_t *const
                                                               output bias, int8 t *out)
riscv nmsis nn status riscv_nn_mat_mul_core_1x_s4(int32 t row elements, const int32 t
                                                         skipped_row_elements, const int8_t *row_base_ref,
                                                         const int8_t *col_base_ref, const int32_t out_ch, const
                                                         nmsis_nn_conv_params *conv_params, const
                                                         nmsis_nn_per_channel_quant_params *quant_params,
                                                         const int32_t *bias, int8_t *output)
riscv_nmsis_nn_status riscv_nn_mat_mul_core_1x_s8(int32_t row_elements, const int32_t
                                                         skipped_row_elements, const int8_t *row_base_ref,
                                                         const int8_t *col_base_ref, const int32_t out_ch, const
                                                         nmsis_nn_conv_params *conv_params, const
                                                         nmsis_nn_per_channel_quant_params *quant_params,
                                                         const int32_t *bias, int8_t *output)
int8_t *riscv_nn_mat_mul_core_4x_s8(const int32_t row_elements, const int32_t offset, const int8_t *row_base,
                                           const int8_t *col_base_ref, const int32_t out_ch, const
                                           nmsis_nn_conv_params *conv_params, const
```

\*bias, int8\_t \*output)

nmsis\_nn\_per\_channel\_quant\_params \*quant\_params, const int32\_t

```
riscv_nmsis_nn_status riscv_nn_mat_mult_nt_t_s16(const int16_t *lhs, const int8_t *rhs, const nmsis_nn_bias_data *bias_data, int16_t *dst, const int32_t *dst_multipliers, const int32_t *dst_shifts, const int32_t lhs_rows, const int32_t rhs_rows, const int32_t rhs_cols, const int32_t activation_min, const int32_t activation_max)
```

riscv\_nmsis\_nn\_status **riscv\_nn\_mat\_mult\_nt\_t\_s4** (const int8\_t \*lhs, const int8\_t \*packed\_rhs, const int32\_t \*bias, int8\_t \*dst, const int32\_t \*dst\_multipliers, const int32\_t \*dst\_shifts, const int32\_t lhs\_rows, const int32\_t rhs\_rows, const int32\_t rhs\_cols, const int32\_t lhs\_offset, const int32\_t dst\_offset, const int32\_t activation\_min, const int32\_t activation\_max, const int32\_t lhs\_cols\_offset)

riscv\_nmsis\_nn\_status riscv\_nn\_mat\_mult\_nt\_t\_s8(const int8\_t \*lhs, const int8\_t \*rhs, const int32\_t \*bias, int8\_t \*dst, const int32\_t \*dst\_multipliers, const int32\_t rhs\_rows, const int32\_t rhs\_cols, const int32\_t rhs\_cols, const int32\_t rhs\_offset, const int32\_t dst\_offset, const int32\_t activation\_min, const int32\_t activation\_max, const int32\_t row\_address\_offset, const int32\_t lhs\_cols\_offset)

riscv\_nmsis\_nn\_status **riscv\_nn\_mat\_mult\_nt\_t\_s8\_s32** (const int8\_t \*lhs, const int8\_t \*rhs, int32\_t \*dst, const int32\_t lhs\_rows, const int32\_t rhs\_rows, const int32\_t rhs\_cols, const int32\_t lhs\_offset, const int32\_t dst\_idx\_offset)

### group supportConvolution

Support functions for Convolution and DW Convolution.

#### **Functions**

int16\_t \*riscv\_nn\_mat\_mult\_kernel\_s16(const int8\_t \*input\_a, const int16\_t \*input\_b, const int32\_t output\_ch, const int32\_t \*out\_shift, const int32\_t \*out\_mult, const int32\_t activation\_min, const int32\_t activation\_max, const int32\_t num\_col\_a, const nmsis\_nn\_bias\_data \*const bias\_data, int16\_t \*out\_0)

Matrix-multiplication function for convolution with per-channel requantization for 16 bits convolution.

This function does the matrix multiplication of weight matrix for all output channels with 2 columns from im2col and produces two elements/output\_channel. The outputs are clamped in the range provided by activation min and max. Supported framework: TensorFlow Lite micro.

### **Parameters**

- input\_a [in] pointer to operand A
- input\_b [in] pointer to operand B, always consists of 2 vectors.
- output\_ch [in] number of rows of A
- out\_shift [in] pointer to per output channel requantization shift parameter.
- out\_mult [in] pointer to per output channel requantization multiplier parameter.

- activation\_min [in] minimum value to clamp the output to. Range: int16
- activation\_max [in] maximum value to clamp the output to. Range: int16
- num\_col\_a [in] number of columns of A
- bias\_data [in] pointer to struct with bias vector. The length of this vector is equal to the number of output columns (or RHS input rows). The vector can be int32 or int64 indicated by a flag in the struct.
- out\_0 [inout] pointer to output

**Returns** The function returns one of the two

- a. The incremented output pointer for a successful operation or
- b. NULL if implementation is not available.

 $riscv\_nmsis\_nn\_status \ \textbf{riscv\_nn\_depthwise\_conv\_nt\_t\_padded\_s8} (const \ int8\_t \ *lhs, \ const \ int8\_t \ *rhs, \ co$ 

const int32\_t input\_offset, const int32\_t active\_ch, const int32\_t total\_ch, const int32\_t \*out\_shift, const int32\_t \*out\_mult, const int32\_t out\_offset, const int32\_t activation\_min, const int32\_t activation\_max, const uint16\_t row\_x\_col, const int32\_t \*const output\_bias, int8\_t \*out)

Depthwise convolution of transposed rhs matrix with 4 lhs matrices. To be used in padded cases where the padding is -lhs\_offset(Range: int8). Dimensions are the same for lhs and rhs.

**Note:** If number of channels is not a multiple of 4, upto 3 elements outside the boundary will be read out for the following.

- Output shift
- Output multiplier
- · Output bias
- rhs

### **Parameters**

- 1hs [in] Input left-hand side matrix
- **rhs [in]** Input right-hand side matrix (transposed)
- **lhs\_offset** [in] LHS matrix offset(input offset). Range: -127 to 128
- active\_ch [in] Subset of total\_ch processed
- total\_ch [in] Number of channels in LHS/RHS
- out\_shift [in] Per channel output shift. Length of vector is equal to number of channels
- out\_mult [in] Per channel output multiplier. Length of vector is equal to number of channels
- out\_offset [in] Offset to be added to the output values. Range: -127 to 128
- activation\_min [in] Minimum value to clamp the output to. Range: int8

- activation\_max [in] Maximum value to clamp the output to. Range: int8
- row\_x\_col [in] (row\_dimension \* col\_dimension) of LHS/RHS matrix
- output\_bias [in] Per channel output bias. Length of vector is equal to number of channels
- out [in] Output pointer

**Returns** The function returns one of the two

- Updated output pointer if an implementation is available
- NULL if no implementation is available.

```
int16_t *riscv_nn_depthwise_conv_nt_t_s16(const int16_t *lhs, const int8_t *rhs, const uint16_t num_ch, const int32_t *out_shift, const int32_t *out_mult, const int32_t activation_min, const int32_t activation_max, const uint16_t row_x_col, const int64_t *const output_bias, int16_t *out)
```

Depthwise convolution of transposed rhs matrix with 4 lhs matrices. To be used in non-padded cases. Dimensions are the same for lhs and rhs.

**Note:** If number of channels is not a multiple of 4, upto 3 elements outside the boundary will be read out for the following.

- · Output shift
- Output multiplier
- · Output bias
- rhs

### **Parameters**

- **1hs [in]** Input left-hand side matrix
- rhs [in] Input right-hand side matrix (transposed)
- num\_ch [in] Number of channels in LHS/RHS
- out\_shift [in] Per channel output shift. Length of vector is equal to number of channels.
- **out\_mult [in]** Per channel output multiplier. Length of vector is equal to number of channels.
- activation\_min [in] Minimum value to clamp the output to. Range: int8
- activation\_max [in] Maximum value to clamp the output to. Range: int8
- row\_x\_col [in] (row\_dimension \* col\_dimension) of LHS/RHS matrix
- **output\_bias [in]** Per channel output bias. Length of vector is equal to number of channels.
- out [in] Output pointer

**Returns** The function returns one of the two

- Updated output pointer if an implementation is available
- NULL if no implementation is available.

riscv\_nmsis\_nn\_status riscv\_nn\_depthwise\_conv\_nt\_t\_s4(const int8\_t \*lhs, const int8\_t \*rhs, const int32\_t input\_offset, const int32\_t active\_ch, const int32\_t total\_ch, const int32\_t \*out\_shift, const int32\_t \*out\_mult, const int32\_t out\_offset, const int32\_t activation\_min, const int32\_t activation\_max, const uint16\_t row\_x\_col, const int32\_t \*const output bias, int8 t \*out)

Depthwise convolution of transposed rhs matrix with 4 lhs matrices. To be used in non-padded cases. rhs consists of packed int4 data. Dimensions are the same for lhs and rhs.

**Note:** If number of channels is not a multiple of 4, upto 3 elements outside the boundary will be read out for the following.

- · Output shift
- · Output multiplier
- · Output bias
- rhs

### **Parameters**

- **1hs [in]** Input left-hand side matrix
- **rhs** [in] Input right-hand side matrix (transposed). Consists of int4 data packed in an int8 buffer.
- **lhs\_offset** [in] LHS matrix offset(input offset). Range: -127 to 128
- active\_ch [in] Subset of total\_ch processed
- total\_ch [in] Number of channels in LHS/RHS
- out\_shift [in] Per channel output shift. Length of vector is equal to number of channels.
- out\_mult [in] Per channel output multiplier. Length of vector is equal to number of channels.
- out\_offset [in] Offset to be added to the output values. Range: -127 to 128
- activation\_min [in] Minimum value to clamp the output to. Range: int8
- activation\_max [in] Maximum value to clamp the output to. Range: int8
- row\_x\_col [in] (row\_dimension \* col\_dimension) of LHS/RHS matrix
- output\_bias [in] Per channel output bias. Length of vector is equal to number of channels.
- out [in] Output pointer

Returns The function returns one of the two

- Updated output pointer if an implementation is available
- NULL if no implementation is available.

riscv\_nmsis\_nn\_status riscv\_nn\_depthwise\_conv\_nt\_t\_s8(const int8\_t \*lhs, const int8\_t \*rhs, const int32\_t input\_offset, const int32\_t active\_ch, const int32\_t total\_ch, const int32\_t \*out\_shift, const int32\_t \*out\_mult, const int32\_t out\_offset, const int32\_t activation\_min, const int32\_t activation\_max, const uint16\_t row\_x\_col, const int32\_t \*const output\_bias, int8\_t \*out)

Depthwise convolution of transposed rhs matrix with 4 lhs matrices. To be used in non-padded cases. Dimensions are the same for lhs and rhs.

**Note:** If number of channels is not a multiple of 4, upto 3 elements outside the boundary will be read out for the following.

- · Output shift
- · Output multiplier
- · Output bias
- rhs

### **Parameters**

- **1hs [in]** Input left-hand side matrix
- **rhs [in]** Input right-hand side matrix (transposed)
- **lhs\_offset** [in] LHS matrix offset(input offset). Range: -127 to 128
- active\_ch [in] Subset of total ch processed
- total\_ch [in] Number of channels in LHS/RHS
- out\_shift [in] Per channel output shift. Length of vector is equal to number of channels.
- out\_mult [in] Per channel output multiplier. Length of vector is equal to number of channels.
- out\_offset [in] Offset to be added to the output values. Range: -127 to 128
- activation\_min [in] Minimum value to clamp the output to. Range: int8
- activation\_max [in] Maximum value to clamp the output to. Range: int8
- row\_x\_col [in] (row\_dimension \* col\_dimension) of LHS/RHS matrix
- output\_bias [in] Per channel output bias. Length of vector is equal to number of channels.
- out [in] Output pointer

**Returns** The function returns one of the two

- Updated output pointer if an implementation is available
- NULL if no implementation is available.

```
riscv_nmsis_nn_status riscv_nn_mat_mul_core_1x_s4(int32_t row_elements, const int32_t skipped_row_elements, const int8_t *row_base_ref, const int8_t *col_base_ref, const int32_t out_ch, const nmsis_nn_conv_params *conv_params, const nmsis_nn_per_channel_quant_params *quant_params, const int32_t *bias, int8_t *output)
```

General Vector by Matrix multiplication with requantization, storage of result and int4 weights packed into an int8 buffer.

Pseudo-code as int8 example. Int4 filter data will be unpacked. \*output = 0 sum\_col = 0 for  $(j = 0; j < out\_ch; j++)$  for  $(i = 0; i < row\_elements; i++)$  \*output += row\_base\_ref[i] \* col\_base\_ref[i] sum\_col += col\_base\_ref[i] scale sum\_col using quant\_params and bias store result in 'output'

### **Parameters**

- row\_elements [in] number of row elements
- **skipped\_row\_elements [in]** number of row elements skipped due to padding. row\_elements + skipped\_row\_elements = (kernel\_x \* kernel\_y) \* input\_ch
- row\_base\_ref [in] pointer to row operand
- col\_base\_ref [in] pointer to col operand as packed int4
- out\_ch [out] Number of output channels
- conv\_params [in] Pointer to convolution parameters like offsets and activation values
- quant\_params [in] Pointer to per-channel quantization parameters
- bias [in] Pointer to optional per-channel bias
- **output [out]** Pointer to output where int8 results are stored.

**Returns** The function performs matrix(row\_base\_ref) multiplication with vector(col\_base\_ref) and scaled result is stored in memory.

```
riscv_nmsis_nn_status riscv_nn_mat_mul_core_1x_s8(int32_t row_elements, const int32_t skipped_row_elements, const int8_t *row_base_ref, const int8_t *col_base_ref, const int32_t out_ch, const nmsis_nn_conv_params *conv_params, const nmsis_nn_per_channel_quant_params *quant_params, const int32_t *bias, int8_t *output)
```

General Vector by Matrix multiplication with requantization and storage of result.

 $Pseudo-code * output = 0 \ sum\_col = 0 \ for \ (j = 0; \ j < out\_ch; \ j++) \ for \ (i = 0; \ i < row\_elements; \ i++) * output += row\_base\_ref[i] * col\_base\_ref[i] \ sum\_col += col\_base\_ref[i] \ scale \ sum\_col \ using \ quant\_params \ and bias \ store \ result in `output'$ 

#### **Parameters**

- row\_elements [in] number of row elements
- **skipped\_row\_elements [in]** number of row elements skipped due to padding. row\_elements + skipped\_row\_elements = (kernel\_x \* kernel\_y) \* input\_ch

- row\_base\_ref [in] pointer to row operand
- col\_base\_ref [in] pointer to col operand
- out\_ch [out] Number of output channels
- conv\_params [in] Pointer to convolution parameters like offsets and activation values
- quant\_params [in] Pointer to per-channel quantization parameters
- bias [in] Pointer to optional per-channel bias
- output [out] Pointer to output where int8 results are stored.

**Returns** The function performs matrix(row\_base\_ref) multiplication with vector(col\_base\_ref) and scaled result is stored in memory.

Matrix-multiplication with requantization & activation function for four rows and one column.

Compliant to TFLM int8 specification. MVE implementation only

### **Parameters**

- row\_elements [in] number of row elements
- **offset [in]** offset between rows. Can be the same as row\_elements. For e.g, in a 1x1 conv scenario with stride as 1.
- row\_base [in] pointer to row operand
- col\_base [in] pointer to col operand
- out\_ch [in] Number of output channels
- conv\_params [in] Pointer to convolution parameters like offsets and activation values
- quant\_params [in] Pointer to per-channel quantization parameters
- bias [in] Pointer to per-channel bias
- **output [out]** Pointer to output where int8 results are stored.

**Returns** The function returns the updated output pointer or NULL if implementation is not available.

```
riscv_nmsis_nn_status riscv_nn_mat_mult_nt_t_s16 (const int16_t *lhs, const int8_t *rhs, const nmsis_nn_bias_data *bias_data, int16_t *dst, const int32_t *dst_multipliers, const int32_t *dst_shifts, const int32_t lhs_rows, const int32_t rhs_rows, const int32_t rhs_cols, const int32_t activation_min, const int32_t activation_max)
```

General Matrix-multiplication function with per-channel requantization and int16 input (LHS) and output. This function assumes:

- LHS input matrix NOT transposed (nt)
- RHS input matrix transposed (t)

MVE implementation only.

Note: This operation also performs the broadcast bias addition before the requantization

#### **Parameters**

- **1hs [in]** Pointer to the LHS input matrix
- rhs [in] Pointer to the RHS input matrix
- bias\_data [in] Pointer to struct with bias vector. The length of this vector is equal to the number of output columns (or RHS input rows). The vector can be int32 or int64 indicated by a flag in the struct.
- dst [out] Pointer to the output matrix with "m" rows and "n" columns
- **dst\_multipliers [in]** Pointer to the multipliers vector needed for the per-channel requantization. The length of this vector is equal to the number of output columns (or RHS input rows)
- **dst\_shifts [in]** Pointer to the shifts vector needed for the per-channel requantization. The length of this vector is equal to the number of output columns (or RHS input rows)
- **lhs\_rows [in]** Number of LHS input rows
- rhs\_rows [in] Number of RHS input rows
- rhs\_cols [in] Number of LHS/RHS input columns
- activation\_min [in] Minimum value to clamp down the output. Range: int16
- activation\_max [in] Maximum value to clamp up the output. Range: int16

**Returns** The function returns RISCV\_NMSIS\_NN\_SUCCESS or RISCV\_NMSIS\_NN\_NO\_IMPL\_ERROR if not for MVE

```
riscv_nmsis_nn_status riscv_nn_mat_mult_nt_t_s4(const int8_t *lhs, const int8_t *packed_rhs, const int32_t *bias, int8_t *dst, const int32_t *dst_shifts, const int32_t t lhs_rows, const int32_t rhs_rows, const int32_t rhs_rows, const int32_t rhs_cols, const int32_t rhs_cols, const int32_t lhs_offset, const int32_t dst_offset, const int32_t activation_min, const int32_t activation_max, const int32_t lhs cols offset)
```

General Matrix-multiplication function with per-channel requantization. This function assumes:

- LHS input matrix NOT transposed (nt)
- RHS input matrix transposed (t)
- RHS is int8 packed with 2x int4
- LHS is int8

Note: This operation also performs the broadcast bias addition before the requantization

### **Parameters**

- **lhs [in]** Pointer to the LHS input matrix
- rhs [in] Pointer to the RHS input matrix
- bias [in] Pointer to the bias vector. The length of this vector is equal to the number of output columns (or RHS input rows)
- dst [out] Pointer to the output matrix with "m" rows and "n" columns
- **dst\_multipliers [in]** Pointer to the multipliers vector needed for the per-channel requantization. The length of this vector is equal to the number of output columns (or RHS input rows)
- **dst\_shifts** [in] Pointer to the shifts vector needed for the per-channel requantization. The length of this vector is equal to the number of output columns (or RHS input rows)
- **lhs\_rows** [in] Number of LHS input rows
- **rhs\_rows** [in] Number of RHS input rows
- rhs\_cols [in] Number of LHS/RHS input columns
- **lhs\_offset** [in] Offset to be applied to the LHS input value
- dst\_offset [in] Offset to be applied the output result
- activation\_min [in] Minimum value to clamp down the output. Range: int8
- activation\_max [in] Maximum value to clamp up the output. Range: int8
- lhs\_cols\_offset [in] Column offset between subsequent lhs\_rows

Returns The function returns RISCV\_NMSIS\_NN\_SUCCESS

riscv\_nmsis\_nn\_status riscv\_nn\_mat\_mult\_nt\_t\_s8(const int8\_t \*lhs, const int8\_t \*rhs, const int32\_t \*bias, int8\_t \*dst, const int32\_t \*dst\_multipliers, const int32\_t \*dst\_shifts, const int32\_t lhs\_rows, const int32\_t rhs\_rows, const int32\_t rhs\_cols, const int32\_t lhs\_offset, const int32\_t dst\_offset, const int32\_t activation\_min, const int32\_t activation\_max, const int32\_t row\_address\_offset, const int32\_t lhs cols offset)

General Matrix-multiplication function with per-channel requantization. This function assumes:

- LHS input matrix NOT transposed (nt)
- RHS input matrix transposed (t)

**Note:** This operation also performs the broadcast bias addition before the requantization

### **Parameters**

- **lhs [in]** Pointer to the LHS input matrix
- **rhs** [in] Pointer to the RHS input matrix
- bias [in] Pointer to the bias vector. The length of this vector is equal to the number of output columns (or RHS input rows)

- dst [out] Pointer to the output matrix with "m" rows and "n" columns
- **dst\_multipliers [in]** Pointer to the multipliers vector needed for the per-channel requantization. The length of this vector is equal to the number of output columns (or RHS input rows)
- **dst\_shifts** [in] Pointer to the shifts vector needed for the per-channel requantization. The length of this vector is equal to the number of output columns (or RHS input rows)
- **lhs\_rows [in]** Number of LHS input rows
- **rhs\_rows** [in] Number of RHS input rows
- rhs\_cols [in] Number of LHS/RHS input columns
- lhs\_offset [in] Offset to be applied to the LHS input value
- dst\_offset [in] Offset to be applied the output result
- activation\_min [in] Minimum value to clamp down the output. Range: int8
- activation\_max [in] Maximum value to clamp up the output. Range: int8
- row\_address\_offset [in] Address offset between rows in output.
- lhs\_cols\_offset [in] Column offset between subsequent lhs rows

Returns The function returns RISCV\_NMSIS\_NN\_SUCCESS

```
riscv_nmsis_nn_status riscv_nn_mat_mult_nt_t_s8_s32 (const int8_t *lhs, const int8_t *rhs, int32_t *dst, const int32_t lhs_rows, const int32_t rhs_rows, const int32_t rhs_cols, const int32_t lhs_offset, const int32_t dst_idx_offset)
```

General Matrix-multiplication function with int8 input and int32 output. This function assumes:

- LHS input matrix NOT transposed (nt)
- RHS input matrix transposed (t)

Note: Dst/output buffer must be zeroed out before calling this function.

### **Parameters**

- **1hs [in]** Pointer to the LHS input matrix
- **rhs [in]** Pointer to the RHS input matrix
- **dst** [out] Pointer to the output matrix with "m" rows and "n" columns
- **lhs\_rows [in]** Number of LHS input rows
- rhs\_rows [in] Number of LHS input columns/RHS input rows
- rhs\_cols [in] Number of RHS input columns
- **lhs\_offset** [in] Offset to be applied to the LHS input value
- **dst\_idx\_offset** [in] Offset between subsequent output results

Returns The function returns RISCV\_NMSIS\_NN\_SUCCESS

### **LSTM**

```
riscv_nmsis_nn_status riscv_nn_lstm_calculate_gate_s16(const int16_t *data_in, const int16_t *hidden_in, const nmsis_nn_lstm_gate *gate, const nmsis_nn_lstm_params *params, int16_t *output, const int32_t batch_offset)
```

riscv\_nmsis\_nn\_status riscv\_nn\_lstm\_calculate\_gate\_s8\_s16(const int8\_t \*data\_in, const int8\_t \*hidden\_in, const nmsis\_nn\_lstm\_gate \*gate, const nmsis\_nn\_lstm\_gate \*gate, const nmsis\_nn\_lstm\_params \*params, int16\_t \*output, const int32\_t batch\_offset)

riscv\_nmsis\_nn\_status **riscv\_nn\_lstm\_step\_s16**(const int16\_t \*data\_in, const int16\_t \*hidden\_in, int16\_t \*hidden\_out, const nmsis\_nn\_lstm\_params \*params, nmsis\_nn\_lstm\_context \*buffers, const int32\_t batch\_offset)

riscv\_nmsis\_nn\_status **riscv\_nn\_lstm\_step\_s8**(const int8\_t \*data\_in, const int8\_t \*hidden\_in, int8\_t \*hidden\_out, const nmsis\_nn\_lstm\_params \*params, nmsis\_nn\_lstm\_context \*buffers, const int32\_t batch\_offset)

riscv\_nmsis\_nn\_status riscv\_nn\_vec\_mat\_mul\_result\_acc\_s8\_s16(const int8\_t \*lhs, const int8\_t \*rhs, const int32\_t \*effective\_bias, int16\_t \*dst, const int32\_t dst\_multiplier, const int32\_t dst\_shift, const int32\_t rhs\_cols, const int32\_t rhs\_rows, const int32\_t rhs\_rows, const int32\_t batches, const int32\_t batch\_offset)

### group supportLSTM

Support functions for LSTM.

### **Functions**

```
riscv_nmsis_nn_status riscv_nn_lstm_calculate_gate_s16(const int16_t *hidden_in, const nmsis_nn_lstm_gate *gate, const nmsis_nn_lstm_params *params, int16_t *output, const int32_t batch_offset)
```

Updates a LSTM gate for an iteration step of LSTM function, int16x8\_16 version.

#### **Parameters**

- data\_in [in] Data input pointer
- hidden\_in [in] Hidden state/ recurrent input pointer
- gate\_data [in] Struct containing all information about the gate caluclation, see riscv\_nn\_types.
- params [in] Struct containing all information about the lstm\_operation, see riscv\_nn\_types
- output [out] Hidden state/ recurrent output pointer
- batch\_offset [in] Number of timesteps between consecutive batches, see riscv\_nn\_lstm\_step\_s16.

Returns The function returns RISCV\_NMSIS\_NN\_SUCCESS

riscv\_nmsis\_nn\_status riscv\_nn\_lstm\_calculate\_gate\_s8\_s16(const int8\_t \*data\_in, const int8\_t \*hidden\_in, const nmsis\_nn\_lstm\_gate \*gate, const nmsis\_nn\_lstm\_params \*params, int16\_t \*output, const int32\_t batch offset)

Updates a LSTM gate for an iteration step of LSTM function, int8x8\_16 version.

### **Parameters**

- data\_in [in] Data input pointer
- hidden\_in [in] Hidden state/ recurrent input pointer
- gate\_data [in] Struct containing all information about the gate caluclation, see riscv\_nn\_types.
- params [in] Struct containing all information about the lstm\_operation, see riscv\_nn\_types
- output [out] Hidden state/ recurrent output pointer
- batch\_offset [in] Number of timesteps between consecutive batches, see riscv\_nn\_lstm\_step\_s8.

**Returns** The function returns RISCV\_NMSIS\_NN\_SUCCESS

riscv\_nmsis\_nn\_status **riscv\_nn\_lstm\_step\_s16**(const int16\_t \*data\_in, const int16\_t \*hidden\_in, int16\_t \*hidden\_out, const nmsis\_nn\_lstm\_params \*params, nmsis\_nn\_lstm\_context \*buffers, const int32\_t batch offset)

Update LSTM function for an iteration step using s16 input and output, and s16 internally.

#### **Parameters**

- data\_in [in] Data input pointer
- hidden\_in [in] Hidden state/ recurrent input pointer
- hidden\_out [out] Hidden state/ recurrent output pointer
- params [in] Struct containg all information about the lstm operator, see riscy nn types.
- **buffers** [in] Struct containg pointers to all temporary scratch buffers needed for the lstm operator, see riscv\_nn\_types.
- batch\_offset [in] Number of timesteps between consecutive batches. E.g for params->timing\_major = true, all batches for t=0 are stored sequentially, so batch offset = 1. For params->time major = false, all time steps are stored continuously before the next batch, so batch offset = params->time\_steps.

Returns The function returns RISCV\_NMSIS\_NN\_SUCCESS

riscv\_nmsis\_nn\_status **riscv\_nn\_lstm\_step\_s8**(const int8\_t \*data\_in, const int8\_t \*hidden\_in, int8\_t \*hidden\_out, const nmsis\_nn\_lstm\_params \*params, nmsis\_nn\_lstm\_context \*buffers, const int32\_t batch\_offset)

Update LSTM function for an iteration step using s8 input and output, and s16 internally.

## **Parameters**

- data\_in [in] Data input pointer
- hidden\_in [in] Hidden state/ recurrent input pointer

- hidden\_out [out] Hidden state/ recurrent output pointer
- params [in] Struct containg all information about the lstm operator, see riscv\_nn\_types.
- **buffers** [in] Struct containg pointers to all temporary scratch buffers needed for the lstm operator, see riscv\_nn\_types.
- batch\_offset [in] Number of timesteps between consecutive batches. E.g for params->timing\_major = true, all batches for t=0 are stored sequentially, so batch offset = 1. For params->time major = false, all time steps are stored continuously before the next batch, so batch offset = params->time\_steps.

Returns The function returns RISCV\_NMSIS\_NN\_SUCCESS

```
riscv_nmsis_nn_status riscv_nn_vec_mat_mul_result_acc_s8_s16(const int8_t *lhs, const int8_t *rhs, const int32_t *effective_bias, int16_t *dst, const int32_t dst_multiplier, const int32_t dst_shift, const int32_t rhs_cols, const int32_t rhs_rows, const int32_t batches, const int32_t batch offset)
```

The result of the multiplication is accumulated to the passed result buffer. Multiplies a matrix by a "batched" vector (i.e. a matrix with a batch dimension composed by input vectors independent from each other).

#### **Parameters**

- **lhs** [in] Batched vector
- **rhs [in]** Weights input matrix (H(Rows)xW(Columns))
- effective\_bias [in] Bias + lhs\_offset \* kernel\_sum term precalculated into a constant vector.
- dst [out] Output
- dst\_multiplier [in] Multiplier for quantization
- dst\_shift [in] Shift for quantization
- rhs\_cols [in] Vector/matarix column length
- **rhs\_rows** [in] Row count of matrix
- batches [in] Batch size
- batch\_offset [in] Number of timesteps between consecutive batches in input, see riscv\_nn\_lstm\_step\_s8. Note that the output is always stored with sequential batches.

Returns The function returns RISCV\_NMSIS\_NN\_SUCCESS

## **Fully Connected**

```
riscv_nmsis_nn_status riscv_nn_vec_mat_mul_result_acc_s16(const int16_t *lhs, const int8_t *rhs, const int64_t *effective_bias, int16_t *dst, const int32_t dst_multiplier, const int32_t dst_shift, const int32_t rhs_cols, const int32_t rhs_rows, const int32_t batches, const int32_t batches, const int32_t batch_offset)
```

```
riscv_nmsis_nn_status riscv_nn_vec_mat_mult_t_s16(const int16_t *lhs, const int8_t *rhs, const int64_t *bias, int16_t *dst, const int32_t dst_multiplier, const int32_t dst_shift, const int32_t rhs_cols, const int32_t rhs_rows, const int32_t activation_min, const int32_t activation_max)
```

riscv\_nmsis\_nn\_status **riscv\_nn\_vec\_mat\_mult\_t\_s4** (const int8\_t \*lhs, const int8\_t \*packed\_rhs, const int32\_t \*bias, int8\_t \*dst, const int32\_t lhs\_offset, const int32\_t dst\_offset, const int32\_t dst\_shift, const int32\_t rhs\_cols, const int32\_t rhs\_rows, const int32\_t activation\_min, const int32\_t activation\_max)

riscv\_nmsis\_nn\_status riscv\_nn\_vec\_mat\_mult\_t\_s8(const int8\_t \*lhs, const int8\_t \*rhs, const int32\_t \*kernel\_sum, const int32\_t \*bias, int8\_t \*dst, const int32\_t lhs\_offset, const int32\_t dst\_offset, const int32\_t dst\_multiplier, const int32\_t dst\_shift, const int32\_t rhs\_cols, const int32\_t rhs\_rows, const int32\_t activation\_min, const int32\_t activation\_max, const int32\_t address\_offset, const int32\_t rhs\_offset)

riscv\_nmsis\_nn\_status riscv\_nn\_vec\_mat\_mult\_t\_svdf\_s8(const int8\_t \*lhs, const int8\_t \*rhs, int16\_t \*dst, const int32\_t lhs\_offset, const int32\_t dst\_offset, const int32\_t dst\_multiplier, const int32\_t dst\_shift, const int32\_t rhs\_cols, const int32\_t rhs\_rows, const int32\_t activation\_min, const int32\_t activation\_max)

### group supportFC

Support functions for Fully Connected.

### **Functions**

riscv\_nmsis\_nn\_status riscv\_nn\_vec\_mat\_mul\_result\_acc\_s16(const int16\_t \*lhs, const int8\_t \*rhs, const int64\_t \*effective\_bias, int16\_t \*dst, const int32\_t dst\_multiplier, const int32\_t dst\_shift, const int32\_t rhs\_cols, const int32\_t rhs\_rows, const int32\_t batches, const int32\_t batch offset)

The result of the multiplication is accumulated to the passed result buffer. Multiplies a matrix by a "batched" vector (i.e. a matrix with a batch dimension composed by input vectors independent from each other).

#### **Parameters**

- **lhs** [in] Batched vector
- **rhs [in]** Weights input matrix (H(Rows)xW(Columns))
- **effective\_bias [in]** Bias + lhs\_offset \* kernel\_sum term precalculated into a constant vector.
- dst [out] Output
- dst\_multiplier [in] Multiplier for quantization
- dst\_shift [in] Shift for quantization

- **rhs\_cols** [in] Vector/matarix column length
- **rhs\_rows** [in] Row count of matrix
- batches [in] Batch size
- batch\_offset [in] Number of timesteps between consecutive batches in input, see riscv\_nn\_lstm\_step\_s16. Note that the output is always stored with sequential batches.

Returns The function returns RISCV\_NMSIS\_NN\_SUCCESS

riscv\_nmsis\_nn\_status **riscv\_nn\_vec\_mat\_mult\_t\_s16** (const int16\_t \*lhs, const int8\_t \*rhs, const int64\_t \*bias, int16\_t \*dst, const int32\_t dst\_multiplier, const int32\_t dst\_shift, const int32\_t rhs\_cols, const int32\_t rhs\_rows, const int32\_t activation\_min, const int32\_t activation\_max)

s16 Vector by Matrix (transposed) multiplication

#### **Parameters**

- lhs [in] Input left-hand side vector
- **rhs [in]** Input right-hand side matrix (transposed)
- bias [in] Input bias
- **dst [out]** Output vector
- dst\_multiplier [in] Output multiplier
- dst\_shift [in] Output shift
- rhs\_cols [in] Number of columns in the right-hand side input matrix
- rhs\_rows [in] Number of rows in the right-hand side input matrix
- activation\_min [in] Minimum value to clamp the output to. Range: int16
- activation\_max [in] Maximum value to clamp the output to. Range: int16

Returns The function returns RISCV\_NMSIS\_NN\_SUCCESS

riscv\_nmsis\_nn\_status riscv\_nn\_vec\_mat\_mult\_t\_s4(const int8\_t \*lhs, const int8\_t \*packed\_rhs, const int32\_t \*bias, int8\_t \*dst, const int32\_t lhs\_offset, const int32\_t dst\_offset, const int32\_t dst\_multiplier, const int32\_t dst\_shift, const int32\_t rhs\_cols, const int32\_t rhs\_rows, const int32\_t activation\_min, const int32\_t activation\_max)

s4 Vector by Matrix (transposed) multiplication

#### **Parameters**

- 1hs [in] Input left-hand side vector
- packed\_rhs [in] Input right-hand side matrix (transposed)
- bias [in] Input bias
- dst [out] Output vector
- **lhs\_offset [in]** Offset to be added to the input values of the left-hand side vector. Range: -127 to 128
- dst\_offset [in] Offset to be added to the output values. Range: -127 to 128
- dst\_multiplier [in] Output multiplier

- **dst\_shift** [in] Output shift
- rhs\_cols [in] Number of columns in the right-hand side input matrix
- rhs\_rows [in] Number of rows in the right-hand side input matrix
- activation\_min [in] Minimum value to clamp the output to. Range: int8
- activation\_max [in] Maximum value to clamp the output to. Range: int8

Returns The function returns RISCV\_NMSIS\_NN\_SUCCESS

riscv\_nmsis\_nn\_status riscv\_nn\_vec\_mat\_mult\_t\_s8 (const int8\_t \*lhs, const int8\_t \*rhs, const int32\_t \*kernel\_sum, const int32\_t \*bias, int8\_t \*dst, const int32\_t lhs\_offset, const int32\_t dst\_offset, const int32\_t dst\_multiplier, const int32\_t dst\_shift, const int32\_t rhs\_cols, const int32\_t rhs\_rows, const int32\_t activation\_min, const int32\_t activation\_max, const int32\_t address\_offset, const int32\_t rhs\_offset)

s8 Vector by Matrix (transposed) multiplication

### **Parameters**

- **1hs** [in] Input left-hand side vector
- **rhs** [**in**] Input right-hand side matrix (transposed)
- **kernel\_sum [in]** Kernel sums of the kernels (rhs). See riscv\_vector\_sum\_s8 for more info.
- bias [in] Input bias
- dst [out] Output vector
- **lhs\_offset [in]** Offset to be added to the input values of the left-hand side vector. Range: -127 to 128
- dst\_offset [in] Offset to be added to the output values. Range: -127 to 128
- dst\_multiplier [in] Output multiplier
- dst\_shift [in] Output shift
- rhs\_cols [in] Number of columns in the right-hand side input matrix
- **rhs\_rows** [in] Number of rows in the right-hand side input matrix
- activation\_min [in] Minimum value to clamp the output to. Range: int8
- activation\_max [in] Maximum value to clamp the output to. Range: int8
- address\_offset [in] Memory position offset for dst. First output is stored at 'dst', the second at 'dst + address\_offset' and so on. Default value is typically 1.
- **rhs\_offset [in]** Offset to be added to the input values of the right-hand side vector. Range: -127 to 128

**Returns** The function returns RISCV\_NMSIS\_NN\_SUCCESS

riscv\_nmsis\_nn\_status riscv\_nn\_vec\_mat\_mult\_t\_svdf\_s8(const int8\_t \*lhs, const int8\_t \*rhs, int16\_t \*dst, const int32\_t lhs\_offset, const int32\_t dst\_offset, const int32\_t dst\_multiplier, const int32\_t dst\_shift, const int32\_t rhs\_cols, const int32\_t rhs\_rows, const int32\_t activation\_min, const int32\_t activation max)

s8 Vector by Matrix (transposed) multiplication with s16 output

#### **Parameters**

- lhs [in] Input left-hand side vector
- rhs [in] Input right-hand side matrix (transposed)
- dst [out] Output vector
- **lhs\_offset [in]** Offset to be added to the input values of the left-hand side vector. Range: -127 to 128
- **scatter\_offset [in]** Address offset for dst. First output is stored at 'dst', the second at 'dst + scatter\_offset' and so on.
- dst\_multiplier [in] Output multiplier
- dst\_shift [in] Output shift
- rhs\_cols [in] Number of columns in the right-hand side input matrix
- rhs\_rows [in] Number of rows in the right-hand side input matrix
- activation\_min [in] Minimum value to clamp the output to. Range: int16
- activation\_max [in] Maximum value to clamp the output to. Range: int16

Returns The function returns RISCV\_NMSIS\_NN\_SUCCESS

### **Softmax**

void **riscv\_nn\_softmax\_common\_s8** (const int8\_t \*input, const int32\_t num\_rows, const int32\_t row\_size, const int32\_t mult, const int32\_t shift, const int32\_t diff\_min, const bool int16\_output, void \*output)

## group supportSoftmax

Support functions for Softmax.

### **Functions**

void **riscv\_nn\_softmax\_common\_s8** (const int8\_t \*input, const int32\_t num\_rows, const int32\_t row\_size, const int32\_t mult, const int32\_t shift, const int32\_t diff\_min, const bool int16\_output, void \*output)

Common softmax function for s8 input and s8 or s16 output.

**Note:** Supported framework: TensorFlow Lite micro (bit-accurate)

## Parameters

- **input [in]** Pointer to the input tensor
- num\_rows [in] Number of rows in the input tensor
- row\_size [in] Number of elements in each input row
- mult [in] Input quantization multiplier
- **shift** [in] Input quantization shift within the range [0, 31]
- **diff\_min [in]** Minimum difference with max in row. Used to check if the quantized exponential operation can be performed
- int16\_output [in] Indicating s8 output if 0 else s16 output
- **output [out]** Pointer to the output tensor

### **Basic math functions**

```
riscv_nmsis_nn_status riscv_elementwise_mul_s16_s8(const int16_t *input_1_vect, const int16_t *input_2_vect, int8_t *output, const int32_t out_offset, const int32_t out_mult, const int32_t out_shift, const int32_t block_size, const int32_t batch_size, const int32_t batch_offset)
```

### group BasicMath

### **Functions**

riscv\_nmsis\_nn\_status riscv\_elementwise\_mul\_s16\_s8(const int16\_t \*input\_1\_vect, const int16\_t \*input\_2\_vect, int8\_t \*output, const int32\_t out\_offset, const int32\_t out\_mult, const int32\_t out\_shift, const int32\_t block\_size, const int32\_t batch size, const int32\_t batch offset)

s16 elementwise multiplication with s8 output

Supported framework: TensorFlow Lite micro

### **Parameters**

- input\_1\_vect [in] pointer to input vector 1
- input\_2\_vect [in] pointer to input vector 2
- output [inout] pointer to output vector
- out\_offset [in] output offset
- out\_mult [in] output multiplier
- out\_shift [in] output shift
- block\_size [in] number of samples per batch
- batch\_size [in] number of samples per batch
- batch\_offset [in] Number of timesteps between consecutive batches in output, see riscv\_nn\_lstm\_step\_s8. Note that it is assumed that the input is stored with sequential batches.

## Returns The function returns RISCV\_NMSIS\_NN\_SUCCESS

## **Basic Math Functions for Neural Network Computation**

```
void riscv_nn_accumulate_q7_to_q15(q15_t *pDst, const q7_t *pSrc, uint32_t length)
void riscv_nn_add_q7(const q7_t *input, q31_t *output, uint32_t block_size)
void riscv_nn_mult_q15(q15_t *pSrcA, q15_t *pSrcB, q15_t *pDst, const uint16_t out_shift, uint32_t blockSize)
void riscv_nn_mult_q7(q7_t *pSrcA, q7_t *pSrcB, q7_t *pDst, const uint16_t out_shift, uint32_t blockSize)
group NNBasicMath
```

Basic Math Functions for Neural Network Computation.

### **Functions**

```
void riscv_nn_accumulate_q7_to_q15(q15_t *pDst, const q7_t *pSrc, uint32_t length) Converts the elements from a q7 vector and accumulate to a q15 vector.
```

The equation used for the conversion process is:

## **Description:**

#### **Parameters**

- \*src [in] points to the q7 input vector
- \*dst [out] points to the q15 output vector
- block\_size [in] length of the input vector

```
void \ \textbf{riscv\_nn\_add\_q7} (const \ q7\_t \ *input, \ q31\_t \ *output, \ uint32\_t \ block\_size)
```

Non-saturating addition of elements of a q7 vector.

2^24 samples can be added without saturating the result.

### **Description:**

The equation used for the conversion process is:

### **Parameters**

- \*input [in] Pointer to the q7 input vector
- \*output [out] Pointer to the q31 output variable.
- block\_size [in] length of the input vector

void **riscv\_nn\_mult\_q15**(q15\_t \*pSrcA, q15\_t \*pSrcB, q15\_t \*pDst, const uint16\_t out\_shift, uint32\_t blockSize)

Q7 vector multiplication with variable output shifts.

q7 vector multiplication with variable output shifts

### **Scaling and Overflow Behavior:**

The function uses saturating arithmetic. Results outside of the allowable Q15 range [0x8000 0x7FFF] will be saturated.

#### **Parameters**

- \*pSrcA [in] pointer to the first input vector
- \*pSrcB [in] pointer to the second input vector
- \*pDst [out] pointer to the output vector
- out\_shift [in] amount of right-shift for output
- blockSize [in] number of samples in each vector

```
void riscv_nn_mult_q7(q7_t *pSrcA, q7_t *pSrcB, q7_t *pDst, const uint16_t out_shift, uint32_t blockSize)
```

Q7 vector multiplication with variable output shifts.

q7 vector multiplication with variable output shifts

### **Scaling and Overflow Behavior:**

The function uses saturating arithmetic. Results outside of the allowable Q7 range [0x80 0x7F] will be saturated.

### **Parameters**

- \*pSrcA [in] pointer to the first input vector
- \*pSrcB [in] pointer to the second input vector
- \*pDst [out] pointer to the output vector
- out\_shift [in] amount of right-shift for output
- blockSize [in] number of samples in each vector

### Copy

```
void riscv_nn_copy_q15(const q15_t *pSrc, q15_t *pDst, uint32_t blockSize)
void riscv_nn_copy_q7(const q7_t *pSrc, q7_t *pDst, uint32_t blockSize)
group copy
```

### **Functions**

```
void riscv_nn_copy_q15 (const q15_t *pSrc, q15_t *pDst, uint32_t blockSize) Copies the elements of a Q15 vector.
```

#### **Parameters**

- pSrc [in] points to input vector
- pDst [out] points to output vector
- blockSize [in] number of samples in each vector

### Returns none

```
void riscv_nn_copy_q7 (const q7_t *pSrc, q7_t *pDst, uint32_t blockSize) Copies the elements of a Q7 vector.
```

#### **Parameters**

- pSrc [in] points to input vector
- pDst [out] points to output vector
- blockSize [in] number of samples in each vector

### Returns none

### Fill

```
void riscv_nn_fill_q15(q15_t value, q15_t *pDst, uint32_t blockSize)
void riscv_nn_fill_q7(q7_t value, q7_t *pDst, uint32_t blockSize)
group Fill
```

### **Functions**

```
void riscv_nn_fill_q15(q15_t value, q15_t *pDst, uint32_t blockSize) Fills a constant value into a Q15 vector.
```

### **Parameters**

- value [in] input value to be filled
- pDst [out] points to output vector
- blockSize [in] number of samples in each vector

### Returns none

```
void riscv_nn_fill_q7(q7_t value, q7_t *pDst, uint32_t blockSize) Fills a constant value into a Q7 vector.
```

### **Parameters**

- value [in] input value to be filled
- pDst [out] points to output vector
- blockSize [in] number of samples in each vector

Returns none

### **Nndata convert**

```
void riscv_q7_to_q15_no_shift(const q7_t *pSrc, q15_t *pDst, uint32_t blockSize)
void riscv_q7_to_q15_reordered_no_shift(const q7_t *pSrc, q15_t *pDst, uint32_t blockSize)
void riscv_q7_to_q15_reordered_with_offset(const q7_t *src, q15_t *dst, uint32_t block_size, q15_t offset)
void riscv_q7_to_q7_no_shift(const q7_t *pSrc, q7_t *pDst, uint32_t blockSize)
void riscv_q7_to_q7_reordered_no_shift(const q7_t *pSrc, q7_t *pDst, uint32_t blockSize)
group Nndata_convert
```

#### **Functions**

```
void riscv_q7_to_q15_no_shift(const q7_t *pSrc, q15_t *pDst, uint32_t blockSize)
```

Converts the elements of the Q7 vector to Q15 vector without left-shift.

Converts the elements of the q7 vector to q15 vector without left-shift.

The equation used for the conversion process is:

## **Description:**

### **Parameters**

- \*pSrc [in] points to the Q7 input vector
- \*pDst [out] points to the Q15 output vector
- blockSize [in] length of the input vector

```
void riscv_q7_to_q15_reordered_no_shift(const q7_t *pSrc, q15_t *pDst, uint32_t blockSize)
```

Converts the elements of the Q7 vector to reordered Q15 vector without left-shift.

Converts the elements of the s8 vector to reordered q15 vector without left-shift.

This function does the q7 to q15 expansion with re-ordering

is converted into:

This looks strange but is natural considering how sign-extension is done at assembly level.

The expansion of other other oprand will follow the same rule so that the end results are the same.

The tail (i.e., last (N % 4) elements) will still be in original order.

#### **Parameters**

- \*pSrc [in] points to the Q7 input vector
- \*pDst [out] points to the Q15 output vector
- blockSize [in] length of the input vector

void **riscv\_q7\_to\_q15\_reordered\_with\_offset**(const q7\_t \*src, q15\_t \*dst, uint32\_t block\_size, q15\_t offset)

Converts the elements of the Q7 vector to a reordered Q15 vector with an added offset.

Converts the elements from a s8 vector to a s16 vector with an added offset.

Note: Refer header file for details.

void riscv\_q7\_to\_q7\_no\_shift(const q7\_t \*pSrc, q7\_t \*pDst, uint32\_t blockSize)

Converts the elements of the Q7 vector to Q7 vector without left-shift.

The equation used for the conversion process is:

### **Description:**

#### **Parameters**

- \*pSrc [in] points to the Q7 input vector
- \*pDst [out] points to the Q7 output vector
- blockSize [in] length of the input vector

Returns none.

void riscv\_q7\_to\_q7\_reordered\_no\_shift(const q7\_t \*pSrc, q7\_t \*pDst, uint32\_t blockSize)

Converts the elements of the Q7 vector to reordered Q7 vector without left-shift.

This function does the q7 to q7 expansion with re-ordering

is converted into:

This looks strange but is natural considering how sign-extension is done at assembly level.

The expansion of other other oprand will follow the same rule so that the end results are the same.

The tail (i.e., last (N % 4) elements) will still be in original order.

### **Parameters**

- \*pSrc [in] points to the Q7 input vector
- \*pDst [out] points to the Q7 output vector
- blockSize [in] length of the input vector

Returns none.

## **SupportConversion**

**Warning:** doxygengroup: Cannot find group "SupportConversion" in doxygen xml output for project "nmsis\_nn" from directory: ../build/html/doxygen/nn/xml

**Warning:** doxygengroup: Cannot find group "SupportConversion" in doxygen xml output for project "nmsis\_nn" from directory: ../build/html/doxygen/nn/xml

### group groupSupport

Internal Support functions. Not intended to be called directly by a NMSIS-NN user.

# 4.4 Changelog

## 4.4.1 V1.3.0

This is release 1.3.0 version of NMSIS-NN library.

- Sync with CMSIS-NN library v6.0.0
- · Add initial version of NMSIS NN benchmark
- Roll back p-ext optimized version for function riscv\_nn\_vec\_mat\_mult\_t\_svdf\_s8

## 4.4.2 V1.2.1

This is release 1.2.1 version of NMSIS-NN library.

- Sync with CMSIS-NN library(CMSIS-NN v5.0.0, commit id:bfc54edb)
- Optimize some functions with Nuclei DSP N3 instruction(such as: riscv\_convolve\_s8, riscv\_fully\_connected\_s8, etc.)
- Optimize the rvv implementation of fullyconnect s8 function
- Fixed riscv\_nn\_softmax\_common\_s8.c rvv bug

## 4.4.3 V1.2.0

## Note:

- This 1.2.0 version will no longer support old gcc 10 verison, and it now only support Nuclei Toolchain 2023.10(gcc13 and clang17) or later. The major changes that can be felt are as follows:
- The prefix of toolchain has changed from riscv-nuclei-elf- to riscv64-unknown-elf-
- The -march option has changed a lot, for example:
  - b extension changed to \_zba\_zbb\_zbc\_zbs extension,
  - p extension changed to \_xxldsp or \_xxldspn1x or \_xxldspn2x or \_xxldspn3x extensions which means stardard DSP extension, Nuclei N1, N2, N3 DSP extensions

- v extension changed to v or \_zve32f or \_zve64f extensions according to the riscv cpu isa used

These extensions need be combined in a certain order to get a correct arch name to match the prebuilt library name, please be cautious

• The name of libraries changed due to -march in gcc13 updated, for example, the library named libnmsis\_nn\_rv32imacb.a is now named libnmsis\_nn\_rv32imac\_zba\_zbb\_zbc\_zbs.a since b extension changed to \_zba\_zbb\_zbc\_zbs

This is release 1.2.0 version of NMSIS-NN library.

- Defined NUCLEI\_DSP\_DEFAULT, NUCLEI\_DSP\_N1, NUCLEI\_DSP\_N2, NUCLEI\_DSP\_N3 in riscv\_nn\_math\_types.h according to gcc options now, no longer define it in cmake files.
- RVV intrinsic APIs is update to v0.12.0
- Clean code(nnref lib)

## 4.4.4 V1.1.1

This is release 1.1.1 version of NMSIS-NN library.

- Sync changes from CMSIS NN v4.1.0
- · Optimized more for RVP/RVV
- Add support for RV32 Vector
- Some bugfix that make tflite-micro test successfully

## 4.4.5 V1.1.0

This is release 1.1.0 version of NMSIS-NN library.

- Sync changes from CMSIS 5.9.0 release
- · Optimized more for RVP/RVV
- Add experimental support for RV32 Vector

### 4.4.6 V1.0.3

This is release 1.0.3 version of NMSIS-NN library.

- Update build system for NMSIS-NN library
- Rename RISCV\_VECTOR to RISCV\_MATH\_VECTOR in header file and source code
- Using new python script to generate NMSIS-NN library
- Support Nuclei RISC-V GCC 10.2

4.4. Changelog 1143

## 4.4.7 V1.0.2

This is release 1.0.2 version of NMSIS-NN library.

- Sync up to CMSIS NN library 3.0.0
- Initial support for RISC-V vector extension support

## 4.4.8 V1.0.1

This is release V1.0.1 version of NMSIS-DSP library.

- Both Nuclei RISC-V 32 and 64 bit cores are supported now.
- Libraries are optimized for RISC-V 32 and 64 bit DSP instructions.
- The DSP examples are now using Nuclei SDK as running environment.

## 4.4.9 V1.0.0

This is the first version of NMSIS-NN library.

We adapt the CMSIS-NN v1.0.0 library to use RISCV DSP instructions, all the API names now are renamed from arm\_xxx to riscv\_xxx.

### **CHAPTER**

# **FIVE**

# **CHANGELOG**

# 5.1 V1.3.0

This is the version of V1.3.0 release.

### • NMSIS-Core

- Add more ECC related macros for milm\_ctl/mdlm\_ctl/mcache\_ctl csr
- Add plic related API support in core\_feature\_plic.h
- Fix core\_feature\_cidu.h which wrongly included math.h which is not required

## • Build System

 Change TOOLCHAIN to LIBTYPE in Makefile.build and Makefile.nmsis located in NMSIS/Scripts/ Build/

### · NMSIS-DSP

- Sync with CMSIS-DSP Library v1.16.2
- Add initial version of NMSIS DSP Benchmark
- Fix bug found for ComplexMathFunctions when RISCV\_MATH\_LOOPUNROLL not defined

## • NMSIS-NN

- Sync with CMSIS-NN library v6.0.0
- Add initial version of NMSIS NN benchmark
- Roll back p-ext optimized version for function riscv\_nn\_vec\_mat\_mult\_t\_svdf\_s8

## • Nuclei AI Library

 Introduced RVV optimized AI operators implementation which can be found in https://github.com/ Nuclei-Software/nuclei-ai-library

## 5.2 V1.2.1

This is the version V1.2.1 release.

### · NMSIS-Core

- Fix and update many CSR type define structure defined in core\_feature\_base.h
- Fix protection type error in PMP/sPMP \_\_set\_PMPENTRYx/\_\_set\_sPMPENTRYx API
- Add SMPU support in core\_feature\_spmp.h
- Fix wrong CLIC macros defined in core\_feature\_eclic.h
- Update RISC-V DSP intrinsic API and its comments

### NMSIS-DSP

- Sync with CMSIS-DSP library(CMSIS-DSP v1.15.0, commit id:8f8bb8d5)
- Add a few Nuclei DSP N2 intrinsic APIs in core\_feature\_dsp.h, they are: \_\_RV\_DPACK32, \_\_RV\_DSUNPKD810, \_\_RV\_DSUNPKD820, \_\_RV\_DSUNPKD830, \_\_RV\_DSUNPKD831, \_\_RV\_DSUNPKD832, \_\_RV\_DZUNPKD810, \_\_RV\_DZUNPKD820, \_\_RV\_DZUNPKD830, \_\_RV\_DZUNPKD831, \_\_RV\_DZUNPKD832. And change \_\_RV\_DPKBB32 to \_\_RV\_DPACK32 for better performance
- Unified instruction naming style in core\_feature\_dsp.h, such as: change DSMMULU to DSMMUL.u, change DKMMMULU to DKWMMUL.u, change DKMMAC.u, change DKMMSB.u, change DSMAQASU to DSMAQA.SU, change DDSMAQASU to DDSMAQA.SU
- Optimize the rvv implementation of some MatMult and Complex MatMult functions
- Fixed some doc erros in core\_feature\_dsp.h
- Fixed riscv\_lms\_q31.c rvv bug

#### NMSIS-NN

- Sync with CMSIS-NN library(CMSIS-NN v5.0.0, commit id:bfc54edb)
- Optimize some functions with Nuclei DSP N3 instruction(such as: riscv\_convolve\_s8, riscv\_fully\_connected\_s8, etc.)
- Optimize the rvv implementation of fullyconnect s8 function
- Fixed riscv\_nn\_softmax\_common\_s8.c rvv bug

### • CI

- Nuclei SDK use 0.6.0 release version, SOC still use evalsoc.

### Documentation

- Update sphinx and doxygen document version to 1.2.1

## 5.3 V1.2.0

This is the version V1.2.0 release.

#### Note:

- This 1.2.0 version will no longer support old gcc 10 verison, and it now only support Nuclei Toolchain 2023.10 (gcc13 and clang17) or later. The major changes that can be felt are as follows:
- The prefix of toolchain has changed from riscv-nuclei-elf- to riscv64-unknown-elf-
- The -march option has changed a lot, see https://github.com/riscv-non-isa/riscv-toolchain-conventions/pull/26, for examples:
  - b extension changed to \_zba\_zbb\_zbc\_zbs extension,
  - p extension changed to \_xxldsp, \_xxldspn1x , \_xxldspn2x , \_xxldspn3x extensions which means stardard DSP extension, Nuclei N1, N2, N3 DSP extensions
  - v extension changed to v, \_zve32f, \_zve64f extensions

These extensions also can be combined in a certain order, please be cautious

- The name of Libraries has changed with -march, for examples, the library named libnmsis\_dsp\_rv32imacb. a is now named libnmsis\_dsp\_rv32imac\_zba\_zbb\_zbc\_zbs.a since b extension changed to \_zba\_zbb\_zbc\_zbs
- NMSIS v1.2.0 should be used with Nuclei SDK v0.5.0 or later
- RVV intrinsic APIs is update to v0.12.0, please visit rvv-intrinsic-doc<sup>24</sup>

#### · NMSIS-Core

- Add more Nuclei DSP N1/N2/N3 intrinsic APIs and fix some intrinsic API definition and descriptions in core\_feature\_dsp.h
- Add basic IAR support for NMSIS Core header files and device template, for sample usage, see Nuclei SDK 0.5.0 release
- Fix missing break in \_\_set\_hpm\_event function API in core\_feature\_base.h, which affected the nm-sis bench.h
- Use IAR custom instruction and IAR P-ext 0.5.0 support to support Nuclei DSP extension based on P-ext 0.5.4, see changes maded in core\_feature\_dsp.h, only Xxldsp is supported, no N1/N2/N3 supported, and some instructions can't be supported using custom instruction, but in future, we will cooperate with IAR to do full Nuclei DSP support
- Add more CSRs definition according to Nuclei ISA updates such as Zc/stack check
- No more bitmanip extension intrinsic header <rvintrin.h> for gcc13
- Fix RV CLAMP macro and add MACHINE/SUPERVISOR/USER INTERRUPT macros
- Add \_\_get\_hart\_index and SysTimer\_GetHartID and modify \_\_get\_hart\_id API
- In <Device.h>, we introduced \_\_HARTID\_OFFSET and \_\_SYSTIMER\_HARTID macro to represent timer hart index relation with cpu hartid for AMP SoC
- Clean compiler warning of NMSIS-Core header files
- Fix Cache CCM API missing return value in some case

5.3. V1.2.0 1147

<sup>&</sup>lt;sup>24</sup> https://github.com/riscv-non-isa/rvv-intrinsic-doc/releases/tag/v0.12.0

#### NMSIS-DSP

- Defined NUCLEI\_DSP\_DEFAULT, NUCLEI\_DSP\_N1, NUCLEI\_DSP\_N2, NUCLEI\_DSP\_N3 in riscv\_math\_types.h according to gcc options. This means that if compile with --march=rv32imafc\_xxldspn1x, the NUCLEI\_DSP\_N1 will defined, if compile with --march=rv32imafc\_xxldspn2x, the NUCLEI\_DSP\_N1 and NUCLEI\_DSP\_N2 will defined, and so on
- Optimize some functions with DSP N1/N2/N3 (such as FilteringFunctions, TransformFunctions, Complex-MathFunctions)
- RVV intrinsic APIs is update to v0.12.0
- Add f16 support(include f16 rvv extension support)
- Fix the use of expd80 instruction(Nuclei default dsp instruction)
- Fix some testcases bugs(such as MatrixFunctions, TransformFunctions)

#### • NMSIS-NN

- Defined NUCLEI\_DSP\_DEFAULT, NUCLEI\_DSP\_N1, NUCLEI\_DSP\_N2, NUCLEI\_DSP\_N3 in riscv\_nn\_math\_types.h according to gcc options
- RVV intrinsic APIs is update to v0.12.0
- Clean code(nnref lib)

#### · Build System

- Toolchain change to gcc13, The prefix of toolchain has changed to riscv64-unknown-elf-, old gcc10 riscv-nuclei-elf-gcc changed to gcc 13 riscv64-unknown-elf-gcc
- Add ci configurations to support different instruction combinations, please check Scripts/Build/ nmsis\_dsp.json and Scripts/Build/nmsis\_nn.json
- Library naming scheme changed due to march changes, which means the library name will not be compatiable with previous release, check dsp/nn get started guide for details
- F16 library build is supported now when zfh/zvfh extension enabled

## • CI

- Change NMSIS to use Nuclei SDK evalsoc as ci run target, demosoc is removed in 0.5.0 Nuclei SDK release.
- Spilt DSP and NN test jobs to reduce ci running time
- Build DSP/NN library in one job now, since N1/N2/N3 library naming are different, and library build speed for risc-v vector increased now

## 5.4 V1.1.1

This is the version V1.1.1 release.

## • NMSIS-Core

- Add CIDU support via core\_feature\_cidu.h, and \_\_CIDU\_PRESENT macro is required in <Device>.h to represent CIDU present or not
- Add macros of HPM m/s/u event enable, events type, events idx
- Fix define error of HPM INIT macro

- Update systimer/pmp/spmp/eclic API comment and implementation
- Add Cache ECC related APIs
- Due to mhartid csr update, two new API added called \_\_get\_hart\_id and \_\_get\_cluster\_id
  - \* mhartid in Nuclei RISC-V processor are now used to present cluster id and hart id
  - \* bit 0-7 is used for hart id in current cluster
  - \* bit 8-15 is used for cluster id of current cluster

#### NMSIS-DSP

- Sync with CMSIS-DSP library(branch:main, commit id:1d9e38a, after CMSIS-DSP v1.14.4)
- Optimize some functions with RVV(such as: ComplexMathFunctions, FilteringFunctions, MatrixFunctions, StatisticsFunctions, etc.)
- Some bugfix(riscv\_mat\_inverse\_f32.c rvv fix, riscv\_offset\_q15.c p fix, riscv\_fir\_q15.c rvv fix etc.)

#### • NMSIS-NN

- Sync with CMSIS-NN library(branch:main, commit id:61d1bb6, CMSIS-NN v4.1.0)
- Compile independent, no longer depend on NMSIS-DSP
- Optimize some functions with RVV(such as: ActivationFunctions, FullyConnectedFunctions, Pooling-Functions, etc.)
- Some bugfix that make tflite-micro test successfully

#### Documentation

- Update sphinx and doxygen document version to 1.1.1
- Use mathjax to render latex formulas instead of latex, which can avoid strange compile error
- Change dsp/nn sphinx rst document structure to match dsp/nn doxygen documentation update

#### NPK

- Add nmsis\_dsp\_nn choice for nmsislibsel, it will select nmsis dsp and nn library
- nmsis\_nn library no longer select dsp library, since now it can live without dsp library

## 5.5 V1.1.0

This is the version V1.1.0 release of Nuclei MCU Software Interface Standard(NMSIS).

#### • NMSIS-Core

- Add nmsis\_bench.h for benchmark and hpm helper functions.
- Add hpm related API
- Update riscv\_encoding.h for latest riscv changes.
- Add core\_feature\_spmp.h for TEE/sPMP unit.
- Add more Nuclei DSP N1/N2/N3 intrinsic APIs in core\_feature\_dsp.h
- Bring SMP/AMP support in core\_feature\_eclic.h and core\_feature\_timer.h

#### NMSIS-DSP

- Sync with DSP library in CMSIS 5.9.0 release.

5.5. V1.1.0 1149

- Add experimental RV32 Vector support.
- Optimize with RVP/RVV for DSP library.

#### • NMSIS-NN

- Sync with NN library in CMSIS 5.9.0 release.
- Add experimental RV32 Vector support.
- Optimize with RVP/RVV for NN library.

#### · Build System

- DSP64 is removed, and replaced by NUCLEI\_DSP\_N1, which means Nuclei DSP N1 extension present.
- NUCLEI\_DSP\_N2 and NUCLEI\_DSP\_N3 are introduced to standard for Nuclei DSP N2/N3 extension present.
- Now you build different DSP/NN library optimized Nuclei DSP N1/N2/N3 via command such as make NUCLEI\_DSP=N1 gen
- Add nmsis\_help make target to show help message to build nmsis dsp/nn library.
- Add check\_build and check\_run make target for locally build or run on a small test suite configuration.
- Add fpga related test script located in Scripts/Configs/fpga/.
- Fix bugs found in nlbuild.py script.

#### Device Tempates

 Update Device templates to support SMP/AMP and new linker script changes to align with Nuclei SDK 0.4.0

#### • CI

- Misc changes for github and gitlab ci, see commit history
- gitlab ci will now test NUCLEI\_DSP=NO/N1/N2/N3 cases and also check rv32 with VPU for DSP/NN test cases

#### Documentation

- Update Core/DSP/NN documentation

#### • Misc

- Nuclei SDK 0.4.0 will use NMSIS 1.1.0

## 5.6 V1.0.4

This is the version V1.0.4 release of Nuclei MCU Software Interface Standard(NMSIS).

#### NMSIS-Core

- add \_\_CCM\_PRESENT macro in NMSIS-Core, if CCM hardware unit is present in your CPU,
   \_\_CCM\_PRESENT macro need to be set to 1 in <Device>.h
- Fixed mtvec related api comment in core\_feature\_eclic.h
- Add safely write mtime/mtimecmp register for 32bit risc-v processor
- rearrage #include header files for all NMSIS Core header files
- removed some not good #pragma gcc diagnostic lines in nmsis\_gcc.h

#### NMSIS-DSP

- Add initial bitmainp extension support
- Fix bug in riscv\_cmplx\_mult\_cmplx\_q15 function when XLEN=64

#### • NMSIS-NN

- Add initial bitmainp extension support
- Change riscv\_maxpool\_q7\_HWC implementation for rvv
- Re-org NN\_Lib\_Tests to Tests

## · Build System

- Change minimal version of cmake to 3.14
- Add REBUILD=0 to reuse previous generated Makefile

#### • Device Tempates

- Fix bss section lma and vma not aligned and tbss space not reserved

#### • CI

- Change NMSIS to use Nuclei SDK demosoc as ci run target
- only run ci on master/develop branch

#### Documentation

- Update get started guide for dsp/nn library

## 5.7 V1.0.3

This is the official release version V1.0.3 release of Nuclei MCU Software Interface Standard(NMSIS).

This release is only supported by Nuclei GNU Toolchain 2022.01 and its later version, since it required intrinsic header files in RISC-V GCC for B/P/V extensions.

The following changes has been made since V1.0.2.

#### Documentation

- Update NMSIS Core/DSP/NN related documentation

#### • Device Templates

- Add \_\_INC\_INTRINSIC\_API, \_\_BITMANIP\_PRESENT and \_\_VECTOR\_PRESENT in <Device>.h
- Add more REG/ADDR/BIT access macros in <Device>.h
- Update linker script for <Device>.1d for Nuclei C Runtime Library
- Add tp register initialization and add early exception setup during startup in startup\_<Device>.S
- Adding support for Nuclei C Runtime library

## • NMSIS-Core

- Update core\_feature\_eclic.h, core\_feature\_timer.h and core\_feature\_dsp.h
- Added core\_feature\_vector.h and core\_feature\_bitmainp.h
- Add more nuclei customized csr in riscv\_encoding.h
- Include rvb/rvp/rvv header files when \_\_INC\_INTRINSIC\_API = 1

5.7. V1.0.3

#### NMSIS-DSP/NN

- Add support for Nuclei GNU Toolchain 2021.12
- Add new build system to generate NMSIS DSP and NN library
- Update cmake files for both DSP and NN library
- No need to define \_\_RISCV\_FEATURE\_DSP and \_\_RISCV\_FEATURE\_VECTOR when using DSP or NN library, it will be defined in riscv\_math\_types.h via the predefined macros in Nuclei RISC-V gcc 10.2
- Rename RISCV\_VECTOR to RISCV\_MATH\_VECTOR
- Fix FLEN and XLEN mis-usage in library

## 5.8 V1.0.2

This is the official release version V1.0.2 release of Nuclei MCU Software Interface Standard(NMSIS).

The following changes has been made since V1.0.1.

#### Documentation

- Update NMSIS Core/DSP/NN related documentation

### • Device Templates

- DOWNLOAD\_MODE\_xxx macros are removed from riscv\_encoding.h, it is now defined as enum in <Device.h>, and can be customized by soc vendor.
- startup code now don't rely on DOWNLOAD\_MODE macro, instead it now rely on a new macro called VECTOR\_TABLE\_REMAPPED, when VECTOR\_TABLE\_REMAPPED is defined, it means the vector table's lma! = vma, such as vector table need to be copied from flash to ilm when boot up
- Add more customized csr of Nuclei RISC-V Core
- Add BIT, BITS, REG, ADDR related macros in <Device.h>

#### NMSIS-Core

- Nuclei Cache CCM operation APIs are now introduced in core\_feature\_cache.h
- Update NMSIS-Core header files

#### · NMSIS-DSP/NN

- Merged the official CMSIS 5.8.0 release, CMSIS-DSP 1.9.0, CMSIS-NN 3.0.0
- RISC-V Vector extension and P-extension support for DSP/NN libraries are added

## 5.9 V1.0.2-RC2

This is the release candidate version V1.0.2-RC2 release of Nuclei MCU Software Interface Standard(NMSIS).

The following changes has been made since V1.0.2-RC1.

#### Documentation

- Update NMSIS Core/DSP/NN related documentation

## 5.10 V1.0.2-RC1

This is the release candidate version V1.0.2-RC1 release of Nuclei MCU Software Interface Standard(NMSIS).

The following changes has been made since V1.0.1.

#### • Device Templates

- DOWNLOAD\_MODE\_xxx macros are removed from riscv\_encoding.h, it is now defined as enum in <Device.h>, and can be customized by soc vendor.
- startup code now don't rely on DOWNLOAD\_MODE macro, instead it now rely on a new macro called VECTOR\_TABLE\_REMAPPED, when VECTOR\_TABLE\_REMAPPED is defined, it means the vector table's lma! = vma, such as vector table need to be copied from flash to ilm when boot up
- Add BIT, BITS, REG, ADDR related macros in <Device.h>

#### NMSIS-Core

- Nuclei Cache CCM operation APIs are now introduced in core\_feature\_cache.h

#### · NMSIS-DSP/NN

- Merged the official CMSIS 5.8.0 release, CMSIS-DSP 1.9.0, CMSIS-NN 3.0.0
- RISC-V Vector extension and P-extension support for DSP/NN libraries are added

## 5.11 V1.0.1

This is the official V1.0.1 release of Nuclei MCU Software Interface Standard(NMSIS).

The following changes has been maded since V1.0.1-RC1.

## • Device Templates

- I/D Cache enable assemble code in startup\_<Device>.S are removed now
- Cache control updates in System\_<Device>.c
  - \* I-Cache will be enabled if \_\_ICACHE\_PRESENT = 1 defined in <Device.h>
  - \* D-Cache will be enabled if \_\_DCACHE\_PRESENT = 1 defined in <Device.h>

## 5.12 V1.0.1-RC1

This is release candidate version V1.0.1-RC1 of NMSIS.

#### NMSIS-Core

- Add RISC-V DSP 64bit intrinsic functions in core\_feature\_dsp.h
- Add more CSR definitions in riscv\_encoding.h
- Update arm compatiable functions for RISC-V dsp instruction cases in core\_compatiable.h

## NMSIS-DSP

- Optimize RISC-V 32bit DSP library implementation
- Add support for Nuclei RISC-V 64bit DSP SIMD instruction for DSP library
- Add test cases used for DSP library testing, mainly for internal usage

5.10. V1.0.2-RC1 1153

- Change the examples and tests to use Nuclei SDK as running environment

#### • NMSIS-NN

- Add support for Nuclei RISC-V 64bit DSP SIMD instruction for NN library
- Change the examples and tests to use Nuclei SDK as running environment

#### Device Templates

- Add DDR DOWNLOAD\_MODE in device templates
- Modifications to startup\_<Device>.S files
  - \* \_premain\_init is added to replace \_init
  - \* \_postmain\_fini is added to replace \_fini
- If you have implemented your init or de-init functions through \_init or \_fini, please use \_premain\_init and \_postmain\_fini functions defined system\_<Device>.c now

## 5.13 V1.0.0-beta1

Main changes in release V1.0.0-beta1.

#### NMSIS-Core

- Fix SysTick\_Reload implementation
- Update ECLIC\_Register\_IRQ implementation to allow handler == NULL
- Fix MTH offset from 0x8 to 0xB, this will affect function of ECLIC\_GetMth and ECLIC\_SetMth
- Fix wrong macro check in cache function
- Add missing SOC\_INT\_MAX enum definition in Device template
- In System\_<Device>.c, ECLIC NLBits set to \_\_ECLIC\_INTCTLBITS, which means all the bits are for level, no bits for priority

## 5.14 V1.0.0-beta

Main changes in release V1.0.0-beta.

### • NMSIS-Core

- Fix error typedef of CSR\_MCAUSE\_Type
- Change CSR\_MCACHE\_CTL\_DE to future value 0x00010000
- Fix names in CSR naming, CSR\_SCRATCHCSW -> CSR\_MSCRATCHCSW, and CSR\_SCRATCHCSWL -> CSR\_MSCRATCHCSWL
- Add macros in riscv\_encoding.h: MSTATUS\_FS\_INITIAL, MSTATUS\_FS\_CLEAN, MSTATUS\_FS\_DIRTY

#### Documentation

- Fix an typo in core\_template\_intexc.rst
- Add cross references of Nuclei ISA Spec
- Update appendix
- Refines tables and figures

## 5.15 V1.0.0-alpha.1

API changes has been maded to system timer.

- Start from Nuclei N core version 1.4, MSTOP register is renamed to MTIMECTL to provide more features
- Changes made to NMSIS/Core/core\_feature\_timer.h
  - MSTOP register name changed to MTIMECTL due to core spec changes
  - SysTimer\_SetMstopValue renamed to SysTimer\_SetControlValue
  - SysTimer\_GetMstopValue renamed to SysTimer\_GetControlValue
  - Add SysTimer\_Start and SysTimer\_Stop to start or stop system timer counter
  - SysTick\_Reload function is introduced to reload system timer
  - Macro names started with SysTimer\_xxx are changed, please check in the code.
- Removed unused lines of code in DSP and NN library source code which has unused macros which will not work for RISCV cores.
- Fix some documentation issues, mainly typos and invalid cross references.

## 5.16 V1.0.0-alpha

This is the V1.0.0-alpha release of Nuclei MCU Software Interface Standard(NMSIS).

In this release, we have release three main components:

- NMSIS-Core: Standardized API for the Nuclei processor core and peripherals.
- NMSIS-DSP: DSP library collection optimized for the Nuclei Processors which has RISC-V SIMD instruction set.
- NMSIS-NN: Efficient neural network library developed to maximize the performance and minimize the memory footprint Nuclei Processors which has RISC-V SIMD instruction set.

We also released totally new Nuclei-SDK<sup>25</sup> which is an SDK implementation based on the **NMSIS-Core** for Nuclei N/NX evaluation cores running on HummingBird Evaluation Kit.

5.15. V1.0.0-alpha.1 1155

<sup>&</sup>lt;sup>25</sup> https://github.com/Nuclei-Software/nuclei-sdk

## **CHAPTER**

## SIX

## **GLOSSARY**

- API (Application Program Interface) A defined set of routines and protocols for building application software.
- **DSP** (Digital Signal Processing) is the use of digital processing, such as by computers or more specialized digital signal processors, to perform a wide variety of signal processing operations.
- **ISR** (Interrupt Service Routine) Also known as an interrupt handler, an ISR is a callback function whose execution is triggered by a hardware interrupt (or software interrupt instructions) and is used to handle high-priority conditions that require interrupting the current code executing on the processor.
- **NN** (Neural Network) is a network or circuit of neurons, or in a modern sense, an artificial neural network, composed of artificial neurons or nodes.
- **XIP** (eXecute In Place) a method of executing programs directly from long term storage rather than copying it into RAM, saving writable memory for dynamic data and not the static program code.

#### **CHAPTER**

## SEVEN

## **APPENDIX**

- Nuclei Tools and Documents: https://nucleisys.com/download.php
- Nuclei Software Opensource Organization: https://github.com/Nuclei-Software
- RISC-V MCU Opensource Organization: https://github.com/riscv-mcu
- Nuclei Toolchain Repo: https://github.com/riscv-mcu/riscv-gnu-toolchain
- Nuclei OpenOCD Repo: https://github.com/riscv-mcu/riscv-openocd
- Nuclei QEMU Repo: https://github.com/riscv-mcu/qemu
- Nuclei SDK: https://github.com/Nuclei-Software/nuclei-sdk
- NMSIS: https://github.com/Nuclei-Software/NMSIS
- Nuclei AI Library: https://github.com/Nuclei-Software/nuclei-ai-library
- Nuclei RISC-V IP Products: https://www.nucleisys.com/product.php
- Nuclei Tools Documentation: https://doc.nucleisys.com/nuclei\_tools
- Nuclei Studio Supply Documents: https://github.com/Nuclei-Software/nuclei-studio
- RISC-V MCU Community Website: https://www.riscv-mcu.com/
- Nuclei RISC-V CPU Spec: https://doc.nucleisys.com/nuclei\_spec
- RISC-V ISA Specifications(Ratified): https://riscv.org/technical/specifications
- RISC-V ISA Specification(Latest): https://github.com/riscv/riscv-isa-manual/releases
- RISC-V Architecture Profiles: https://github.com/riscv/riscv-profiles
- RISC-V Bitmanip(B) Extension Spec: https://github.com/riscv/riscv-bitmanip
- RISC-V Packed SIMD(P) Extension Spec: https://github.com/riscv/riscv-p-spec
- RISC-V Cryptography(K) Extension Spec: https://github.com/riscv/riscv-crypto
- RISC-V Vector(V) Extension Spec: https://github.com/riscv/riscv-v-spec
- RISC-V Vector Intrinsic API Spec: https://github.com/riscv-non-isa/rvv-intrinsic-doc
- RISC-V ISA Extension Spec Status: https://wiki.riscv.org/display/HOME/Specification+Status
- Nuclei Bumblebee Core Document: https://github.com/nucleisys/Bumblebee\_Core\_Doc

## **CHAPTER**

# **EIGHT**

# **INDICES AND TABLES**

- genindex
- search

# **INDEX**

Complete	45
Symbols	RMB ( <i>C macro</i> ), 158
_FLD2VAL ( <i>C macro</i> ), 555, 556	RV_BITREVI ( <i>C macro</i> ), 289
_VAL2FLD (C macro), 555, 556	RV_CSR_CLEAR (C macro), 81
ALIGNED (C macro), 79	RV_CSR_READ (C macro), 80
ASM (C macro), 78	RV_CSR_READ_CLEAR (C macro), 81
CLZ (C macro), 652	RV_CSR_READ_SET (C macro), 81
COMPILER_BARRIER (C macro), 79	RV_CSR_SET ( <i>C macro</i> ), 81
CPU_RELAX (C macro), 158, 159	RV_CSR_SWAP (C macro), 80
DMB ( <i>C macro</i> ), 651	RV_CSR_WRITE (C macro), 81
DSB ( <i>C macro</i> ), 651	RV_DSCLIP16 ( <i>C macro</i> ), 459, 470
EXPD_BYTE ( <i>C macro</i> ), 652	RV_DSCLIP32 ( <i>C macro</i> ), 459, 471
FENCE (C macro), 158	RV_DSCLIP8 ( <i>C macro</i> ), 459, 470
I (C macro), 555	RV_FLD ( <i>C macro</i> ), 605
IM (C macro), 555, 556	RV_FLOAD ( <i>C macro</i> ), 606
INLINE (C macro), 78	RV_FLW ( <i>C macro</i> ), 604
INTERRUPT (C macro), 79	RV_FSD ( <i>C macro</i> ), 606
I0 (C macro), 555	RV_FSTORE (C macro), 607
IOM (C macro), 555, 556	RV_FSW ( <i>C macro</i> ), 605
ISB (C macro), 651	RV_INSB ( <i>C macro</i> ), 289
LDRBT (C macro), 651	RV_KSLLI16 ( <i>C macro</i> ), 197
LDRHT ( <i>C macro</i> ), 651	RV_KSLLI32 ( <i>C macro</i> ), 407
LDRT ( <i>C macro</i> ), 651	RV_KSLLI8 ( <i>C macro</i> ), 209
MACHINE_INTERRUPT (C macro), 79	RV_KSLLIW ( <i>C macro</i> ), 269
NMSIS_VERSION (C macro), 77	RV_SCLIP16 ( <i>C macro</i> ), 242, 243
NMSIS_VERSION_MAJOR (C macro), 77	RV_SCLIP32 ( <i>C macro</i> ), 343, 344
NMSIS_VERSION_MINOR (C macro), 77	RV_SCLIP8 (C macro), 249, 250
NMSIS_VERSION_PATCH (C macro), 77	RV_SLLI16 ( <i>C macro</i> ), 197, 198
NO_RETURN (C macro), 78	RV_SLLI32 (C macro), 407, 408
NUCLEI_CPU_REV (C macro), 77	RV_SLLI8 ( <i>C macro</i> ), 209, 210
NUCLEI_CPU_SERIES (C macro), 77	RV_SRAI16 ( <i>C macro</i> ), 197, 199
NUCLEI_NX_REV (C macro), 77	RV_SRAI16_U ( <i>C macro</i> ), 197, 199
NUCLEI_N_REV (C macro), 77	RV_SRAI32 ( <i>C macro</i> ), 407, 408
0 (C macro), 555	RV_SRAI32_U ( <i>C macro</i> ), 407, 409
OM (C macro), 555, 556	RV_SRAI8 (C macro), 209, 210
PACKED ( <i>C macro</i> ), 78	RV_SRAI8_U ( <i>C macro</i> ), 209, 211
PACKED_STRUCT (C macro), 79	RV_SRAIW_U ( <i>C macro</i> ), 447
PACKED_UNION (C macro), 79	RV_SRAI_U ( <i>C macro</i> ), 289, 290
RARELY ( <i>C macro</i> ), 79	RV_SRLI16 ( <i>C macro</i> ), 197, 200
RBIT ( <i>C macro</i> ), 651	RV_SRLI16_U ( <i>C macro</i> ), 197, 201
RESTRICT (C macro), 79	RV_SRLI32 ( <i>C macro</i> ), 407, 410
RISCV_FLEN (C macro), 604	RV_SRLI32_U ( <i>C macro</i> ), 407, 410
RISCV_XLEN ( <i>C macro</i> ), 133	RV_SRLI8 ( <i>C macro</i> ), 209, 212

RV_SRLI8_U ( <i>C macro</i> ), 209, 213	CAUSE_FAULT_STORE (C macro), 131
RV_UCLIP16 ( <i>C macro</i> ), 242, 243	CAUSE_FETCH_PAGE_FAULT (C macro), 132
RV_UCLIP32 ( <i>C macro</i> ), 343, 344	CAUSE_HYPERVISOR_ECALL (C macro), 131
RV_UCLIP8 ( <i>C macro</i> ), 249, 250	CAUSE_ILLEGAL_INSTRUCTION (C macro), 131
RV_WEXTI (C macro), 289, 291	CAUSE_LOAD_PAGE_FAULT (C macro), 132
RWMB ( <i>C macro</i> ), 158	CAUSE_MACHINE_ECALL (C macro), 131
SMP_RMB ( <i>C macro</i> ), 158	CAUSE_MISALIGNED_FETCH (C macro), 131
SMP_RWMB ( <i>C macro</i> ), 158	CAUSE_MISALIGNED_LOAD (C macro), 131
SMP_WMB ( <i>C macro</i> ), 158, 159	CAUSE_MISALIGNED_STORE (C macro), 131
SSAT ( <i>C macro</i> ), 651	CAUSE_STORE_PAGE_FAULT (C macro), 132
STATIC_FORCEINLINE (C macro), 78	CAUSE_SUPERVISOR_ECALL (C macro), 131
STATIC_INLINE (C macro), 78	CAUSE_USER_ECALL (C macro), 131
STRBT ( <i>C macro</i> ), 651	$CCM\_CMD (C++ enum), 615, 616$
STRHT ( <i>C macro</i> ), 651	CCM_CMD::CCM_DC_INVAL (C++ enumerator), 615, 616
STRT ( <i>C macro</i> ), 651	<pre>CCM_CMD::CCM_DC_INVAL_ALL (C++ enumerator),</pre>
SUPERVISOR_INTERRUPT (C macro), 79	615, 617
UNALIGNED_UINT16_READ (C macro), 79	CCM_CMD::CCM_DC_LOCK (C++ enumerator), 615, 617
UNALIGNED_UINT16_WRITE (C macro), 79	CCM_CMD::CCM_DC_UNLOCK (C++ enumerator), 615,
UNALIGNED_UINT32_READ (C macro), 79	617
UNALIGNED_UINT32_WRITE (C macro), 79	$CCM\_CMD::CCM\_DC\_WB$ ( $C++$ enumerator), 615, 617
USAT ( <i>C macro</i> ), 651	$CCM\_CMD::CCM\_DC\_WB\_ALL$ ( $C++$ enumerator), 615,
USED ( <i>C macro</i> ), 78	617
USER_INTERRUPT (C macro), 79	CCM_CMD::CCM_DC_WBINVAL (C++ enumerator), 615,
USUALLY (C macro), 79	617
VECTOR_SIZE (C macro), 78	CCM_CMD::CCM_DC_WBINVAL_ALL (C++ enumerator),
WEAK (C macro), 78	615, 617
WMB (C macro), 158	CCM_CMD::CCM_IC_INVAL (C++ enumerator), 615, 617
disable_FPU ( <i>C macro</i> ), 604	CCM_CMD::CCM_IC_INVAL_ALL (C++ enumerator),
enable_FPU (C macro), 604	615, 617
get_FCSR (C macro), 604	CCM_CMD::CCM_IC_LOCK (C++ enumerator), 615, 617
get_FFLAGS (C macro), 604	CCM_CMD::CCM_IC_UNLOCK (C++ enumerator), 615,
get_FRM (C macro), 604	617
has_builtin (C macro), 78	CCM_COMMAND_COMMAND (C macro), 126
set_FCSR (C macro), 604	CCM_DATA_DATA (C macro), 126
set_FFLAGS (C macro), 604	CCM_OP_FINFO (C++ enum), 614, 616
set_FRM ( <i>C macro</i> ), 604	$CCM_OP_FINFO::CCM_OP_ECC_ERR$ ( $C++$ enumerator),
sync_harts (C++ function), 645	615, 616
sync_nares (C++ function), 043 _fini (C++ function), 646	CCM_OP_FINFO::CCM_OP_EXCEED_ERR (C++ enumera-
_get_iregion_info (C++ function), 645	tor), 614, 616
_init (C++ function), 646	CCM_OP_FINFO::CCM_OP_PERM_CHECK_ERR (C++ enu-
_postmain_fini (C++ function), 646	merator), 614, 616
_premain_init(C++ function), 645	CCM_OP_FINFO::CCM_OP_REFILL_BUS_ERR (C++ enu-
A	merator), 614, 616
	$CCM_OP_FINFO::CCM_OP_SUCCESS$ (C++ enumerator),
API, 1157	614, 616
В	CCM_SUEN_SUEN (C macro), 126
	CCM_SUEN_SUEN_Msk ( <i>C macro</i> ), 615, 616
BREAKPOINT (C macro), 132	CFFTINIT_F16 (C macro), 927
	CFFTINIT_F32 ( <i>C macro</i> ), 930
C	CFFTINIT_F64 ( <i>C macro</i> ), 933
CacheInfo ( <i>C</i> ++ <i>struct</i> ), 615, 618	CFFTINIT_Q15 (C macro), 936
CAUSE_BREAKPOINT (C macro), 131	CFFTINIT_Q31 (C macro), 939
CAUSE_FAULT_FETCH (C macro), 131	CLIC_CLICCFG_NLBIT_Msk (C macro), 151
CAUSE_FAULT_LOAD (C macro), 131	CLIC_CLICCFG_NLBIT_Pos (C macro), 151

CLIC_CLICINFO_CTLBIT_Msk (C macro), 151	CSR_HCONTEXT (C macro), 93
CLIC_CLICINFO_CTLBIT_Pos (C macro), 151	CSR_HCOUNTEREN (C macro), 92
CLIC_CLICINFO_NUM_Msk (C macro), 151	CSR_HEDELEG (C macro), 92
CLIC_CLICINFO_NUM_Pos (C macro), 151	CSR_HENVCFG (C macro), 92
CLIC_CLICINFO_VER_Msk (C macro), 151	CSR_HENVCFGH (C macro), 103
CLIC_CLICINFO_VER_Pos (C macro), 151	CSR_HGATP (C macro), 93
CLIC_CTRL_Type ( $C++$ struct), 153	CSR_HGEIE (C macro), 92
CLIC_INTATTR_MODE_Msk (C macro), 151	CSR_HGEIP (C macro), 93
CLIC_INTATTR_MODE_Pos (C macro), 151	CSR_HIDELEG (C macro), 92
CLIC_INTATTR_SHV_Msk (C macro), 152	CSR_HIE (C macro), 92
CLIC_INTATTR_SHV_Pos (C macro), 152	CSR_HIP (C macro), 93
CLIC_INTATTR_TRIG_Msk (C macro), 151	CSR_HPMCOUNTER10 (C macro), 89
CLIC_INTATTR_TRIG_Pos (C macro), 151	CSR_HPMCOUNTER10H (C macro), 103
CLIC_INTIE_IE_Msk (C macro), 151	CSR_HPMCOUNTER11 (C macro), 90
CLIC_INTIE_IE_Pos (C macro), 151	CSR_HPMCOUNTER11H (C macro), 103
CLIC_INTIP_IP_Msk (C macro), 151	CSR_HPMCOUNTER12 (C macro), 90
CLIC_INTIP_IP_Pos (C macro), 151	CSR_HPMCOUNTER12H (C macro), 103
CLIC_Type $(C++ struct)$ , 154	CSR_HPMCOUNTER13 (C macro), 90
CLICCFG_Type ( $C++$ union), 152	CSR_HPMCOUNTER13H (C macro), 104
CLICCFG_Type::b ( $C++$ member), 153	CSR_HPMCOUNTER14 (C macro), 90
CLICCFG_Type::w $(C++ member)$ , 153	CSR_HPMCOUNTER14H (C macro), 104
CLICINFO_Type ( $C++$ union), 153	CSR_HPMCOUNTER15 (C macro), 90
CLICINFO_Type::b ( $C++$ member), 153	CSR_HPMCOUNTER15H (C macro), 104
CLINT_MSIP (C macro), 643	CSR_HPMCOUNTER16 (C macro), 90
<pre>core_exception_handler (C++ function), 648</pre>	CSR_HPMCOUNTER16H (C macro), 104
core_exception_handler_s (C++ function), 649	CSR_HPMCOUNTER17 (C macro), 90
cos_factors_128 (C++ member), 954, 955	CSR_HPMCOUNTER17H (C macro), 104
cos_factors_2048 (C++ member), 954, 955	CSR_HPMCOUNTER18 (C macro), 90
cos_factors_512 (C++ member), 954, 955	$CSR\_HPMCOUNTER18H\ (C\ macro),\ 104$
cos_factors_8192 (C++ member), 954, 955	CSR_HPMCOUNTER19 (C macro), 90
cos_factorsQ31_128 (C++ member), 954, 955	CSR_HPMCOUNTER19H (C macro), 104
cos_factorsQ31_2048 (C++ member), 954, 956	CSR_HPMCOUNTER20 (C macro), 90
cos_factorsQ31_512 (C++ member), 954, 956	CSR_HPMCOUNTER20H (C macro), 104
cos_factorsQ31_8192 (C++ member), 954, 956	CSR_HPMCOUNTER21 (C macro), 90
CSR_CCM_FPIPE (C macro), 114	CSR_HPMCOUNTER21H (C macro), 104
CSR_CCM_MBEGINADDR (C macro), 114	CSR_HPMCOUNTER22 (C macro), 90
CSR_CCM_MCOMMAND (C macro), 114	CSR_HPMCOUNTER22H (C macro), 104
CSR_CCM_MDATA (C macro), 114	CSR_HPMCOUNTER23 (C macro), 90
CSR_CCM_SBEGINADDR (C macro), 114	CSR_HPMCOUNTER23H (C macro), 104
CSR_CCM_SCOMMAND (C macro), 114	CSR_HPMCOUNTER24 (C macro), 90
CSR_CCM_SDATA (C macro), 114	CSR_HPMCOUNTER24H (C macro), 104
CSR_CCM_SUEN (C macro), 114	CSR_HPMCOUNTER25 (C macro), 90
CSR_CCM_UBEGINADDR (C macro), 114	CSR_HPMCOUNTER25H (C macro), 104
CSR_CCM_UCOMMAND (C macro), 114	CSR_HPMCOUNTER26 (C macro), 90
CSR_CCM_UDATA (C macro), 114	CSR_HPMCOUNTER26H (C macro), 104
CSR_CYCLE (C macro), 89	CSR_HPMCOUNTER27 (C macro), 90
CSR_CYCLEH (C macro), 103	${\tt CSR\_HPMCOUNTER27H}~(C~macro),~104$
CSR_DCSR (C macro), 99	CSR_HPMCOUNTER28 (C macro), 90
CSR_DPC (C macro), 99	CSR_HPMCOUNTER28H (C macro), 104
CSR_DSCRATCH0 (C macro), 99	CSR_HPMCOUNTER29 (C macro), 90
CSR_DSCRATCH1 (C macro), 99	CSR_HPMCOUNTER29H (C macro), 104
CSR_FCSR (C macro), 89	CSR_HPMCOUNTER3 (C macro), 89
CSR_FFLAGS (C macro), 89	CSR_HPMCOUNTER30 (C macro), 90
CSR_FRM (C macro), 89	CSR_HPMCOUNTER30H (C macro), 104

CSR_HPMCOUNTER31 (C macro), 90 CSR_HPMCOUNTER31H (C macro), 104	CSR_MCACHE_CTL_DE ( <i>C macro</i> ), 121 CSR_MCACHE_CTL_IE ( <i>C macro</i> ), 121
CSR_HPMCOUNTERSH (C macro), 103	
	CSR_MCACHECTL_Type (C++ union), 140
CSR_HPMCOUNTER4 (C macro), 89	CSR_MCACHECTL_Type::_reserved0 (C++ member), 141
CSR_HPMCOUNTER4H (C macro), 103	
CSR_HPMCOUNTER5 (C macro), 89	$CSR\_MCACHECTL\_Type::\_reserved1 (C++ member),$
CSR_HPMCOUNTER5H (C macro), 103	142
CSR_HPMCOUNTER6 (C macro), 89	CSR_MCACHECTL_Type::b(C++ member), 142
CSR_HPMCOUNTER6H (C macro), 103	CSR_MCACHECTL_Type::d (C++ member), 142
CSR_HPMCOUNTER7 (C macro), 89	CSR_MCACHECTL_Type::dc_ecc_chk_en (C++ mem-
CSR_HPMCOUNTER7H (C macro), 103	ber), 141
CSR_HPMCOUNTER8 (C macro), 89	$CSR_MCACHECTL_Type::dc_ecc_en$ (C++ member),
CSR_HPMCOUNTER8H (C macro), 103	141
CSR_HPMCOUNTER9 (C macro), 89	CSR_MCACHECTL_Type::dc_ecc_excp_en (C++ mem-
CSR_HPMCOUNTER9H (C macro), 103	ber), 141
CSR_HSTATEENO (C macro), 93	$CSR_MCACHECTL_Type::dc_en(C++ member), 141$
CSR_HSTATEENOH (C macro), 103	$CSR\_MCACHECTL\_Type::dc\_rwdecc$ (C++ member),
CSR_HSTATEEN1 (C macro), 93	141
CSR_HSTATEEN1H (C macro), 103	$CSR\_MCACHECTL\_Type::dc\_rwtecc$ (C++ member),
CSR_HSTATEEN2 (C macro), 93	141
CSR_HSTATEEN2H (C macro), 103	$CSR\_MCACHECTL\_Type::ic\_cancel\_en$ ( $C++$ mem-
CSR_HSTATEEN3 (C macro), 93	ber), 141
CSR_HSTATEEN3H (C macro), 103	$CSR\_MCACHECTL\_Type::ic\_ecc\_chk\_en$ ( $C++$ $mem-$
CSR_HSTATUS (C macro), 92	ber), 141
CSR_HTIMEDELTA (C macro), 92	CSR_MCACHECTL_Type::ic_ecc_en (C++ member),
CSR_HTIMEDELTAH (C macro), 103	141
CSR_HTINST (C macro), 93	CSR_MCACHECTL_Type::ic_ecc_excp_en (C++ mem-
CSR_HTVAL (C macro), 93	ber), 141
CSR_HVIP (C macro), 93	CSR_MCACHECTL_Type::ic_en(C++ member), 141
CSR_INSTRET (C macro), 89	CSR_MCACHECTL_Type::ic_pf_en(C++ member), 141
CSR_INSTRETH (C macro), 103	CSR_MCACHECTL_Type::ic_rwdecc (C++ member),
CSR_JALMNXTI (C macro), 111	141
CSR_JALSNXTI (C macro), 113	<pre>CSR_MCACHECTL_Type::ic_rwtecc (C++ member),</pre>
CSR_JVT (C macro), 89	141
CSR_LSTEPFORC (C macro), 111	<pre>CSR_MCACHECTL_Type::ic_scpd_mod (C++ member),</pre>
CSR_MARCHID (C macro), 102	141
CSR_MATTRIO_BASE (C macro), 111	CSR_MCAUSE (C macro), 95
CSR_MATTRIO_MASK (C macro), 111	CSR_MCAUSE_Type (C++ union), 137
CSR_MATTRI1_BASE (C macro), 111	CSR_MCAUSE_Type::_reserved0 (C++ member), 137
CSR_MATTRI1_MASK (C macro), 111	CSR_MCAUSE_Type::_reserved1 (C++ member), 137
CSR_MATTRI2_BASE (C macro), 111	CSR_MCAUSE_Type::b ( $C++$ member), 138
CSR_MATTRI2_MASK (C macro), 112	$CSR_MCAUSE_Type::d(C++ member), 138$
CSR_MATTRI3_BASE (C macro), 112	CSR_MCAUSE_Type::exccode (C++ member), 137
CSR_MATTRI3_MASK (C macro), 112	CSR_MCAUSE_Type::interrupt(C++ member), 137
CSR_MATTRI4_BASE (C macro), 112	CSR_MCAUSE_Type::minhv (C++ member), 137
CSR_MATTRI4_MASK (C macro), 112	CSR_MCAUSE_Type::mpie (C++ member), 137
CSR_MATTRI5_BASE (C macro), 112	CSR_MCAUSE_Type::mpile(C++ member), 137
CSR_MATTRI5_BASE (C macro), 112 CSR_MATTRI5_MASK (C macro), 112	
CSR_MATTR15_MASK (C macro), 112 CSR_MATTR16_BASE (C macro), 112	CSR_MCAUSE_Type::mpp (C++ member), 137 CSR_MCFG_INFO (C macro), 113
CSR_MATTRI6_MASK (C macro), 112	CSR_MCFGINFO_Type (C++ union), 144
CSR_MATTRI7_BASE (C macro), 112	CSR_MCFGINFO_Type::_reserved1 ( $C++$ member),
CSR_MATTRI7_MASK (C macro), 112	CSD MCECINEO Types th (C11 mambar) 146
CSR_MBADADDR (C macro), 95	CSR_MCFGINFO_Type::b(C++ member), 146
CSR_MCACHE_CTL (C macro), 110	$CSR_MCFGINFO_Type::clic(C++ member), 144$

```
CSR_MCFGINFO_Type::d(C++ member), 146
                                                 CSR\_MDCFGINFO\_Type::lm\_ecc(C++ member), 147
CSR_MCFGINFO_Type::dcache (C++ member), 145
                                                 CSR_MDCFGINFO_Type::lm_size(C++ member), 147
                                                 CSR_MDCFGINFO_Type::lsize(C++ member), 147
CSR_MCFGINFO_Type::dlm(C++ member), 145
CSR_MCFGINFO_Type::dsp_n1(C++ member), 145
                                                 CSR\_MDCFGINFO\_Type::set(C++ member), 147
CSR_MCFGINFO_Type::dsp_n2 (C++ member), 145
                                                 CSR\_MDCFGINFO\_Type::way(C++ member), 147
CSR_MCFGINFO_Type::dsp_n3(C++ member), 145
                                                 CSR_MDEVB (C macro), 111
CSR\_MCFGINFO\_Type::ecc(C++ member), 144
                                                 CSR MDEVM (C macro), 111
CSR_MCFGINFO_Type::etrace(C++ member), 145
                                                 CSR_MDLM_CTL (C macro), 110
CSR\_MCFGINFO\_Type::fio(C++ member), 144
                                                 CSR\_MDLMCTL\_Type\ (C++\ union),\ 143
CSR_MCFGINFO_Type::icache (C++ member), 145
                                                 CSR\_MDLMCTL\_Type::\_reserved0(C++ member), 144
CSR_MCFGINFO_Type::ilm(C++ member), 145
                                                 CSR\_MDLMCTL\_Type::b(C++ member), 144
                                                 CSR\_MDLMCTL\_Type::d(C++ member), 144
CSR\_MCFGINFO\_Type::iregion(C++ member), 145
CSR_MCFGINFO_Type::nice(C++ member), 145
                                                 CSR_MDLMCTL_Type::dlm_bpa(C++ member), 144
CSR\_MCFGINFO\_Type::plic(C++ member), 144
                                                 CSR_MDLMCTL_Type::dlm_ecc_chk_en (C++ mem-
CSR_MCFGINFO_Type::ppi(C++ member), 145
                                                         ber), 144
CSR_MCFGINFO_Type::safety_mecha(C++ member),
                                                 CSR_MDLMCTL_Type::dlm_ecc_en(C++member), 144
                                                 CSR_MDLMCTL_Type::dlm_ecc_excp_en (C++ mem-
CSR_MCFGINFO_Type::sec_mode(C++ member), 145
                                                         ber), 144
CSR\_MCFGINFO\_Type::smp(C++ member), 145
                                                 CSR_MDLMCTL_Type::dlm_en(C++ member), 144
                                                 CSR_MDLMCTL_Type::dlm_rwecc(C++ member), 144
CSR\_MCFGINFO\_Type::tee(C++ member), 144
CSR_MCFGINFO_Type::vnice(C++ member), 146
                                                 CSR_MECC_CODE (C macro), 110
CSR_MCFGINFO_Type::vpu_degree (C++ member),
                                                 CSR_MECC_CTL (C macro), 113
        145
                                                 CSR_MECC_LOCK (C macro), 110
CSR\_MCFGINFO\_Type::zc\_xlcz(C++ member), 145
                                                 CSR_MECC_STATUS (C macro), 114
CSR_MCLICBASE (C macro), 110
                                                 CSR\_MECCCODE\_Type (C++ union), 150
CSR_MCONFIGPTR (C macro), 102
                                                 CSR_MECCCODE_Type::_reserved0 (C++ member),
CSR_MCONTEXT (C macro), 99
CSR_MCOUNTEREN (C macro), 94
                                                 CSR_MECCCODE_Type::_reserved1 (C++ member),
CSR_MCOUNTINHIBIT (C macro), 95
                                                         150
CSR_MCOUNTINHIBIT_Type (C++ union), 138
                                                 CSR_MECCCODE_Type::_reserved2 (C++ member),
CSR_MCOUNTINHIBIT_Type::_reserved0 (C++ mem-
                                                         150
        ber), 138
                                                 CSR\_MECCCODE\_Type::b(C++ member), 150
CSR_MCOUNTINHIBIT_Type::_reserved1 (C++ mem-
                                                 CSR\_MECCCODE\_Type::code(C++ member), 150
        ber), 138
                                                 CSR\_MECCCODE\_Type::d(C++ member), 150
CSR_MCOUNTINHIBIT_Type::b(C++ member), 138
                                                 CSR_MECCCODE_Type::ramid(C++ member), 150
CSR_MCOUNTINHIBIT_Type::cy(C++ member), 138
                                                 CSR\_MECCCODE\_Type::sramid(C++ member), 150
CSR_MCOUNTINHIBIT_Type::d(C++ member), 138
                                                 CSR\_MECCLOCK\_Type\ (C++\ union),\ 149
CSR_MCOUNTINHIBIT_Type::ir(C++ member), 138
                                                 CSR_MECCLOCK_Type::_reserved0 (C++ member),
CSR_MCYCLE (C macro), 99
                                                         149
CSR_MCYCLEH (C macro), 106
                                                 CSR\_MECCLOCK\_Type::b(C++ member), 149
CSR_MDCAUSE (C macro), 110
                                                 CSR\_MECCLOCK\_Type::d(C++ member), 150
CSR\_MDCAUSE\_Type\ (C++\ union),\ 139
                                                 CSR\_MECCLOCK\_Type::ecc\_lock (C++ member), 149
CSR_MDCAUSE_Type::_reserved0(C++ member), 139
                                                 CSR_MEDELEG (C macro), 94
CSR\_MDCAUSE\_Type::b(C++ member), 139
                                                 CSR_MENVCFG (C macro), 94
CSR\_MDCAUSE\_Type::d(C++ member), 139
                                                 CSR_MENVCFGH (C macro), 104
CSR\_MDCAUSE\_Type::mdcause(C++ member), 139
                                                 CSR_MEPC (C macro), 95
CSR_MDCFG_INFO (C macro), 113
                                                 CSR_MFIOCFG_INFO (C macro), 111
CSR\_MDCFGINFO\_Type (C++ union), 147
                                                 CSR_MFIOCFGINFO_Type (C++ union), 149
CSR_MDCFGINFO_Type::_reserved0 (C++ member),
                                                 CSR_MFIOCFGINFO_Type::_reserved0 (C++ mem-
                                                         ber), 149
CSR_MDCFGINFO_Type::_reserved1 (C++ member),
                                                 {\tt CSR\_MFIOCFGINFO\_Type::\_reserved1} \quad (C++ \quad mem-
        147
                                                         ber), 149
CSR\_MDCFGINFO\_Type::b(C++ member), 147
                                                 CSR\_MFIOCFGINFO\_Type::b(C++ member), 149
CSR_MDCFGINFO_Type::d(C++ member), 147
                                                 CSR\_MFIOCFGINFO\_Type::d(C++ member), 149
```

CCD METOCECTATIO E	CCD MUDWCOUNTEDE (C. ) 100
CSR_MFIOCFGINFO_Type::fio_bpa (C++ member),	CSR_MHPMCOUNTERS (C macro), 100
149 CSR_MFIOCFGINFO_Type::fio_size (C++ member),	CSR_MHPMCOUNTERSH (C macro), 106
CSR_MF10CFGINFO_Type110_S12e (C++ member),	CSR_MHPMCOUNTER6 ( <i>C macro</i> ), 100 CSR_MHPMCOUNTER6H ( <i>C macro</i> ), 106
CSR_MFP16MODE (C macro), 111	CSR_MHPMCOUNTER7 (C macro), 100
CSR_MHARTID (C macro), 102	CSR_MHPMCOUNTER7H (C macro), 106
CSR_MHPMCOUNTER10 (C macro), 100	CSR_MHPMCOUNTER8 (C macro), 100
CSR_MHPMCOUNTER10H (C macro), 107	CSR_MHPMCOUNTER8H (C macro), 106
CSR_MHPMCOUNTER11 (C macro), 100	CSR_MHPMCOUNTER9 (C macro), 100
CSR_MHPMCOUNTER11H (C macro), 107	CSR_MHPMCOUNTER9H (C macro), 107
CSR_MHPMCOUNTER12 (C macro), 100	CSR_MHPMEVENT10 (C macro), 101
CSR_MHPMCOUNTER12H (C macro), 107	CSR_MHPMEVENT10H (C macro), 105
CSR_MHPMCOUNTER13 (C macro), 100	CSR_MHPMEVENT11 (C macro), 101
CSR_MHPMCOUNTER13H (C macro), 107	CSR_MHPMEVENT11H (C macro), 105
CSR_MHPMCOUNTER14 (C macro), 100	CSR_MHPMEVENT12 (C macro), 101
CSR_MHPMCOUNTER14H (C macro), 107	CSR_MHPMEVENT12H (C macro), 105
CSR_MHPMCOUNTER15 (C macro), 100	CSR_MHPMEVENT13 (C macro), 101
CSR_MHPMCOUNTER15H (C macro), 107	CSR_MHPMEVENT13H (C macro), 105
CSR_MHPMCOUNTER16 (C macro), 100	CSR_MHPMEVENT14 (C macro), 101
CSR_MHPMCOUNTER16H (C macro), 107	CSR_MHPMEVENT14H (C macro), 105
CSR_MHPMCOUNTER17 (C macro), 100	CSR_MHPMEVENT15 (C macro), 101
CSR_MHPMCOUNTER17H (C macro), 107	CSR_MHPMEVENT15H (C macro), 105
CSR_MHPMCOUNTER18 (C macro), 100	CSR_MHPMEVENT16 (C macro), 102
CSR_MHPMCOUNTER18H (C macro), 107	CSR_MHPMEVENT16H (C macro), 105
CSR_MHPMCOUNTER19 (C macro), 100	CSR_MHPMEVENT17 (C macro), 102
CSR_MHPMCOUNTER19H (C macro), 107	CSR_MHPMEVENT17H (C macro), 105
CSR_MHPMCOUNTER20 (C macro), 100	CSR_MHPMEVENT18 (C macro), 102
CSR_MHPMCOUNTER20H (C macro), 107	CSR_MHPMEVENT18H (C macro), 105
CSR_MHPMCOUNTER21 (C macro), 100	CSR_MHPMEVENT19 (C macro), 102
CSR_MHPMCOUNTER21H (C macro), 107	CSR_MHPMEVENT19H (C macro), 105
CSR_MHPMCOUNTER22 (C macro), 100	CSR_MHPMEVENT20 (C macro), 102
CSR_MHPMCOUNTER22H (C macro), 107	CSR_MHPMEVENT20H (C macro), 106
CSR_MHPMCOUNTER23 (C macro), 100	CSR_MHPMEVENT21 (C macro), 102
CSR_MHPMCOUNTER23H (C macro), 107	CSR_MHPMEVENT21H (C macro), 106
CSR_MHPMCOUNTER24 (C macro), 101	CSR_MHPMEVENT22 (C macro), 102
CSR_MHPMCOUNTER24H (C macro), 107	CSR_MHPMEVENT22H (C macro), 106
CSR_MHPMCOUNTER25 (C macro), 101	CSR_MHPMEVENT23 (C macro), 102
CSR_MHPMCOUNTER25H (C macro), 107	CSR_MHPMEVENT23H (C macro), 106
CSR_MHPMCOUNTER26 (C macro), 101	CSR_MHPMEVENT24 (C macro), 102
CSR_MHPMCOUNTER26H (C macro), 107	CSR_MHPMEVENT24H (C macro), 106
CSR_MHPMCOUNTER27 (C macro), 101	CSR_MHPMEVENT25 (C macro), 102
CSR_MHPMCOUNTER27H (C macro), 107	CSR_MHPMEVENT25H (C macro), 106
CSR_MHPMCOUNTER28 (C macro), 101	CSR_MHPMEVENT26 (C macro), 102
CSR_MHPMCOUNTER28H (C macro), 107	CSR_MHPMEVENT26H (C macro), 102
CSR_MHPMCOUNTER29 (C macro), 101	CSR_MHPMEVENT27 (C macro), 102
	· · · · · · · · · · · · · · · · · · ·
CSR_MHPMCOUNTER29H (C macro), 107	CSR_MHPMEVENT27H (C macro), 106
CSR_MHPMCOUNTER3 (C macro), 100	CSR_MHPMEVENT28 (C macro), 102
CSR_MHPMCOUNTER30 (C macro), 101	CSR_MHPMEVENT28H (C macro), 106
CSR_MHPMCOUNTER30H (C macro), 108	CSR_MHPMEVENT29 (C macro), 102
CSR_MHPMCOUNTER31 (C macro), 101	CSR_MHPMEVENT29H (C macro), 106
CSR_MHPMCOUNTER31H (C macro), 108	CSR_MHPMEVENT3 (C macro), 101
CSR_MHPMCOUNTER3H (C macro), 106	CSR_MHPMEVENT30 (C macro), 102
CSR_MHPMCOUNTER4 (C macro), 100	CSR_MHPMEVENT30H (C macro), 106
CSR_MHPMCOUNTER4H (C macro), 106	CSR_MHPMEVENT31 (C macro), 102

CCD MUDMEVENT21U (C macro) 106	CSD MTSA Type: recogned (C)   member) 135
CSR_MHPMEVENT31H (C macro), 106	CSR_MISA_Type::_reserved5 (C++ member), 135 CSR_MISA_Type::_resreved3 (C++ member), 134
CSR_MHPMEVENT3H (C macro), 105	
CSR_MHPMEVENT4! (C macro), 101	CSR_MISA_Type::a $(C++ member)$ , 133
CSR_MHPMEVENT4H (C macro), 105	CSR_MISA_Type::b ( <i>C</i> ++ <i>member</i> ), 133, 135
CSR_MHPMEVENT5 (C macro), 101	CSR_MISA_Type::c $(C++ member)$ , 133
CSR_MHPMEVENT5H (C macro), 105	CSR_MISA_Type::d( $C++$ member), 134
CSR_MHPMEVENT6 (C macro), 101	$CSR\_MISA\_Type::e(C++ member), 134$
CSR_MHPMEVENT6H (C macro), 105	$CSR\_MISA\_Type::f(C++ member), 134$
CSR_MHPMEVENT7 (C macro), 101	$CSR_MISA_Type::g(C++ member), 134$
CSR_MHPMEVENT7H (C macro), 105	$CSR\_MISA\_Type::h(C++ member), 134$
CSR_MHPMEVENT8 (C macro), 101	$CSR\_MISA\_Type::i(C++ member), 134$
CSR_MHPMEVENT8H (C macro), 105	$CSR\_MISA\_Type::j(C++ member), 134$
CSR_MHPMEVENT9 (C macro), 101	$CSR\_MISA\_Type::1 (C++ member), 134$
CSR_MHPMEVENT9H (C macro), 105	$CSR\_MISA\_Type::m(C++ member), 134$
CSR_MICFG_INFO (C macro), 113	$CSR\_MISA\_Type::mxl(C++ member), 135$
$CSR\_MICFGINFO\_Type (C++ union), 146$	$CSR\_MISA\_Type::n(C++ member), 134$
<pre>CSR_MICFGINFO_Type::_reserved0 (C++ member),</pre>	$CSR\_MISA\_Type::p(C++ member), 134$
146	$CSR\_MISA\_Type::q(C++ member), 134$
<pre>CSR_MICFGINFO_Type::_reserved1 (C++ member),</pre>	$CSR\_MISA\_Type::s(C++ member), 135$
146	$CSR_MISA_Type::t(C++ member), 135$
$CSR_MICFGINFO_Type::b(C++ member), 146$	$CSR_MISA_Type::u(C++ member), 135$
$CSR_MICFGINFO_Type::d(C++ member), 147$	$CSR_MISA_Type::v(C++ member), 135$
CSR_MICFGINFO_Type::lm_ecc(C++ member), 146	$CSR\_MISA\_Type::x (C++ member), 135$
CSR_MICFGINFO_Type::lm_size(C++ member), 146	CSR_MMACRO_CA_EN (C macro), 111
CSR_MICFGINFO_Type::lm_xonly(C++ member), 146	CSR_MMACRO_DEV_EN (C macro), 111
CSR_MICFGINFO_Type::lsize(C++ member), 146	CSR_MMACRO_NOC_EN (C macro), 111
CSR_MICFGINFO_Type::set (C++ member), 146	CSR_MMISC_CTL (C macro), 110
CSR_MICFGINFO_Type::way (C++ member), 146	CSR_MMISCCTL_Type $(C++ type)$ , 133
CSR_MIDELEG (C macro), 94	CSR_MMISCCTRL_Type ( $C++union$ ), 139
CSR_MIE (C macro), 94	CSR_MMISCCTRL_Type::_reserved0 (C++ member),
CSR_MILM_CTL (C macro), 110	139
CSR_MILMCTL_Type ( <i>C</i> ++ <i>union</i> ), 143	CSR_MMISCCTRL_Type::_reserved1 (C++ member),
CSR_MILMCTL_Type::_reserved0(C++ member), 143	139
CSR_MILMCTL_Type::leservedu(C++ member), 143	CSR_MMISCCTRL_Type::_reserved2 (C++ member),
	· · · · · · · · · · · · · · · · · ·
CSR_MILMCTL_Type::d(C++ member), 143	CSP MMISCOTPI Turners recovered? (C++ mountain)
CSR_MILMCTL_Type::ilm_bpa (C++ member), 143	CSR_MMISCCTRL_Type::_reserved3 ( $C++$ member),
CSR_MILMCTL_Type::ilm_ecc_chk_en (C++ mem-	140
ber), 143	CSR_MMISCCTRL_Type::b(C++ member), 140
CSR_MILMCTL_Type::ilm_ecc_en(C++ member), 143	CSR_MMISCCTRL_Type::bpu (C++ member), 139
CSR_MILMCTL_Type::ilm_ecc_excp_en (C++ mem-	CSR_MMISCCTRL_Type::core_buserr(C++ member),
ber), 143	140
$CSR_MILMCTL_Type::ilm_en(C++ member), 143$	$CSR\_MMISCCTRL\_Type::d(C++ member), 140$
CSR_MILMCTL_Type::ilm_rwecc(C++ member), 143	$CSR\_MMISCCTRL\_Type::dbg\_sec(C++ member), 140$
$CSR\_MIMPID$ ( $C$ macro), $102$	$CSR\_MMISCCTRL\_Type::imreturn\_en(C++ member),$
CSR_MINSTRET (C macro), 99	140
CSR_MINSTRETH (C macro), 106	CSR_MMISCCTRL_Type::ldspec_en (C++ member),
CSR_MINTSTATUS (C macro), 94	140
CSR_MIP (C macro), 95	$CSR\_MMISCCTRL\_Type::misalign(C++ member), 139$
CSR_MIRGB_INFO (C macro), 113	CCD MMICCOTDI Timo (Clif monto)
	$CSR\_MMISCCTRL\_Type::nmi\_cause$ ( $C++$ member),
CSR_MISA (C macro), 94	CSR_mmisccirt_type::mmi_cause (C++ member),
CSR_MISA (C macro), 94 CSR_MISA_Type (C++ union), 133	
	140
$CSR\_MISA\_Type$ ( $C++$ union), 133	140 CSR_MMISCCTRL_Type::sijump_en (C++ member),
CSR_MISA_Type $(C++ union)$ , 133 CSR_MISA_Type::_reserved1 $(C++ member)$ , 134	140 CSR_MMISCCTRL_Type::sijump_en (C++ member), 140

CSR_MNOCB (C macro), 111	CSR_MSTATEEN3 (C macro), 95
CSR_MNOCM (C macro), 111	CSR_MSTATEEN3H (C macro), 105
CSR_MNVEC (C macro), 110	CSR_MSTATUS (C macro), 94
CSR_MNXTI (C macro), 94	$CSR_MSTATUS_Type (C++ union), 135$
CSR_MPPICFG_INFO (C macro), 111	CSR_MSTATUS_Type::_reserved0(C++ member), 135
$CSR\_MPPICFGINFO\_Type (C++ union), 148$	CSR_MSTATUS_Type::_reserved1(C++ member), 135
CSR_MPPICFGINFO_Type::_reserved0 (C++ mem-	CSR_MSTATUS_Type::_reserved2(C++ member), 136
ber), 148	CSR_MSTATUS_Type::_reserved3(C++ member), 136
CSR_MPPICFGINFO_Type::_reserved1 (C++ mem-	CSR_MSTATUS_Type::_reserved4(C++ member), 136
ber), 148	CSR_MSTATUS_Type::_reserved6(C++ member), 136
$CSR\_MPPICFGINFO\_Type::b (C++ member), 149$	$CSR_MSTATUS_Type::b(C++ member), 136$
$CSR\_MPPICFGINFO\_Type::d(C++ member), 149$	$CSR_MSTATUS_Type::d(C++ member), 136$
<pre>CSR_MPPICFGINFO_Type::ppi_bpa (C++ member),</pre>	$CSR_MSTATUS_Type::fs(C++ member), 136$
148	CSR_MSTATUS_Type::mie (C++ member), 135
<pre>CSR_MPPICFGINFO_Type::ppi_size (C++ member),</pre>	CSR_MSTATUS_Type::mpie(C++ member), 136
148	$CSR_MSTATUS_Type::mpp(C++ member), 136$
CSR_MSAVECAUSE1 (C macro), 110	CSR_MSTATUS_Type::mprv(C++ member), 136
CSR_MSAVECAUSE2 (C macro), 110	$CSR_MSTATUS_Type::sd(C++ member), 136$
CSR_MSAVEDCAUSE1 (C macro), 110	CSR_MSTATUS_Type::sie (C++ member), 135
CSR_MSAVEDCAUSE2 (C macro), 110	CSR_MSTATUS_Type::spie(C++ member), 136
CSR_MSAVEEPC1 (C macro), 110	CSR_MSTATUS_Type::sum $(C++ member)$ , 136
CSR_MSAVEEPC2 (C macro), 110	$CSR_MSTATUS_Type::xs(C++ member), 136$
CSR_MSAVESTATUS (C macro), 110	CSR_MSTATUSH (C macro), 104
CSR_MSAVESTATUS_Type (C++ union), 142	CSR_MSUBM (C macro), 110
CSR_MSAVESTATUS_Type::_reserved0 (C++ mem-	$CSR_MSUBM_Type (C++ union), 138$
ber), 142	CSR_MSUBM_Type::_reserved0 (C++ member), 138
CSR_MSAVESTATUS_Type::_reserved1 (C++ mem-	CSR_MSUBM_Type::_reserved1 (C++ member), 139
ber), 142	CSR_MSUBM_Type::b ( $C++$ member), 139
CSR_MSAVESTATUS_Type::_reserved2 (C++ mem-	$CSR_MSUBM_Type::d(C++ member), 139$
ber), 142	$CSR_MSUBM_Type::ptyp(C++ member), 138$
CSR_MSAVESTATUS_Type::b ( $C++$ member), 142	CSR_MSUBM_Type::typ (C++ member), 138
CSR_MSAVESTATUS_Type::mpie1 (C++ member), 142	CSR_MTINST (C macro), 95
CSR_MSAVESTATUS_Type::mpie2 (C++ member), 142	CSR_MTLB_CTL (C macro), 110
CSR_MSAVESTATUS_Type::mpp1 (C++ member), 142	CSR_MTLBCFG_INFO (C macro), 113
CSR_MSAVESTATUS_Type::mpp2 (C++ member), 142	CSR_MTLBCFGINFO_Type (C++ union), 147
CSR_MSAVESTATUS_Type::ptyp1 (C++ member), 142	CSR_MTLBCFGINFO_Type::_reserved0 (C++ mem-
CSR_MSAVESTATUS_Type::ptyp2 (C++ member), 142	ber), 148
CSR_MSAVESTATUS_Type::w(C++ member), 142	CSR_MTLBCFGINFO_Type::_reserved1 (C++ mem-
CSR_MSCONTEXT (C macro), 99	ber), 148
CSR_MSCRATCH (C macro), 95	CSR_MTLBCFGINFO_Type::b ( $C++$ member), 148
CSR_MSCRATCHCSW (C macro), 94	CSR_MTLBCFGINFO_Type::d(C++ member), 148
CSR_MSCRATCHCSWL (C macro), 94	CSR_MTLBCFGINFO_Type::d_size(C++ member), 148
CSR_MSECCFG (C macro), 99	CSR_MTLBCFGINFO_Type::ecc $(C++ member)$ , 148
CSR_MSECCFGH (C macro), 106	CSR_MTLBCFGINFO_Type::i_size(C++ member), 148
CSR_MSMPCFG_INFO (C macro), 113	CSR_MTLBCFGINFO_Type::lsize(C++ member), 148
CSR_MSTACK_BASE (C macro), 114	CSR_MTLBCFGINFO_Type::set (C++ member), 148
CSR_MSTACK_BOUND (C macro), 114	CSR_MTLBCFGINFO_Type::way $(C++ member)$ , 148
CSR_MSTACK_CTRL (C macro), 114	CSR_MTVAL (C macro), 95
CSR_MSTATEENO (C macro), 94	CSR_MTVAL2 (C macro), 95
CSR_MSTATEENOH (C macro), 105	CSR_MTVEC (C macro), 94
CSR_MSTATEEN1 (C macro), 94	CSR_MTVEC_Type (C++ union), 136
CSR_MSTATEEN1H (C macro), 105	CSR_MTVEC_Type::addr (C++ member), 137
CSR_MSTATEEN2 (C macro), 94	CSR_MTVEC_Type::b (C++ member), 137
CSR_MSTATEEN2H (C macro), 105	CSR_MTVEC_Type::d $(C++ member)$ , 137
· · · · · · // · · ·	X

COD MENTES TO 1 (Co. 1 ) 127	COD DWDADDDEA (C. ) 00
CSR_MTVEC_Type::mode $(C++ member)$ , 137	CSR_PMPADDR54 (C macro), 98
CSR_MTVT (C macro), 94	CSR_PMPADDR55 (C macro), 98
CSR_MTVT2 (C macro), 111	CSR_PMPADDR56 (C macro), 98
CSR_MVENDORID (C macro), 102	CSR_PMPADDR57 (C macro), 98
CSR_PMPADDR0 (C macro), 96	CSR_PMPADDR58 (C macro), 99
CSR_PMPADDR1 (C macro), 96	CSR_PMPADDR59 (C macro), 99
CSR_PMPADDR10 (C macro), 96	CSR_PMPADDR6 (C macro), 96
CSR_PMPADDR11 (C macro), 96	CSR_PMPADDR60 (C macro), 99
CSR_PMPADDR12 (C macro), 96	CSR_PMPADDR61 (C macro), 99
CSR_PMPADDR13 (C macro), 96	CSR_PMPADDR62 (C macro), 99
CSR_PMPADDR14 (C macro), 96	CSR_PMPADDR63 (C macro), 99
CSR_PMPADDR15 (C macro), 96	CSR_PMPADDR7 (C macro), 96
CSR_PMPADDR16 (C macro), 97	CSR_PMPADDR8 (C macro), 96
CSR_PMPADDR17 (C macro), 97	$CSR\_PMPADDR9 (C macro), 96$
CSR_PMPADDR18 (C macro), 97	CSR_PMPCFG0 (C macro), 95
CSR_PMPADDR19 (C macro), 97	CSR_PMPCFG1 (C macro), 95
CSR_PMPADDR2 (C macro), 96	CSR_PMPCFG10 (C macro), 95
CSR_PMPADDR20 (C macro), 97	CSR_PMPCFG11 (C macro), 96
CSR_PMPADDR21 (C macro), 97	CSR_PMPCFG12 (C macro), 96
CSR_PMPADDR22 (C macro), 97	CSR_PMPCFG13 (C macro), 96
CSR_PMPADDR23 (C macro), 97	CSR_PMPCFG14 (C macro), 96
CSR_PMPADDR24 (C macro), 97	CSR_PMPCFG15 (C macro), 96
CSR_PMPADDR25 (C macro), 97	CSR_PMPCFG2 (C macro), 95
CSR_PMPADDR26 (C macro), 97	CSR_PMPCFG3 (C macro), 95
CSR_PMPADDR27 (C macro), 97	CSR_PMPCFG4 (C macro), 95
CSR_PMPADDR28 (C macro), 97	CSR_PMPCFG5 (C macro), 95
CSR_PMPADDR29 (C macro), 97	CSR_PMPCFG6 (C macro), 95
CSR_PMPADDR3 (C macro), 96	CSR_PMPCFG7 (C macro), 95
CSR_PMPADDR30 (C macro), 97	CSR_PMPCFG8 (C macro), 95
CSR_PMPADDR31 (C macro), 97	CSR_PMPCFG9 (C macro), 95
CSR_PMPADDR32 (C macro), 97	CSR_PUSHMCAUSE (C macro), 111
CSR_PMPADDR33 (C macro), 97	CSR_PUSHMEPC (C macro), 111
CSR_PMPADDR34 (C macro), 97	CSR_PUSHMSUBM (C macro), 111
CSR_PMPADDR35 (C macro), 97	CSR_PUSHSCAUSE (C macro), 113
CSR_PMPADDR36 (C macro), 97	CSR_PUSHSEPC (C macro), 113
CSR_PMPADDR37 (C macro), 98	CSR_SAFETY_CRC_CTL (C macro), 114
CSR_PMPADDR38 (C macro), 98	CSR_SAFETY_STL_STATUS (C macro), 114
CSR_PMPADDR39 (C macro), 98	CSR_SATP (C macro), 92
CSR_PMPADDR4 (C macro), 96	CSR_SATTRIO_BASE (C macro), 112
CSR_PMPADDR40 (C macro), 98	CSR_SATTRIO_MASK (C macro), 112
CSR_PMPADDR41 (C macro), 98	CSR_SATTRI1_BASE (C macro), 112
CSR_PMPADDR42 (C macro), 98	CSR_SATTRI1_MASK (C macro), 112
CSR_PMPADDR43 (C macro), 98	CSR_SATTRI2_BASE (C macro), 112
CSR_PMPADDR44 (C macro), 98	CSR_SATTRI2_MASK (C macro), 112
CSR_PMPADDR45 (C macro), 98	CSR_SATTRI3_BASE (C macro), 112
CSR_PMPADDR46 (C macro), 98	CSR_SATTRI3_MASK (C macro), 112
CSR_PMPADDR47 (C macro), 98	CSR_SATTRI4_BASE (C macro), 112
CSR_PMPADDR48 (C macro), 98	CSR_SATTRI4_MASK (C macro), 112
CSR_PMPADDR49 (C macro), 98	CSR_SATTRI5_BASE (C macro), 113
CSR_PMPADDR5 (C macro), 96	CSR_SATTRI5_MASK (C macro), 113
CSR_PMPADDR50 (C macro), 98	CSR_SATTRI6_BASE (C macro), 113
CSR_PMPADDR51 (C macro), 98	CSR_SATTRI6_MASK (C macro), 113
CSR_PMPADDR52 (C macro), 98	CSR_SATTRI7_BASE (C macro), 113
CSR_PMPADDR53 (C macro), 98	CSR_SATTRI7_MASK (C macro), 113

CSR_SCAUSE (C macro), 91	CSR_SPMPCFG1 (C macro), 108
CSR_SCONTEXT (C macro), 92	CSR_SPMPCFG2 (C macro), 108
CSR_SCOUNTEREN (C macro), 91	CSR_SPMPCFG3 (C macro), 108
CSR_SCOUNTOVF (C macro), 93	CSR_SSCRATCH (C macro), 91
CSR_SDCAUSE (C macro), 113	CSR_SSCRATCHCSW (C macro), 93
CSR_SEDELEG (C macro), 91	CSR_SSCRATCHCSWL (C macro), 93
CSR_SEED (C macro), 89	CSR_SSTATEENO (C macro), 91
CSR_SENVCFG (C macro), 91	CSR_SSTATEEN1 (C macro), 91
CSR_SEPC (C macro), 91	CSR_SSTATEEN2 (C macro), 91
CSR_SIDELEG (C macro), 91	CSR_SSTATEEN3 (C macro), 91
CSR_SIE (C macro), 91	CSR_SSTATUS (C macro), 91
CSR_SINTSTATUS (C macro), 93	CSR_STIMECMP (C macro), 92
CSR_SIP (C macro), 91	CSR_STIMECMPH (C macro), 103
CSR_SLEEPVALUE (C macro), 113	CSR_STVAL (C macro), 91
CSR_SMPUADDR0 (C macro), 109	CSR_STVEC (C macro), 91
CSR_SMPUADDR1 (C macro), 109	CSR_STVT (C macro), 91
CSR_SMPUADDR10 (C macro), 109	CSR_STVT2 ( <i>C macro</i> ), 113
CSR_SMPUADDR11 (C macro), 109	CSR_TCONTROL (C macro), 99
CSR_SMPUADDR12 (C macro), 109	CSR_TDATA1 (C macro), 99
CSR_SMPUADDR13 (C macro), 109	CSR_TDATA1 (C macro), 99
CSR_SMPUADDR14 (C macro), 109	CSR_TDATA3 (C macro), 99
CSR_SMPUADDR15 (C macro), 109	CSR_TIME (C macro), 89
CSR_SMPUADDR2 (C macro), 109	
	CSR_TIMEH (C macro), 103
CSR_SMPUADDR3 (C macro), 109	CSR_TINFO (C macro), 99
CSR_SMPUADDR4 (C macro), 109	CSR_TSELECT (C macro), 99
CSR_SMPUADDR5 (C macro), 109	CSR_TXEVT (C macro), 113
CSR_SMPUADDR6 (C macro), 109	CSR_UCODE (C macro), 110
CSR_SMPUADDR7 (C macro), 109	CSR_UINTSTATUS (C macro), 93
CSR_SMPUADDR8 (C macro), 109	CSR_UNXTI (C macro), 93
CSR_SMPUADDR9 (C macro), 109	CSR_USCRATCHCSW (C macro), 93
CSR_SMPUCFG0 (C macro), 109	CSR_USCRATCHCSWL (C macro), 93
CSR_SMPUCFG1 (C macro), 109	CSR_USTATUS (C macro), 89
CSR_SMPUCFG2 (C macro), 109	CSR_UTVT (C macro), 93
CSR_SMPUCFG3 (C macro), 109	CSR_VCSR (C macro), 89
CSR_SMPUSWITCH0 (C macro), 110	CSR_VL (C macro), 91
CSR_SMPUSWITCH1 (C macro), 110	CSR_VLENB (C macro), 91
$CSR\_SNXTI$ ( $C$ macro), 93	CSR_VSATP (C macro), 92
CSR_SPMPADDRO (C macro), 108	CSR_VSCAUSE (C macro), 92
CSR_SPMPADDR1 (C macro), 108	CSR_VSEPC (C macro), 92
CSR_SPMPADDR10 (C macro), 108	CSR_VSIE (C macro), 92
CSR_SPMPADDR11 (C macro), 108	CSR_VSIP (C macro), 92
CSR_SPMPADDR12 (C macro), 108	CSR_VSSCRATCH (C macro), 92
CSR_SPMPADDR13 (C macro), 108	CSR_VSSTATUS (C macro), 92
CSR_SPMPADDR14 (C macro), 108	CSR_VSTART (C macro), 89
CSR_SPMPADDR15 (C macro), 109	CSR_VSTIMECMP (C macro), 92
CSR_SPMPADDR2 (C macro), 108	CSR_VSTIMECMPH (C macro), 103
CSR_SPMPADDR3 (C macro), 108	CSR_VSTVAL (C macro), 92
CSR_SPMPADDR4 (C macro), 108	CSR_VSTVEC (C macro), 92
CSR_SPMPADDR5 (C macro), 108	CSR_VTYPE (C macro), 91
CSR_SPMPADDR6 (C macro), 108	CSR_VXRM (C macro), 89
CSR_SPMPADDR7 (C macro), 108	CSR_VXSAT (C macro), 89
CSR_SPMPADDR8 (C macro), 108	CSR_WFE ( <i>C macro</i> ), 113
CSR_SPMPADDR9 (C macro), 108	, ,,, -
CSR_SPMPCFG0 (C_macro), 108	

D	ECLIC_GetInfoVer (C macro), 578, 580
DCAUSE_FAULT_FETCH_INST (C macro), 132	ECLIC_GetLevelIRQ (C macro), 578, 581
DCAUSE_FAULT_FETCH_PMP (C macro), 132	ECLIC_GetLevelIRQ_S (C macro), 579, 581
DCAUSE_FAULT_LOAD_INST (C macro), 132	ECLIC_GetMth(C macro), 578, 580
DCAUSE_FAULT_LOAD_NICE (C macro), 132	ECLIC_GetPendingIRQ (C macro), 578, 580
DCAUSE_FAULT_LOAD_PMP (C macro), 132	ECLIC_GetPriorityIRQ(C macro), 578, 581
DCAUSE_FAULT_STORE_INST (C macro), 133	ECLIC_GetPriorityIRQ_S (C macro), 579, 581
DCAUSE_FAULT_STORE_PMP (C macro), 132	ECLIC_GetShvIRQ (C macro), 578, 580
DCSR_CAUSE (C macro), 118	ECLIC_GetShvIRQ_S (C macro), 579, 581
DCSR_CAUSE_DEBUGINT (C macro), 118	ECLIC_GetSth ( <i>C macro</i> ), 579, 581
DCSR_CAUSE_HALT (C macro), 118	ECLIC_GetTrigIRQ (C macro), 578, 580
DCSR_CAUSE_HWBP (C macro), 118	ECLIC_GetTrigIRQ_S (C macro), 579, 581
DCSR_CAUSE_NONE (C macro), 118	ECLIC_GetVector (C macro), 579, 582
DCSR_CAUSE_STEP (C macro), 118	ECLIC_GetVector_S (C macro), 579, 582
DCSR_CAUSE_SWBP (C macro), 118	ECLIC_Init (C++ function), 644
DCSR_DEBUGINT (C macro), 118	ECLIC_MAX_NLBITS (C macro), 152
DCSR_EBREAKH (C macro), 117	ECLIC_MODE_MTVEC_Msk (C macro), 152
DCSR_EBREAKM (C macro), 117  DCSR_EBREAKM (C macro), 117	ECLIC_NON_VECTOR_INTERRUPT (C macro), 152
DCSR_EBREAKS (C macro), 117  DCSR_EBREAKS (C macro), 117	ECLIC_Register_IRQ (C++ function), 644
	ECLIC_Register_IRQ_S (C++ function), 645
DCSR_EBREAKU ( <i>C macro</i> ), 117 DCSR_FULLRESET ( <i>C macro</i> ), 117	ECLIC_SetCfgNlbits (C macro), 577, 580
DCSR_HALT (C macro), 118	ECLIC_SetCtrlIRQ (C macro), 578, 581
	ECLIC_SetCtrlIRQ_S (C macro), 579, 581
DCSR_NDRESET (C macro), 117	ECLIC_SetLevelIRQ (C macro), 578, 581
DCSR_PRV (C macro), 118	ECLIC_SetLevelIRQ_S (C macro), 579, 581
DCSR_STEP (C macro), 118	ECLIC_SetModeIRQ (C macro), 579, 581
DCSR_STOPCYCLE (C macro), 118	ECLIC_SetMth ( <i>C macro</i> ), 578, 580
DCSR_STOPTIME (C macro), 118	ECLIC_SetPendingIRQ (C macro), 578, 580
DCSR_XDEBUGVER (C macro), 117	ECLIC_SetPriorityIRQ (C macro), 578, 581
default_intexc_handler (C++ function), 644	ECLIC_SetPriorityIRQ_S (C macro), 579, 581
depthwise_conv_s16_generic_s16 (C++ function),	ECLIC_SetShvIRQ (C macro), 578, 580
1062, 1085	ECLIC_SetShvIRQ_S (C macro), 579, 581
depthwise_conv_s4_generic (C++ function), 1063,	ECLIC_SetSth ( <i>C macro</i> ), 579, 581
1086	ECLIC_SetTrigIRQ ( <i>C macro</i> ), 578, 580
depthwise_conv_s8_generic (C++ function), 1063,	ECLIC_SetTrigIRQ_S (C macro), 579, 581
1088	ECLIC_SetVector (C macro), 579, 582
depthwise_conv_s8_mult_4 (C++ function), 1063,	ECLIC_SetVector_S (C macro), 579, 582
1088	ECLIC_TRIGGER (C++ enum), 152
DSP, 1157	ECLIC_TRIGGER::ECLIC_LEVEL_TRIGGER (C++ enu
E	merator), 152
	ECLIC_TRIGGER::ECLIC_MAX_TRIGGER (C++ enumer
ECLIC (C macro), 152	ator), 152
ECLIC_BASE (C macro), 152	ECLIC_TRIGGER::ECLIC_NEGTIVE_EDGE_TRIGGER
ECLIC_ClearPendingIRQ (C macro), 578, 580	(C++ enumerator), 152
ECLIC_DisableIRQ (C macro), 578, 580	ECLIC_TRIGGER::ECLIC_POSTIVE_EDGE_TRIGGER
ECLIC_DisableIRQ_S (C macro), 579, 582	(C++ enumerator), 152
ECLIC_EnableIRQ (C macro), 578, 580	ECLIC_VECTOR_INTERRUPT (C macro), 152
ECLIC_EnableIRQ_S (C macro), 579, 581	exc_entry_s (C++ member), 646
ECLIC_GetCfgNlbits (C macro), 577, 580	EXC_HANDLER $(C++type)$ , 647
ECLIC_GetCtrlIRQ (C macro), 578, 581	Exception_DumpFrame (C++ function), 647
ECLIC_GetCtrlIRQ_S (C macro), 579, 581	Exception_Get_EXC (C++ function), 648
ECLIC_GetEnableIRQ (C macro), 578, 580	Exception_Get_EXC_S (C++ function), 649
ECLIC_GetEnableIRQ_S (C macro), 579, 581	Exception_Init $(C++function)$ , 647
ECLIC_GetInfoCtlbits (C macro), 578, 580	Exception_Register_EXC (C++ function), 648
ECLIC_GetInfoNum (C macro), 578, 580	Exception_register_Exc (C++ Junction), 048

Exception_Register_EXC_S (C++ function), 649	IRQn::Reserved13_IRQn(C++ enumerator), 575, 584
_	IRQn::Reserved14_IRQn ( $C++$ enumerator), 575, 584
F	IRQn::Reserved15_IRQn (C++ enumerator), 575, 584
FALLBACK_DEFAULT_ECLIC_BASE (C macro), 643	IRQn::Reserved16_IRQn (C++ enumerator), 575, 584
FALLBACK_DEFAULT_SYSTIMER_BASE (C macro), 643	IRQn::Reserved1_IRQn(C++ enumerator), 574, 583
FAULT_FETCH (C macro), 132	IRQn::Reserved2_IRQn (C++ enumerator), 574, 583
FAULT_LOAD (C macro), 132	IRQn::Reserved3_IRQn(C++ enumerator), 574, 583
FAULT_STORE (C macro), 132	IRQn::Reserved4_IRQn (C++ enumerator), 574, 583
FETCH_PAGE_FAULT (C macro), 132	IRQn::Reserved5_IRQn (C++ enumerator), 574, 583
FFLAGS_AE_DZ (C macro), 129	IRQn::Reserved6_IRQn (C++ enumerator), 575, 584
FFLAGS_AE_NV (C macro), 129	IRQn::Reserved7_IRQn (C++ enumerator), 575, 584
FFLAGS_AE_NX (C macro), 129	IRQn::Reserved8_IRQn(C++ enumerator), 575, 584
FFLAGS_AE_OF ( <i>C macro</i> ), 129	IRQn::Reserved9_IRQn (C++ enumerator), 575, 584
FFLAGS_AE_UF (C macro), 129	IRQn::SOC_INT_MAX (C++ enumerator), 575, 584
FFTINIT (C macro), 927, 930, 936, 939	IRQn::SysTimer_IRQn (C++ enumerator), 574, 584
fnptr(C++ type), 644	IRQn::SysTimerSW_IRQn (C++ enumerator), 574, 583
FREG ( <i>C macro</i> ), 129	ISR, 1157
FRM_RNDMODE_DYN (C macro), 128	1
FRM_RNDMODE_RDN (C macro), 128	L
FRM_RNDMODE_RMM (C macro), 128	LOAD_PAGE_FAULT (C macro), 132
FRM_RNDMODE_RNE (C macro), 128	N //
FRM_RNDMODE_RTZ (C macro), 128	M
FRM_RNDMODE_RUP (C macro), 128	MAX_SYSTEM_EXCEPTION_NUM (C macro), 647
1	MCACHE_CTL_DC_DRAM_ECC_INJ_EN (C macro), 124
I	MCACHE_CTL_DC_ECC_CHK_EN (C macro), 124
ILLEGAL_INSTRUCTION (C macro), 132	MCACHE_CTL_DC_ECC_EN (C macro), 123
IREGION_DEBUG_OFS (C macro), 126	MCACHE_CTL_DC_ECC_EXCP_EN (C macro), 124
IREGION_DPREFETCH_OFS (C macro), 126	MCACHE_CTL_DC_EN (C macro), 123
IREGION_ECLIC_OFS (C macro), 126	MCACHE_CTL_DC_RWDECC (C macro), 124
IREGION_IDU_OFS (C macro), 126	MCACHE_CTL_DC_RWTECC (C macro), 124
IREGION_IINFO_OFS (C macro), 126	MCACHE_CTL_DC_TRAM_ECC_INJ_EN (C macro), 124
IREGION_PL2_OFS (C macro), 126	MCACHE_CTL_IC_CANCEL_EN (C macro), 123
IREGION_PLIC_OFS (C macro), 126	MCACHE_CTL_IC_DRAM_ECC_INJ_EN (C macro), 123
IREGION_SMP_OFS (C macro), 126	MCACHE_CTL_IC_ECC_CHK_EN (C macro), 123
IREGION_TIMER_OFS (C macro), 126	MCACHE_CTL_IC_ECC_EN (C macro), 123
IRQ_COP ( <i>C macro</i> ), 128	MCACHE_CTL_IC_ECC_EXCP_EN (C macro), 123
irq_entry_s (C++ member), 646	MCACHE_CTL_IC_EN (C macro), 123
IRQ_H_EXT (C macro), 128	MCACHE_CTL_IC_PF_EN (C macro), 123
IRQ_H_SOFT (C macro), 128	MCACHE_CTL_IC_RWDECC (C macro), 123
IRQ_H_TIMER (C macro), 128	MCACHE_CTL_IC_RWTECC (C macro), 123
IRQ_HOST (C macro), 128	MCACHE_CTL_IC_SCPD_MOD (C macro), 123
IRQ_M_EXT (C macro), 128	MCACHE_CTL_IC_TRAM_ECC_INJ_EN (C macro), 123
IRQ_M_SOFT (C macro), 128	MCAUSE_CAUSE (C macro), 121
IRQ_M_TIMER (C macro), 128	MCAUSE_INTR (C macro), 121
IRQ_S_EXT (C macro), 128	MCFG_INFO_CLIC (C macro), 124
IRQ_S_SOFT (C macro), 128	MCFG_INFO_DCACHE (C macro), 124
IRQ_S_TIMER (C macro), 128	MCFG_INFO_DLM (C macro), 124
IRQn (C++ enum), 574, 583	MCFG_INFO_DSP_N1 (C macro), 124
<pre>IRQn::FirstDeviceSpecificInterrupt_IRQn</pre>	MCFG_INFO_DSP_N2 (C macro), 125
(C++enumerator), 575, 584	MCFG_INFO_DSP_N3 (C macro), 125
IRQn::Reserved0_IRQn(C++ enumerator), 574, 583	MCFG_INFO_ECC (C macro), 124
IRQn::Reserved10_IRQn(C++ enumerator), 575, 584	MCFG_INFO_FIO (C macro), 124
IRQn::Reserved11_IRQn(C++ enumerator), 575, 584	MCFG_INFO_ICACHE (C macro), 124
IRQn::Reserved12_IRQn(C++ enumerator), 575, 584	MCFG_INFO_ILM (C macro), 124

VODO TUDO TREGTON TWEET (C. ) 105	VDGG 1.00V DGG 1.00V (G ) 10(
MCFG_INFO_IREGION_EXIST (C macro), 125	MECC_LOCK_ECC_LOCK (C macro), 126
MCFG_INFO_NICE (C macro), 124	MENVCFG_CBCFE (C macro), 121
MCFG_INFO_PLIC (C macro), 124	MENVCFG_CBIE_EN (C macro), 121
MCFG_INFO_PPI (C macro), 124	MENVCFG_CBIE_FLUSH (C macro), 121
MCFG_INFO_SMP (C macro), 124	MENVCFG_CBIE_INVAL (C macro), 121
MCFG_INFO_TEE (C macro), 124	MENVCFG_CBZE (C macro), 121
MCFG_INFO_VP (C macro), 125	MFCC_INIT_F16 (C macro), 963, 964
MCONTROL_ACTION (C macro), 118	MFCC_INIT_F32 (C macro), 962
MCONTROL_ACTION_DEBUG_EXCEPTION (C macro), 119	MFCC_INIT_Q15 ( <i>C macro</i> ), 965
MCONTROL_ACTION_DEBUG_MODE (C macro), 119	MFCC_INIT_Q31 ( <i>C macro</i> ), 967
MCONTROL_ACTION_TRACE_EMIT (C macro), 119	MFIOCFG_INFO_FIO_BPA (C macro), 126
MCONTROL_ACTION_TRACE_START (C macro), 119	MFIOCFG_INFO_FIO_SIZE (C macro), 126
MCONTROL_ACTION_TRACE_STOP (C macro), 119	MICFG_IC_ECC (C macro), 125
MCONTROL_CHAIN (C macro), 118	MICFG_IC_LSIZE (C macro), 125
MCONTROL_DMODE (C macro), 118	MICFG_IC_SET (C macro), 125
MCONTROL_EXECUTE (C macro), 119	MICFG_IC_WAY (C macro), 125
MCONTROL_H (C macro), 119	MICFG_ILM_ECC (C macro), 125
MCONTROL_LOAD (C macro), 119	MICFG_ILM_SIZE (C macro), 125
MCONTROL_M (C macro), 118	MICFG_ILM_XONLY (C macro), 125
MCONTROL_MASKMAX (C macro), 118	MIE_HEIE (C macro), 120
MCONTROL_MATCH_FOULAL (C. marro.) 110	MIE_HSIE (C macro), 120
MCONTROL_MATCH_EQUAL (C macro), 119	MIE_HTIE (C macro), 120
MCONTROL_MATCH_GE (C macro), 119	MIE_MEIE (C macro), 120
MCONTROL_MATCH_LT (C macro), 119	MIE_MSIE (C macro), 120
MCONTROL_MATCH_MASK_HIGH (C macro), 119	MIE_MTIE (C macro), 120
MCONTROL_MATCH_MASK_LOW (C macro), 119	MIE_SEIE (C macro), 120
MCONTROL_MATCH_NAPOT (C macro), 119	MIE_SSIE (C macro), 120
MCONTROL_S (C macro), 119	MIE_STIE (C macro), 120
MCONTROL_SELECT (C macro), 118	MILM_CTL_ILM_BPA (C macro), 122
MCONTROL_STORE (C macro), 119	MILM_CTL_ILM_ECC_CHK_EN (C macro), 122
MCONTROL_TIMING (C macro), 118	MILM_CTL_ILM_ECC_EN (C macro), 122
MCONTROL_TYPE (C macro), 118	MILM_CTL_ILM_ECC_EXCP_EN (C macro), 122
MCONTROL_TYPE_MATCH (C macro), 119	MILM_CTL_ILM_ECC_INJ_EN (C macro), 122
MCONTROL_TYPE_NONE (C macro), 119	MILM_CTL_ILM_EN (C macro), 122
MCONTROL_U (C macro), 119	MILM_CTL_ILM_RWECC (C macro), 122
MCOUNTINHIBIT_CY (C macro), 122	MIP_HEIP (C macro), 120
MCOUNTINHIBIT_IR (C macro), 122	MIP_HSIP (C macro), 119
MDCAUSE_MDCAUSE (C macro), 122	MIP_HTIP (C macro), 120
MDCFG_DC_ECC (C macro), 125	MIP_MEIP (C macro), 120
MDCFG_DC_LSIZE (C macro), 125	MIP_MSIP (C macro), 120
MDCFG_DC_SET (C macro), 125	MIP_MTIP (C macro), 120
MDCFG_DC_WAY (C macro), 125	MIP_SEIP (C macro), 120
MDCFG_DLM_ECC (C macro), 125	MIP_SSIP (C macro), 119
MDCFG_DLM_SIZE (C macro), 125	MIP_STIP (C macro), 120
MDLM_CTL_DLM_BPA (C macro), 122	MIRGB_INFO_IREGION_SIZE_BOFS (C macro), 125
MDLM_CTL_DLM_ECC_CHK_EN (C macro), 122	MIRGB_INFO_IRG_BASE_ADDR_BOFS (C macro), 125
MDLM_CTL_DLM_ECC_EN (C macro), 122	MISALIGNED_FETCH (C macro), 132
MDLM_CTL_DLM_ECC_EXCP_EN (C macro), 122	MISALIGNED_LOAD (C macro), 132
MDLM_CTL_DLM_ECC_INJ_EN (C macro), 122	MISALIGNED_STORE (C macro), 132
MDLM_CTL_DLM_EN (C macro), 122	MMISC_CTL_BPU (C macro), 123
MDLM_CTL_DLM_RWECC (C macro), 122	MMISC_CTL_CODE_BUS_ERR (C macro), 123
MECC_CODE_CODE (C macro), 126	MMISC_CTL_IMRETURN_ENABLE (C macro), 123
MECC_CODE_RAMID (C macro), 126	MMISC_CTL_LDSPEC_ENABLE (C macro), 123
MECC_CODE_SRAMID (C macro), 126	MMISC_CTL_MISALIGN (C macro), 123

MMISC_CTL_NMI_CAUSE_FFF (C macro), 123	P
MMISC_CTL_SIJUMP_ENABLE (C macro), 123	
MMISC_CTL_ZC (C macro), 123	PMP_A ( <i>C macro</i> ), 129
MPPICFG_INFO_PPI_BPA (C macro), 125	PMP_A_NA4 ( <i>C macro</i> ), 129
MPPICFG_INFO_PPI_SIZE (C macro), 125	PMP_A_NAPOT (C macro), 129
MSTACK_CTRL_MODE (C macro), 126	PMP_A_TOR ( <i>C macro</i> ), 129
MSTACK_CTRL_OVF_TRACK_EN (C macro), 126	PMP_CONFIG (C++ struct), 608, 611
MSTACK_CTRL_UDF_EN (C macro), 126	PMP_COUNT (C macro), 129
MSTATUS32_SD ( <i>C macro</i> ), 116	PMP_L ( <i>C macro</i> ), 129
MSTATUS64_SD ( <i>C macro</i> ), 116	PMP_R ( <i>C macro</i> ), 129
MSTATUS_FS (C macro), 115	PMP_SHIFT (C macro), 129
MSTATUS_FS_CLEAN (C macro), 116	PMP_W ( <i>C macro</i> ), 129
MSTATUS_FS_DIRTY (C macro), 116	PMP_X (C macro), 129
MSTATUS_FS_INITIAL (C macro), 116	PRV_H ( <i>C macro</i> ), 127
MSTATUS_GVA (C macro), 116	PRV_M ( <i>C macro</i> ), 127
MSTATUS_HIE (C macro), 115	PRV_S ( <i>C macro</i> ), 127
MSTATUS_MBE (C macro), 116	PRV_U ( <i>C macro</i> ), 127
MSTATUS_MIE (C macro), 115	PTE_A ( <i>C macro</i> ), 131
MSTATUS_MPIE (C macro), 115	PTE_D ( <i>C macro</i> ), 131
MSTATUS_MPP (C macro), 115	PTE_G ( <i>C macro</i> ), 131
MSTATUS_MPRV (C macro), 115	PTE_PPN_SHIFT (C macro), 131
MSTATUS_MPV (C macro), 116	PTE_R ( <i>C macro</i> ), 130
MSTATUS_MXR (C macro), 115	PTE_SOFT (C macro), 131
MSTATUS_SBE (C macro), 116	PTE_TABLE (C macro), 131
MSTATUS_SIE (C macro), 115	PTE_U ( <i>C macro</i> ), 131
MSTATUS_SPIE (C macro), 115	PTE_V ( <i>C macro</i> ), 130
	PTE_W ( <i>C macro</i> ), 131
MSTATUS_SPP (C macro), 115	PTE_X ( <i>C macro</i> ), 131
MSTATUS_SUM (C macro), 115 MSTATUS_SXL (C macro), 116	R
	Π
MSTATUS_TSR (C macro), 116	realCoefA (C++ member), 986, 987
MSTATUS_TVM (C macro), 115	realCoefAQ31(C++ member), 986, 987
MSTATUS_TW (C macro), 115	realCoefB (C++ member), 986, 987
MSTATUS_UBE (C macro), 115	realCoefBQ31 ( $C++$ $member$ ), 986, 987
MSTATUS_UIE (C macro), 115	RESTORE_FPU_CONTEXT (C macro), 607
MSTATUS_UPIE (C macro), 115	RESTORE_IRQ_CSR_CONTEXT (C macro), 580, 582
MSTATUS_UXL (C macro), 116	RESTORE_IRQ_CSR_CONTEXT_S (C macro), 580, 583
MSTATUS_VS (C macro), 115	RFFTINIT_Q15 (C macro), 974
MSTATUS_VS_CLEAN (C macro), 116	RFFTINIT_Q31 ( <i>C macro</i> ), 980, 981
MSTATUS_VS_DIRTY (C macro), 116	riscv_absmax_f16 (C++ function), 858
MSTATUS_VS_INITIAL (C macro), 116	riscv_absmax_f32 (C++ function), 858
MSTATUS_XS (C macro), 115	riscv_absmax_no_idx_f16 (C++ function), 858, 859
MSTATUSH_GVA (C macro), 116	riscv_absmax_no_idx_f32 (C++ function), 858, 859
MSTATUSH_MBE (C macro), 116	riscv_absmax_no_idx_q15 (C++ function), 858, 859
MSTATUSH_MPV (C macro), 116	riscv_absmax_no_idx_q31 (C++ function), 858, 859
MSTATUSH_SBE (C macro), 116	<pre>riscv_absmax_no_idx_q7 (C++ function), 858, 860</pre>
MSUBM_PTYP (C macro), 122	riscv_absmax_q15 (C++ function), 858, 860
MSUBM_TYP (C macro), 122	riscv_absmax_q31 (C++ function), 858, 860
MTVT2_COMMON_CODE_ENTRY (C macro), 124	riscv_absmax_q7 (C++ function), 858, 860
MTVT2_MTVT2EN (C macro), 124	riscv_absmin_f16 (C++ function), 861
N	riscv_absmin_f32 (C++ function), 861
	riscv_absmin_no_idx_f16 (C++ function), 861, 862
NN, 1157	riscv_absmin_no_idx_f32 (C++ function), 861, 862
	riscv_absmin_no_idx_q15 (C++ function), 861, 862
	riscv_absmin_no_idx_q31 (C++ function), 861, 863

riscv\_absmin\_no\_idx\_q7 (C++ function), 861, 863 1060, 1073 riscv\_and\_u8 (C++ function), 666 riscv\_convolve\_HWC\_q15\_fast (C++function). 1060, 1073 riscv\_atan2\_q15 (C++ function), 724, 725 riscv\_avepool\_q7\_HWC (C++ function), 1108, 1110  $riscv\_convolve\_HWC\_q15\_fast\_nonsquare$  (C++ riscv\_avgpool\_s16 (*C*++ *function*), 1107, 1108 function), 1060, 1074 riscv\_avgpool\_s16\_get\_buffer\_size (C++ funcriscv\_convolve\_HWC\_q7\_basic (C++ function), tion), 1106, 1107 1060, 1075 riscv\_convolve\_HWC\_q7\_basic\_nonsquare (C++riscv\_avgpool\_s16\_get\_buffer\_size\_dsp (C++ function), 1106, 1107 function), 1060, 1076  $riscv_avgpool_s8$  (C++ function), 1107, 1108 riscv\_convolve\_HWC\_q7\_fast (C++ function), 1061, riscv\_avgpool\_s8\_get\_buffer\_size (C++ function), 1106, 1107 riscv\_convolve\_HWC\_q7\_fast\_nonsquare (C++riscv\_avgpool\_s8\_get\_buffer\_size\_dsp function), 1061, 1078 (C++function), 1106, 1107 riscv\_convolve\_HWC\_q7\_RGB (C++ function), 1061, riscv\_bilinear\_interp\_f16 (C++ function), 813, 814 riscv\_convolve\_s16 (C++ function), 1061, 1080 riscv\_bilinear\_interp\_f32 (C++ function), 813, riscv\_convolve\_s16\_get\_buffer\_size (C++ function), 1050, 1052 riscv\_bilinear\_interp\_q15 (C++ function), 813, riscv\_convolve\_s4 (*C*++ *function*), 1061, 1081 riscv\_convolve\_s4\_get\_buffer\_size (C++ funcriscv\_bilinear\_interp\_q31 (C++ function), 813, tion), 1050, 1053 riscv\_convolve\_s8 (C++ function), 1062, 1081 riscv\_convolve\_s8\_get\_buffer\_size (C++ funcriscv\_bilinear\_interp\_q7 (C++ function), 813, 814 riscv\_cfft\_init\_f32 (C++ function), 930 tion), 1051, 1054 riscv\_convolve\_wrapper\_s16 (C++ function), 1062, riscv\_cfft\_radix4\_q15 (C++ function), 942, 950  $riscv_cfft_radix4_q31$  (C++ function), 943, 950 riscv\_concatenation\_s8\_w (C++ function), 1047 riscv\_convolve\_wrapper\_s16\_get\_buffer\_size riscv\_concatenation\_s8\_x (C++ function), 1047, (C++ function), 1050, 1052riscv\_convolve\_wrapper\_s16\_get\_buffer\_size\_dsp 1048 riscv\_concatenation\_s8\_y (C++ function), 1047, (C++ function), 1050, 10531049 riscv\_convolve\_wrapper\_s4 (C++ function), 1062, riscv\_concatenation\_s8\_z (C++ function), 1047, 1083 riscv\_convolve\_wrapper\_s4\_get\_buffer\_size 1049 (C++ function), 1050, 1054riscv\_convolve\_1\_x\_n\_s4 (C++ function), 1058, riscv\_convolve\_wrapper\_s4\_get\_buffer\_size\_dsp 1066 riscv\_convolve\_1\_x\_n\_s4\_get\_buffer\_size (C++ function), 1051, 1054(C++ function), 1050, 1053riscv\_convolve\_wrapper\_s8 (C++ function), 1062, riscv\_convolve\_1\_x\_n\_s8 (C++ function), 1059, 1066 riscv\_convolve\_wrapper\_s8\_get\_buffer\_size riscv\_convolve\_1\_x\_n\_s8\_get\_buffer\_size (C++ function), 1051, 1055(C++ function), 1051, 1054riscv\_convolve\_wrapper\_s8\_get\_buffer\_size\_dsp (C++function), 1051, 1055riscv\_convolve\_1x1\_HWC\_q7\_fast\_nonsquare (C++ function), 1059, 1067riscv\_depthwise\_conv\_3x3\_s8 (C++ function), riscv\_convolve\_1x1\_s4 (*C*++ *function*), 1059, 1069 1062, 1084 riscv\_convolve\_1x1\_s4\_fast (C++ function), 1059, riscv\_depthwise\_conv\_fast\_s16 (C++ function), 1069 1062, 1085 riscv\_convolve\_1x1\_s4\_fast\_get\_buffer\_size riscv\_depthwise\_conv\_fast\_s16\_get\_buffer\_size (C++ function), 1050, 1053(C++ function), 1051, 1055riscv\_convolve\_1x1\_s8 (C++ function), 1059, 1070 riscv\_depthwise\_conv\_s16 (C++ function), 1063, riscv\_convolve\_1x1\_s8\_fast (C++ function), 1059, 1085 1071 riscv\_depthwise\_conv\_s4 (C++ function), 1063, riscv\_convolve\_1x1\_s8\_fast\_get\_buffer\_size 1086 (C++ function), 1051, 1055riscv\_depthwise\_conv\_s4\_opt (C++ function), riscv\_convolve\_HWC\_q15\_basic (C++ function), 1063, 1087

```
riscv_depthwise_conv_s4_opt_get_buffer_size
                                                  riscv_fully_connected_s4 (C++ function), 1096,
        (C++ function), 1051, 1056
                                                          1103
riscv_depthwise_conv_s8 (C++ function), 1064, riscv_fully_connected_s8 (C++ function), 1097,
                                                          1104
riscv_depthwise_conv_s8_opt (C++ function),
                                                 riscv_fully_connected_s8_get_buffer_size
        1064, 1089
                                                          (C++ function), 1095, 1096
riscv_depthwise_conv_s8_opt_get_buffer_size
                                                  riscv_fully_connected_s8_get_buffer_size_dsp
        (C++ function), 1052, 1057
                                                          (C++ function), 1095
riscv_depthwise_conv_s8_opt_get_buffer_size_dspiscv_linear_interp_f16 (C++ function), 815, 816
        (C++ function), 1052, 1057
                                                  riscv_linear_interp_f32 (C++ function), 815, 816
riscv_depthwise_conv_wrapper_s16 (C++ func-
                                                  riscv_linear_interp_q15 (C++ function), 815, 816
        tion), 1064, 1089
                                                  riscv_linear_interp_q31 (C++ function), 815, 816
riscv_depthwise_conv_wrapper_s16_get_buffer_sizescv_linear_interp_q7 (C++ function), 815, 817
        (C++ function), 1051, 1056
                                                  riscv_lstm_unidirectional_s16 (C++ function),
riscv_depthwise_conv_wrapper_s16_get_buffer_size_dsp 1105, 1106
        (C++ function), 1051, 1056
                                                  riscv_lstm_unidirectional_s8 (C++ function),
riscv_depthwise_conv_wrapper_s4 (C++ function),
                                                          1105, 1106
        1064, 1090
                                                  riscv_mat_init_q7 (C++ function), 830, 832
riscv_depthwise_conv_wrapper_s4_get_buffer_sizeiscv_mat_solve_lower_triangular_f16
                                                                                             (C++
        (C++ function), 1051, 1056
                                                          function), 832, 834
riscv_depthwise_conv_wrapper_s4_get_buffer_sizei_stsp_mat_solve_lower_triangular_f32
                                                                                             (C++
        (C++ function), 1051, 1057
                                                          function), 832, 834
riscv_depthwise_conv_wrapper_s8(C++function), riscv_mat_solve_upper_triangular_f16
                                                                                             (C++
        1064, 1091
                                                          function), 832, 835
riscv_depthwise_conv_wrapper_s8_get_buffer_sizeiscv_mat_solve_upper_triangular_f32
                                                                                             (C++
        (C++ function), 1052, 1057
                                                          function), 832, 835
riscv_depthwise_conv_wrapper_s8_get_buffer_sizei_sksp_max_pool_s16 (C++ function), 1107, 1109
        (C++ function), 1052, 1058
                                                  riscv_max_pool_s8 (C++ function), 1107, 1109
                                         (C++ riscv_maxpool_q7_HWC (C++ function), 1108, 1110
riscv_depthwise_separable_conv_HWC_q7
        function), 1065, 1092
                                                  riscv_nn_accumulate_q7_to_q15 (C++ function),
riscv_depthwise_separable_conv_HWC_q7_nonsquare
        (C++ function), 1065, 1093
                                                  riscv_nn_activation_s16 (C++ function), 1045
\verb|riscv_elementwise_mul_s16_s8| (C++ \textit{function}), & \verb|riscv_nn_activations_direct_q15| (C++\textit{function}), \\
                                                          1045
        1136
riscv_fir_decimate_fast_q15 (C++ function), 770, riscv_nn_activations_direct_q7 (C++ function),
                                                          1045, 1046
riscv_fully_connected_mat_q7_vec_q15
                                          (C++ riscv_nn_add_q7 (C++ function), 1137
        function), 1096, 1097
                                                  riscv_nn_copy_q15 (C++ function), 1138, 1139
riscv_fully_connected_mat_q7_vec_q15_opt
                                                  riscv_nn_copy_q7 (C++ function), 1138, 1139
                                                  riscv_nn_depthwise_conv_nt_t_padded_s8 (C++
        (C++ function), 1096, 1098
riscv_fully_connected_q15 (C++ function), 1096,
                                                          function), 1117, 1120
                                                  riscv_nn_depthwise_conv_nt_t_s16 (C++ func-
                                                          tion), 1118, 1121
riscv_fully_connected_q15_opt (C++ function),
        1096, 1099
                                                  riscv_nn_depthwise_conv_nt_t_s4 (C++ function),
riscv_fully_connected_q7 (C++ function), 1096,
                                                          1118, 1121
        1100
                                                  riscv_nn_depthwise_conv_nt_t_s8 (C++ function),
riscv_fully_connected_q7_opt (C++ function),
                                                          1118, 1122
        1096, 1101
                                                  riscv_nn_fill_q15 (C++ function), 1139
riscv_fully_connected_s16 (C++ function), 1096,
                                                  riscv_nn_fill_q7 (C++ function), 1139
        1102
                                                  riscv_nn_lstm_calculate_gate_s16 (C++ func-
riscv_fully_connected_s16_get_buffer_size
                                                          tion), 1129
                                                  riscv_nn_lstm_calculate_gate_s8_s16
        (C++ function), 1095
                                                                                             (C++
riscv_fully_connected_s16_get_buffer_size_dsp
                                                          function), 1129
                                                  riscv_nn_lstm_step_s16 (C++ function), 1129, 1130
        (C++ function), 1095
```

riscv_nn_lstm_step_s8 (C++ function), 1129, 1130	$riscv\_softmax\_u8$ ( $C++$ function), 1112, 1114
riscv_nn_mat_mul_core_1x_s4 (C++ function),	$riscv\_softmax\_with\_batch\_q7$ (C++ function),
1118, 1123	1112, 1114
riscv_nn_mat_mul_core_1x_s8 (C++ function),	riscv_sqrt_q15 (C++ function), 731
1118, 1124	$riscv\_sqrt\_q31$ ( $C++$ function), 731
riscv_nn_mat_mul_core_4x_s8 (C++ function),	riscv_svdf_s8 (C++ function), 1115
1118, 1125	riscv_svdf_state_s16_s8 (C++ function), 1115,
riscv_nn_mat_mult_kernel_s16 (C++ function),	1116
1117, 1119	riscv_transpose_conv_s8 (C++ function), 1065,
riscv_nn_mat_mult_nt_t_s16 (C++ function), 1118,	1094
1125	riscv_transpose_conv_s8_get_buffer_size
riscv_nn_mat_mult_nt_t_s4 (C++ function), 1119,	(C++ function), 1052, 1058
1126	riscv_transpose_conv_s8_get_buffer_size_dsp
riscv_nn_mat_mult_nt_t_s8 (C++ function), 1119,	(C++function), 1052, 1058
1127	riscv_vector_sum_s8 ( <i>C</i> ++ function), 1097, 1104
riscv_nn_mat_mult_nt_t_s8_s32 ( <i>C</i> ++ <i>function</i> ), 1119, 1128	riscv_vector_sum_s8_s64 (C++ function), 1097, 1105
riscv_nn_mult_q15 (C++ function), 1137	riscvBitRevTable(C++ member), 915, 918
riscv_nn_mult_q7 (C++ function), 1137, 1138	rv_csr_t ( <i>C</i> ++ <i>type</i> ), 133
riscv_nn_softmax_common_s8(C++function), 1135	rv_fpu_t (C++ type), 608
riscv_nn_vec_mat_mul_result_acc_s16 (C++	0
function), 1131, 1132	S
riscv_nn_vec_mat_mul_result_acc_s8_s16 (C++	SATP32_ASID (C macro), 127
function), 1129, 1131	SATP32_MODE (C macro), 127
riscv_nn_vec_mat_mult_t_s16 (C++ function),	SATP32_PPN ( <i>C macro</i> ), 127
1131, 1133	SATP64_ASID (C macro), 127
riscv_nn_vec_mat_mult_t_s4 (C++ function), 1132,	SATP64_MODE ( <i>C macro</i> ), 127
1133	SATP64_PPN ( <i>C macro</i> ), 127
riscv_nn_vec_mat_mult_t_s8 (C++ function), 1132,	SATP_MODE_OFF (C macro), 127
1134	SATP_MODE_SV32 (C macro), 127
riscv_nn_vec_mat_mult_t_svdf_s8 (C++ function),	SATP_MODE_SV39 (C macro), 127
1132, 1134	SATP_MODE_SV48 (C macro), 127
riscv_pid_instance_f32 (C++ struct), 701, 704	SATP_MODE_SV57 (C macro), 127
riscv_pid_instance_q15 (C++ struct), 701, 704	SATP_MODE_SV64 (C macro), 128
riscv_pid_instance_q31 (C++ struct), 701, 704	SAVE_FPU_CONTEXT (C macro), 607
riscv_q7_to_q15_no_shift (C++ function), 1140	SAVE_IRQ_CSR_CONTEXT (C macro), 579, 582
riscv_q7_to_q15_reordered_no_shift (C++ func-	SAVE_IRQ_CSR_CONTEXT_S (C macro), 580, 582
<pre>tion), 1140 riscv_q7_to_q15_reordered_with_offset (C++</pre>	SCAUSE_CAUSE (C macro), 121
function), 1140	SCAUSE_INTR (C macro), 121
riscv_q7_to_q7_no_shift (C++ function), 1140,	SENVCFG_CBCFE (C macro), 121
1141	SENVCFG_CBIE_EN (C macro), 121
riscv_q7_to_q7_reordered_no_shift (C++ func-	SENVCFG_CBIE_FLUSH (C macro), 121
tion), 1140, 1141	SENVCFG_CBIE_INVAL (C macro), 121
riscv_relu6_s8 (C++ function), 1045, 1046	SENVCFG_CBZE (C macro), 121
riscv_relu_q15 (C++ function), 1045, 1046	SIE_SEIE (C macro), 121 SIE_SSIE (C macro), 121
riscv_relu_q7 (C++ function), 1045, 1046	SIE_SSIE (C macro), 121 SIE_STIE (C macro), 121
riscv_reshape_s8 (C++ function), 1111	SIP_SEIP (C macro), 120
riscv_scale_q31 (C++ function), 680, 681	SIP_SSIP (C macro), 120
riscv_softmax_q15 (C++ function), 1112	SIP_STIP (C macro), 120
riscv_softmax_q7 (C++ function), 1112	SLEEPVALUE_SLEEPVALUE (C macro), 122
riscv_softmax_s16 (C++ function), 1112, 1113	SMP_CTRLREG (C macro), 643
riscv_softmax_s8 (C++ function), 1112, 1113	SMPU_A (C macro), 130
riscv_softmax_s8_s16 (C++ function), 1112, 1113	SMPU_A_NA4 ( <i>C macro</i> ), 130
· · · · · · · · · · · · · · · · · · ·	(

SMPU_A_NAPOT (C macro), 130	SysTimer_MSFRST_KEY (C macro), 155
SMPU_A_TOR (C macro), 130	SysTimer_MSFTRST_Msk (C macro), 155
SMPU_R ( <i>C macro</i> ), 130	SysTimer_MSIP_MSIP_Msk (C macro), 154
SMPU_S ( <i>C macro</i> ), 130	SysTimer_MSIP_MSIP_Pos (C macro), 154
SMPU_SHIFT (C macro), 130	SysTimer_MSIP_Msk (C macro), 155
SMPU_W ( <i>C macro</i> ), 130	SysTimer_MTIMECTL_CLKSRC_Msk (C macro), 154
SMPU_X ( <i>C macro</i> ), 130	SysTimer_MTIMECTL_CLKSRC_Pos (C macro), 154
SPMP_A ( <i>C macro</i> ), 130	SysTimer_MTIMECTL_CMPCLREN_Msk (C macro), 154
SPMP_A_NA4 ( <i>C macro</i> ), 130	SysTimer_MTIMECTL_CMPCLREN_Pos (C macro), 154
SPMP_A_NAPOT (C macro), 130	SysTimer_MTIMECTL_Msk (C macro), 154
SPMP_A_TOR (C macro), 130	SysTimer_MTIMECTL_TIMESTOP_Msk (C macro), 154
SPMP_CONFIG (C++ struct), 611, 614	SysTimer_MTIMECTL_TIMESTOP_Pos (C macro), 154
SPMP_COUNT (C macro), 130	SysTimer_MTIMER_Msk (C macro), 154
SPMP_L ( <i>C macro</i> ), 130	SysTimer_MTIMERCMP_Msk (C macro), 154
SPMP_R ( <i>C macro</i> ), 129	SysTimer_Type (C++ struct), 155
SPMP_SHIFT (C macro), 130	Systimet_type (C++ struct), 133
	Т
SPMP_U ( <i>C macro</i> ), 130	
SPMP_W ( <i>C macro</i> ), 130	$T_UINT16_READ$ (C++ member), 80
SPMP_X (C macro), 130	$T_{UINT16\_WRITE}(C++ member), 80$
SSTATUS32_SD (C macro), 117	$T_UINT32_READ$ ( $C++$ member), 80
SSTATUS64_SD (C macro), 117	$T_{UINT32\_WRITE}(C++ member), 80$
SSTATUS_FS (C macro), 117	$Trap_Init(C++function), 645$
SSTATUS_MXR (C macro), 117	twiddleCoef_1024 ( <i>C</i> ++ <i>member</i> ), 916, 920
SSTATUS_SIE (C macro), 116	twiddleCoef_1024_q15 ( <i>C</i> ++ <i>member</i> ), 916, 924
SSTATUS_SPIE (C macro), 117	twiddleCoef_1024_q31 ( <i>C</i> ++ <i>member</i> ), 916, 922
SSTATUS_SPP (C macro), 117	twiddleCoef_128 (C++ member), 915, 920
SSTATUS_SUM (C macro), 117	twiddleCoef_128_q15 (C++ member), 916, 923
SSTATUS_UBE (C macro), 117	twiddleCoef_128_q31 ( <i>C</i> ++ <i>member</i> ), 916, 921
SSTATUS_UIE (C macro), 116	twiddleCoef_16 ( <i>C</i> ++ <i>member</i> ), 915, 919
SSTATUS_UPIE (C macro), 117	twiddleCoef_16_q15 ( <i>C</i> ++ <i>member</i> ), 916, 922
SSTATUS_UXL (C macro), 117	twiddleCoef_16_q31 (C++ member), 916, 921
SSTATUS_VS (C macro), 117	twiddleCoef_2048 (C++ member), 916, 920
SSTATUS_XS (C macro), 117	twiddleCoef_2048_q15 ( <i>C</i> ++ <i>member</i> ), 916, 924
STORE_PAGE_FAULT (C macro), 132	twiddleCoef_2048_q31 ( <i>C</i> ++ <i>member</i> ), 916, 922
<pre>system_default_exception_handler (C++ func-</pre>	twiddleCoef_256 ( <i>C</i> ++ <i>member</i> ), 915, 920
tion), 647	twiddleCoef_256_q15 (C++ member), 916, 923
<pre>system_default_exception_handler_s (C++ func-</pre>	twiddleCoef_256_q31 (C++ member), 916, 921
tion), 649	twiddleCoef_32 ( <i>C</i> ++ <i>member</i> ), 915, 919
SystemBannerPrint (C++ function), 644	
SystemCoreClock (C++ member), 646	twiddleCoef_32_q15 (C++ member), 916, 923
SystemCoreClockUpdate (C++ function), 644	twiddleCoef_32_q31 (C++ member), 916, 921
SystemExceptionHandlers (C++ member), 650	twiddleCoef_4096 (C++ member), 916, 920
SystemExceptionHandlers_S (C++ member), 650	twiddleCoef_4096_q15 (C++ member), 917, 924
SystemExceptionInalities $_{2}$ (C++ member), 050 SystemInit (C++ function), 644	twiddleCoef_4096_q31 ( <i>C</i> ++ <i>member</i> ), 916, 922
SystemIRegionInfo (C++ member), 646	twiddleCoef_512 ( <i>C</i> ++ <i>member</i> ), 916, 920
	twiddleCoef_512_q15 ( <i>C</i> ++ <i>member</i> ), 916, 923
SysTimer (C macro), 155	twiddleCoef_512_q31 ( <i>C</i> ++ <i>member</i> ), 916, 922
SysTimer_BASE (C macro), 155	twiddleCoef_64 ( <i>C</i> ++ <i>member</i> ), 915, 920
SysTimer_CLINT_MSIP_BASE (C macro), 155	twiddleCoef_64_q15 ( <i>C</i> ++ <i>member</i> ), 916, 923
SysTimer_CLINT_MSIP_OFS (C macro), 155	twiddleCoef_64_q31 ( <i>C</i> ++ <i>member</i> ), 916, 921
SysTimer_CLINT_MTIME_BASE (C macro), 155	twiddleCoefF16_1024 ( <i>C</i> ++ <i>member</i> ), 917, 925
SysTimer_CLINT_MTIME_OFS (C macro), 155	twiddleCoefF16_128 ( <i>C</i> ++ <i>member</i> ), 917, 925
SysTimer_CLINT_MTIMECMP_BASE (C macro), 155	twiddleCoefF16_16 ( <i>C</i> ++ <i>member</i> ), 917, 924
SysTimer_CLINT_MTIMECMP_OFS (C macro), 155	twiddleCoefF16_2048 ( <i>C</i> ++ <i>member</i> ), 917, 925
SysTimer_GetHartID(C macro), 558	twiddleCoefF16_256 (C++ member), 917, 925

```
X
twiddleCoefF16_32 (C++ member), 917, 924
twiddleCoefF16_4096 (C++ member), 917, 926
                                                  XIP, 1157
twiddleCoefF16_512 (C++ member), 917, 925
twiddleCoefF16_64 (C++ member), 917, 925
twiddleCoefF16_rfft_1024 (C++ member), 917, 926
twiddleCoefF16_rfft_128 (C++ member), 917, 926
twiddleCoefF16_rfft_2048 (C++ member), 917, 926
twiddleCoefF16_rfft_256 (C++ member), 917, 926
twiddleCoefF16_rfft_32 (C++ member), 917, 926
twiddleCoefF16_rfft_4096 (C++ member), 917, 926
twiddleCoefF16_rfft_512 (C++ member), 917, 926
twiddleCoefF16_rfft_64 (C++ member), 917, 926
twiddleCoefF64_1024 (C++ member), 915, 919
twiddleCoefF64_128 (C++ member), 915, 918
twiddleCoefF64_16 (C++ member), 915, 918
twiddleCoefF64_2048 (C++ member), 915, 919
twiddleCoefF64_256 (C++ member), 915, 918
twiddleCoefF64_32 (C++ member), 915, 918
twiddleCoefF64_4096 (C++ member), 915, 919
twiddleCoefF64_512 (C++ member), 915, 919
twiddleCoefF64_64 (C++ member), 915, 918
TXEVT_TXEVT (C macro), 122
U
UCODE_OV (C macro), 121
USER_ECALL (C macro), 132
USTATUS_UIE (C macro), 117
USTATUS_UPIE (C macro), 117
V
VM_MBARE (C macro), 127
VM_MBB (C macro), 127
VM_MBBID (C macro), 127
VM_SV32 (C macro), 127
VM_SV39 (C macro), 127
VM_SV48 (C macro), 127
Weights_128 (C++ member), 954, 955
Weights_2048 (C++ member), 954, 955
Weights_512 (C++ member), 954, 955
Weights_8192 (C++ member), 954, 955
WeightsQ31_128 (C++ member), 954, 955
WeightsQ31_2048 (C++ member), 954, 956
WeightsQ31_512 (C++ member), 954, 956
WeightsQ31_8192 (C++ member), 954, 956
WFE_WFE (C macro), 121
WFI_SleepMode (C++ enum), 156, 159
WFI_SleepMode::WFI_DEEP_SLEEP (C++ enumera-
        tor), 156, 159
WFI_SleepMode::WFI_SHALLOW_SLEEP (C++ enumer-
        ator), 156, 159
```