Skip to content
View OmamaElrefaei's full-sized avatar
Block or Report

Block or report OmamaElrefaei

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned

  1. Computer-Architecture Computer-Architecture Public

    These were the assignments of CSE 620: Advanced Computer Architecture, supervised by Prof. Mohamed Watheq El-Kharashi

    Verilog

  2. Low-Voltage-Supply-Static-CMOS-2T1-MUXs Low-Voltage-Supply-Static-CMOS-2T1-MUXs Public

  3. Vending-Machine-Alliance-ASIC-Flow Vending-Machine-Alliance-ASIC-Flow Public

    VHDL

  4. PI-based-CDR PI-based-CDR Public

    In Cadence, the CDR is designed entirely in a 65nm CMOS technology, based on A 12.5GHz High-Speed Data Link Berkeley 2018.

  5. Phase-Aligner Phase-Aligner Public

    An automatic phase alignment which the quarter-rate 4:1 MUX adopts to eliminate the timing constraint in the transmitter.

  6. 4-1-Half-Rate-Multiplexer 4-1-Half-Rate-Multiplexer Public

    A serializer consists of two 2:1 MUX stages