

# UVM Verification Environment of the Open Cores 8051 ALU

Omar Tarek Ahmed Amer	V23009946
Hussein Shedeed	V23010209
Nermeen Alaa	V23010319
Hisham Tarek	V23010326
Mennatullah Mohamed	V23010369
Lobna Ahmed	V23010502 [Section 18]

# Contents

Introduction	5
Verification Plan	5
Testbench Architecture	6
DUT Interface	6
Sequences	7
Sequencer	8
Driver	8
Monitor	8
Agent	9
Scoreboard	9
Subscriber	9
Functional Coverage Analysis	
Code Coverage	
Simulation Results	
Conclusion	14

# List of Figures

Figure 1 Testbench architecture.	<i>6</i>
Figure 2 Macros for sequence items.	
Figure 3 Outputs Coverage	
Figure 4 Operations Coverage	
Figure 5 Multicycle Operations	
Figure 6 Code Coverage Summary	
Figure 7 DUT Code Coverage	
Figure 8 Correct DA behavior	
Figure 9 Incorrect behavior from the OC8051 ALU. [Simulation Result]	

# List of Tables

Table 1 ALU Operations	
Table 2 Interface Specification	
Table 3 Notable Comparison Functions	
Table 4 Covergroups and Coverpoints	

## Introduction

This document is to show our final submission for CND212: A UVM testbench for the Open Cores [OC] 8051 ALU. The 8051 is an 8-bit microcontroller designed by Intel in 1981 for use in embedded systems. OC implemented this microcontroller in Verilog and the final project for CND212 is to build a UVM environment to test the ALU of this microcontroller.

This ALU can do 16 operations, which enable the microcontroller to perform all 74 instructions with different addressing modes. Table 1 shows all possible ALU opcodes.

Table 1 ALU Operations

Mnemonic	Description
NOP	No Operation
ADD	<b>ADD</b> op 1+op2 with carry.
SUB	<b>SUB</b> <i>op1-op2</i> with borrow.
MUL	MULtiply op1 * op2
DIV	Divided op1/op2
DA	Decimal Adjust op 1
NOT	Bitwise <b>NOT</b> op l
AND	Bitwise <b>AND</b> op1 & op2
XOR	Bitwise <b>XOR</b> op1 ^ op2
OR	Bitwise <b>OR</b> op1   op2
RL	Rotate Left op 1
RLC	Rotate Left op 1 through Carry
RR	Rotate Right op1
RRC	Rotate Right op 1 through Carry
INC	INCrement (decrement) op 1
XCH	eXCHange op1 <-> op2 (bytes or nibbles)

The ALU has 3 output flags: Carry, Auxiliary Carry, and OVerflow and is fully combinational except for the multiplication and division, as they are performed on separate modules.

All but two of the above operations are single cycle operations. The MUL and DIV require 4 clock cycles to obtain a valid result.

Some operations have different behaviors regarding the values *bit\_in*, *srcCy*, or *srcAc*. One notable example is the **XCH** instruction, which either exchanges bytes or nibbles according to the *srcCy* input.

# Verification Plan

Each operation is independent on the one before as well as the one after it. By applying constrained random transactions at the ALU's inputs and observing the output and by covering all possible input combinations we can verify that the ALU is functional. Follows is the plan we followed to

test each operation. The testing of each operation is as follows: present an input to the DUT, and compare the output based on the specifications of the 8051 instruction set (Brouwer, 2002). Along with the EDSim51 8051 emulator. One discrepancy was found and reported regarding the carry output of the decimal adjust (**DA**) instruction. No other discrepancies were found when comparing the OC8051 ALU with the instruction set specs or with the emulator.

Sequence items have been made with all possible input combinations and were arbitrated to the agent using a sequence. This method enabled us to get 100% functional coverage.

#### Testbench Architecture

The testbench architecture can be seen on the next page. We will discuss each part of it in the upcoming sections.




Figure 1 Testbench architecture.

#### **DUT Interface**

The interface has two clocking blocks: **drv** and **mon**. This is to make the code cleaner such that the clocking block that drives stimulus doesn't have access to the outputs of the ALU, and the monitoring clocking block has access to all signals (inputs and outputs) to monitor both stimulus and outputs. Sampling happens at #*Istep* before the clock edge and outputting happens at the negative edge of the clock.

Furthermore, the interface has two tasks: *reset\_alu* which resets the multiplier and divider, and *init inputs* to avoid having x's at the start of the simulation.

All signals are of type logic except for the opcode. Making the opcode as an enumeration helped testing significantly. A package has been made with the typedef of the opcode. A module wrapper has been made to combine the given Verilog file of the ALU and the new SystemVerilog interface.

Table 2 Interface Specification

Signal Name	Width	Direction	Description
clk	1		Positive edge clock.
rst	1		Active high async reset.
op_code	4		Enumerated type, Operation code.
src1	8		Operand 1
src2	8	Input	Operand 2
src3	8		Operand 3
srcCy	1		Input carry
srcAc	1		Input auxiliary carry.
bit_in	1		Input bit. Required for some operations that operate on bits.
des1	8		Destination 1
des2	8		Destination 2
des_acc	8		To accumulator.
sub_res	8	Output	Subtraction result.
desCy	1		Output carry.
desAc	1		Output auxiliary carry.
des0v	1		Output overflow (or division divide by zero).

## **Sequences**

The sequences in this project are simply operations with different opcodes. A class was derived from <code>uvm\_sequence\_item</code> for each type of transaction. Which would have been a lot of boilerplate code, but a macro has been used such that each class is declared in one line. All sequences have been grouped in a package that also includes the sequence library class, which was required to arbitrate between all sequence types and to simulate an actual real-life environment the ALU could be placed in.

```
RAND_SEQ_CLASS(rst_seq, txn_to_send.rst == 1)
RAND SEQ CLASS(nop seq, (txn to send.rst == 0) && (txn to send.op code == NOP))
RAND SEQ CLASS(add seq, (txn to send.rst == 0) && (txn to send.op code == ADD))
RAND SEQ CLASS(sub seq, (txn to send.rst == 0) && (txn to send.op code == SUB))
RAND_SEQ_CLASS(mul_seq, (txn_to_send.rst == 0) && (txn_to_send.op_code == MUL))
RAND SEQ CLASS(div seq, (txn to send.rst == 0) && (txn to send.op code == DIV))
RAND SEQ CLASS(da seq, (txn to send.rst == 0) && (txn to send.op code == DA))
RAND SEQ CLASS(not seq, (txn to send.rst == 0) && (txn to send.op code == NOT))
RAND SEQ CLASS(and seq, (txn to send.rst == 0) && (txn to send.op code == AND))
RAND SEQ CLASS(xor seq, (txn to send.rst == 0) && (txn to send.op code == XOR))
RAND SEQ CLASS(or seq,
                        (txn to send.rst == 0) && (txn to send.op code == OR))
RAND_SEQ_CLASS(rl_seq,
                        (txn_to_send.rst == 0) && (txn_to_send.op_code == RL))
RAND SEQ CLASS(rlc seq, (txn to send.rst == 0) && (txn to send.op code == RLC))
RAND SEQ CLASS(rr seq,
                        (txn_to_send.rst == 0) && (txn_to_send.op_code == RR))
RAND SEQ CLASS(rrc seq, (txn to send.rst == 0) && (txn to send.op code == RRC))
RAND SEQ CLASS(inc seq, (txn to send.rst == 0) && (txn to send.op code == INC))
RAND SEQ CLASS(xch seq, (txn to send.rst == 0) && (txn to send.op code == XCH))
```

Figure 2 Macros for sequence items.

### Sequencer

The standard uvm sequencer was used. No extensions were made.

#### **Driver**

The driver converts the transactions into "pin wiggles" at the DUT interface.

Single Cycle Operations

For the single cycle operations, the DUT holds the data for a single clock cycle at the DUT inputs.

#### Multi Cycle Operations

For the multi cycle operations (MUL and DIV), the DUT holds the data for as long as it is required to acquire a valid result at the DUT outputs which is the same amount for both MUL and DIV (4 clock cycles).

#### Reset

The ALU reset is an asynchronous active high reset. When the driver encounters a reset sequence, it sets the operation to NOP and calls the *reset alu task* from the interface.

#### Monitor

At each event of the monitoring clocking block, the monitor sends a transaction, which is a sequence item with data members the hold the value of every signal in the interface, to the scoreboard as well as to the subscriber which collects coverage.

## **Agent**

The Agent holds the monitor, driver, and sequencer in one container.

#### **Scoreboard**

The scoreboard reads a transaction from the monitor via an analysis import. When it receives a transaction, it calls the necessary comparison functions to make sure that the result of the ALU is correct.

Table 3 Notable Comparison Functions

Function	Description
check_mul	Checks two different results, the HI and LO part of the multiplication.
check_div	Checks two different results, the remainder and quotient of the division.
check_da	Converts a number to its correct BCD representation.
check_xch	Exchanges bytes or nibbles between op1 and op2 based on the input carry.

All these functions, and all other checking functions are in a single package to facilitate coding and enhance code maintainability and readability.

#### **Subscriber**

The subscriber works exactly as the scoreboard in the sense that it receives a transaction from the monitor. The only difference is that the subscriber we have is required to collect coverage. We had the option to collect coverage at the monitor, but we decided to abide by the single responsibility principle and keep the monitor strictly for monitoring and make another component that is strictly for coverage collection.

# Functional Coverage Analysis

After applying completely random stimulus to our DUT and checking the validity of the results, we had to make sure that our testbench is generating sufficient stimulus to call our testbench a success. For this reason, we have made several cover points and cover groups:

Table 4 Covergroups and Coverpoints

Covergroup	Coverpoint	Description
operations	rst	Cover resets.
	carry_in	Cover carry-in.
	bit_in	Cover bit-in
	all_opcode_variants	Cross cover opcode with carry-in, and bit-in.
outputs	carry_out	Cover carry-out
	aux_carry_out	Cover auxiliary carry out
	overflow	Cover overflow
	all_output_results	Cross all opcodes with all valid flags.
multicycle_ops	consecutive_multicycle_ops	Cover two multicycle operations in a row.




Figure 3 Outputs Coverage




Figure 4 Operations Coverage




Figure 5 Multicycle Operations

As we can see, all functional coverage is at 100%. This means that our testbench works as intended and all our test cases are indeed comprehensive.

# Code Coverage

The code coverage for the full environment is 98.31%. The full code coverage report can be found in the *cov rep* directory. Open *index.html* with your browser.



Figure 6 Code Coverage Summary




Figure 7 DUT Code Coverage

## Simulation Results

One bug was found in the ALU. Consider Figure 8.




Figure 8 Correct DA behavior.

The DA instruction sets the carry bit if the result is greater than 0x99. This behavior was not observed in the design and thus declared an error. It is also declared *expected\_2\_fail*.

```
# Name
                Type
                              Size Value
 seq_item_mon seq_item_mon
                                    @104775
   op_code
                opcode_e
                                    DA
                              4
   src1
                integral
                                    'h2d
   src2
                integral
                                    'h2d
   src3
                integral
                                    'h24
                                    'b0
   srcAc
                integral
                integral
                                    'b0
   srcCy
                                    'b1
   bit_in
                integral
                                     'b0
                integral
                              1
   rst
   des1
                integral
                              8
                                     'h2d
   des2
                integral
                              8
                                     'h0
                integral
                                    'h93
                              8
   des acc
                                     'h0
    sub result
               integral
                                     'b1
    desCy
                integral
                                    'b0
   desAc
                integral
                                    'b0
                integral
   des0v
# UVM_ERROR ./ver/checker_functions_pkg.sv(128) @ 813450: reporter [expected_2_fail FAIL DA CARRY] BAD CARRY
```

Figure 9 Incorrect behavior from the OC8051 ALU. [Simulation Result]

Here we see *desCy* is smaller than 0x99, but the carry flag is set. This was extracted from the simulation log. We mark this as *expected\_2\_fail* and continue testing. Any other case that fails is not expected and thus stops the simulation with a UVM\_FATAL macro.

## Conclusion

In conclusion, the UVM testbench successfully verified the functionality of the Open Cores 8051 ALU. The testbench achieved 100% functional coverage, ensuring that all possible ALU operations were tested under various conditions. Additionally, code coverage reached 98.31%, indicating that most of the design code was exercised during the simulation.

One bug related to the carry bit behavior of the DA instruction was identified and reported. The testbench effectively distinguished between expected and unexpected failures, allowing for efficient debugging.

Overall, the UVM testbench served as a comprehensive verification environment for the Open Cores 8051 ALU, guaranteeing its correctness and reliability.