You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Enums can be used in Verilog code like this and are fairly common:
enum {IDLE, SETUP, ACCESS} state;
When the enums are displayed in gtkwave, they will by default be displayed as their numbers (i.e., 0, 1, 2). It would be better to display these as their names (i.e., IDLE, SETUP, ACCESS) instead.
The text was updated successfully, but these errors were encountered:
After looking further into this, the pyvcd API is extremely limiting. Without this API, it will be very challenging and too time-consuming to implement automatic display of enum variables. I'll instead add a guide on how to add enums manually in the README.
After looking EVEN more into this, it seems possible to extend the Verilator class to write additional data to the .vcd file or generate a .gtkw file based on the enum generated by Verilator when /* verilator_public */ is used. :))
Enums can be used in Verilog code like this and are fairly common:
When the enums are displayed in gtkwave, they will by default be displayed as their numbers (i.e., 0, 1, 2). It would be better to display these as their names (i.e., IDLE, SETUP, ACCESS) instead.
The text was updated successfully, but these errors were encountered: